

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_u1J5d7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nqWpSG"
Running: cat _ptx_nqWpSG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_867Kwg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_867Kwg --output-file  /dev/null 2> _ptx_nqWpSGinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nqWpSG _ptx2_867Kwg _ptx_nqWpSGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=31122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 36 sec (876 sec)
gpgpu_simulation_rate = 31122 (inst/sec)
gpgpu_simulation_rate = 1522 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 61344
gpu_sim_insn = 20971571
gpu_ipc =     341.8683
gpu_tot_sim_cycle = 1738607
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      27.7432
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2486
partiton_reqs_in_parallel = 1349568
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.6422
partiton_reqs_in_parallel_util = 1349568
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 61344
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7206
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     101.3693 GB/Sec
L2_BW_total  =      14.3014 GB/Sec
gpu_total_sim_rate=49319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4048, 4060, 4037, 4148, 4071, 4190, 4017, 4123, 4011, 4095, 3984, 4127, 3956, 4063, 3918, 4158, 3923, 4027, 3885, 4063, 3983, 4027, 3890, 3965, 3923, 4061, 3891, 4059, 3857, 4028, 3823, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:362319	W0_Idle:61023553	W0_Scoreboard:1457774	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1609 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27103 	2469 	3701 	9250 	16068 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68543 	44678 	130898 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100500 	9279 	7621 	4853 	74643 	42239 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54162 	11005 	386 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	10 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 32.459999 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.770832 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7590 = 36.361134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1618      1626       897       915
dram[1]:       1777      1779       784       790      2431      2399      1989      1993       922       897      1824      1819      1603      1606       908       914
dram[2]:       1766      1780       775       778      2340      2351      2141      2145       894       898      1777      1788      1833      1844       908       905
dram[3]:       1770      1773       771       803      2319      2319      2146      2058       919       917      1793      1796      1825      1832       913       912
dram[4]:       1778      1771       795       783      2537      2526      2071      2067       921       903      1804      1781      1751      1496       947       931
dram[5]:       1770      1772       778       786      2534      2530      2062      2065       913       918      1636      1627      1499      1500       932       950
dram[6]:       1765      1763       779       783      2562      2546      2072      2062       908       907      1618      1628      1490      1491       938       927
dram[7]:       1812      1813       777       777      2562      2549      2265      2261       917       904      1637      1597      1491      1503       939       925
dram[8]:       1787      1631       835       834      2541      2535      2209      2221       894       891      1582      1573      1565      1564       863       862
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1570       918       910
dram[10]:       1640      1637       836       757      2439      2437      1914      1919       935       927      1773      1777      1565      1569       906       912
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117186 n_act=678 n_pre=662 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05427
n_activity=149862 dram_eff=0.7886
bk0: 1904a 2122282i bk1: 1900a 2121148i bk2: 1824a 2124165i bk3: 1824a 2123758i bk4: 1792a 2124656i bk5: 1792a 2124822i bk6: 1792a 2123760i bk7: 1792a 2123354i bk8: 1792a 2124801i bk9: 1792a 2123878i bk10: 1784a 2123893i bk11: 1784a 2124098i bk12: 1784a 2126225i bk13: 1784a 2125637i bk14: 1900a 2122681i bk15: 1900a 2122835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117281 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.0542
n_activity=149702 dram_eff=0.7884
bk0: 1896a 2122513i bk1: 1900a 2121182i bk2: 1824a 2124389i bk3: 1824a 2123736i bk4: 1792a 2125038i bk5: 1792a 2124261i bk6: 1792a 2123433i bk7: 1792a 2123115i bk8: 1792a 2125633i bk9: 1792a 2124380i bk10: 1784a 2125045i bk11: 1780a 2124513i bk12: 1784a 2126033i bk13: 1784a 2125825i bk14: 1900a 2122851i bk15: 1900a 2121824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117128 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.05427
n_activity=150041 dram_eff=0.7877
bk0: 1900a 2120994i bk1: 1900a 2120501i bk2: 1824a 2123795i bk3: 1824a 2123602i bk4: 1792a 2124638i bk5: 1792a 2124260i bk6: 1792a 2123601i bk7: 1792a 2123144i bk8: 1792a 2124090i bk9: 1792a 2124380i bk10: 1780a 2125140i bk11: 1780a 2124550i bk12: 1784a 2126655i bk13: 1784a 2125846i bk14: 1900a 2122825i bk15: 1900a 2122484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117238 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05421
n_activity=149959 dram_eff=0.7872
bk0: 1900a 2121683i bk1: 1900a 2121283i bk2: 1820a 2124381i bk3: 1820a 2123962i bk4: 1792a 2124894i bk5: 1792a 2124524i bk6: 1792a 2123377i bk7: 1792a 2123532i bk8: 1792a 2125460i bk9: 1792a 2124557i bk10: 1780a 2124056i bk11: 1780a 2123844i bk12: 1784a 2126436i bk13: 1784a 2125616i bk14: 1900a 2122508i bk15: 1900a 2121693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117204 n_act=673 n_pre=657 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05426
n_activity=149889 dram_eff=0.7883
bk0: 1900a 2121826i bk1: 1900a 2121989i bk2: 1820a 2124288i bk3: 1820a 2123609i bk4: 1792a 2125817i bk5: 1792a 2124070i bk6: 1792a 2123709i bk7: 1792a 2122490i bk8: 1792a 2125205i bk9: 1792a 2124438i bk10: 1780a 2124112i bk11: 1780a 2124451i bk12: 1784a 2126538i bk13: 1784a 2125637i bk14: 1912a 2122678i bk15: 1908a 2121871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117132 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05426
n_activity=150035 dram_eff=0.7875
bk0: 1900a 2121190i bk1: 1900a 2120550i bk2: 1824a 2124223i bk3: 1820a 2123596i bk4: 1792a 2124772i bk5: 1792a 2124051i bk6: 1792a 2123338i bk7: 1792a 2122768i bk8: 1792a 2124850i bk9: 1792a 2123919i bk10: 1784a 2125054i bk11: 1780a 2123979i bk12: 1784a 2125565i bk13: 1784a 2125065i bk14: 1908a 2122349i bk15: 1908a 2121864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117201 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05422
n_activity=149657 dram_eff=0.789
bk0: 1896a 2121709i bk1: 1896a 2120493i bk2: 1820a 2123352i bk3: 1820a 2123933i bk4: 1796a 2124984i bk5: 1792a 2124044i bk6: 1792a 2123566i bk7: 1792a 2122797i bk8: 1792a 2124425i bk9: 1792a 2123953i bk10: 1780a 2124437i bk11: 1780a 2124684i bk12: 1784a 2125870i bk13: 1784a 2124951i bk14: 1908a 2122259i bk15: 1908a 2122050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70864
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117143 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05428
n_activity=149841 dram_eff=0.7888
bk0: 1900a 2121228i bk1: 1900a 2120813i bk2: 1820a 2124224i bk3: 1820a 2122914i bk4: 1792a 2124710i bk5: 1792a 2124453i bk6: 1792a 2122176i bk7: 1792a 2123131i bk8: 1792a 2124319i bk9: 1792a 2123726i bk10: 1780a 2124459i bk11: 1780a 2123841i bk12: 1784a 2125722i bk13: 1784a 2124848i bk14: 1904a 2122525i bk15: 1904a 2121705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117216 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05421
n_activity=149277 dram_eff=0.7909
bk0: 1900a 2120892i bk1: 1896a 2120774i bk2: 1820a 2124478i bk3: 1820a 2123438i bk4: 1792a 2124361i bk5: 1792a 2123827i bk6: 1792a 2123509i bk7: 1792a 2122839i bk8: 1792a 2124721i bk9: 1792a 2124052i bk10: 1780a 2123616i bk11: 1780a 2123710i bk12: 1792a 2125074i bk13: 1792a 2125226i bk14: 1904a 2122968i bk15: 1904a 2121728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117135 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05428
n_activity=149708 dram_eff=0.7896
bk0: 1896a 2121044i bk1: 1896a 2120492i bk2: 1820a 2123411i bk3: 1820a 2123438i bk4: 1792a 2125148i bk5: 1792a 2124426i bk6: 1792a 2122678i bk7: 1792a 2122649i bk8: 1792a 2124333i bk9: 1792a 2123622i bk10: 1780a 2124353i bk11: 1780a 2124064i bk12: 1792a 2125292i bk13: 1792a 2125005i bk14: 1904a 2122773i bk15: 1904a 2122144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70646
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117170 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05426
n_activity=149356 dram_eff=0.7911
bk0: 1896a 2121254i bk1: 1896a 2121639i bk2: 1820a 2124341i bk3: 1820a 2123820i bk4: 1792a 2125329i bk5: 1792a 2124719i bk6: 1792a 2122409i bk7: 1792a 2121565i bk8: 1792a 2124267i bk9: 1792a 2123626i bk10: 1780a 2124004i bk11: 1780a 2123097i bk12: 1792a 2125406i bk13: 1792a 2124675i bk14: 1904a 2122754i bk15: 1904a 2121900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7575, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7531, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7551, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7541, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7518, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7534, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7530, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7567, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7565, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7510, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7549, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7527, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7522, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7518, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7525, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7562, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7540, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165898
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44014
	minimum = 6
	maximum = 67
Network latency average = 8.3172
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.32001
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Accepted packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Injected flit rate average = 0.0321128
	minimum = 0.0190811 (at node 21)
	maximum = 0.0496548 (at node 39)
Accepted flit rate average= 0.0321128
	minimum = 0.0242568 (at node 31)
	maximum = 0.0384882 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3507 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3122 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2211 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Accepted packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Injected flit rate average = 0.0193024 (2 samples)
	minimum = 0.0115497 (2 samples)
	maximum = 0.0291076 (2 samples)
Accepted flit rate average = 0.0193024 (2 samples)
	minimum = 0.0136906 (2 samples)
	maximum = 0.0246134 (2 samples)
Injected packet size average = 1.54854 (2 samples)
Accepted packet size average = 1.54854 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 18 sec (978 sec)
gpgpu_simulation_rate = 49319 (inst/sec)
gpgpu_simulation_rate = 1777 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41128
gpu_sim_insn = 23068682
gpu_ipc =     560.8997
gpu_tot_sim_cycle = 2001885
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      35.6180
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15516
partiton_reqs_in_parallel = 904816
partiton_reqs_in_parallel_total    = 25457101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1685
partiton_reqs_in_parallel_util = 904816
partiton_reqs_in_parallel_util_total    = 25457101
gpu_sim_cycle_parition_util = 41128
gpu_tot_sim_cycle_parition_util    = 1172027
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7300
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     453.2430 GB/Sec
L2_BW_total  =      21.7323 GB/Sec
gpu_total_sim_rate=60683

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6243, 6019, 6031, 6008, 6146, 6042, 6161, 5988, 6067, 5982, 6066, 5955, 6098, 5927, 6034, 5916, 6129, 5894, 5998, 5829, 6061, 5981, 6025, 5861, 5936, 5867, 6032, 5835, 6030, 5828, 5999, 5794, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414755	W0_Idle:61065703	W0_Scoreboard:2419168	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1017 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2001884 
mrq_lat_table:62226 	4259 	6443 	13984 	24036 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187682 	122122 	130927 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	263096 	29661 	9134 	4898 	86759 	42249 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137724 	55212 	3678 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	12 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 19.071428 17.799999 16.967480 18.156521 17.470085 19.074766 17.808695 18.258928 17.406780 18.700001 18.600000 18.600000 17.628319 18.090910 17.848740 18.469564 
dram[1]: 18.042374 19.605505 17.114754 18.981817 18.944445 20.078432 18.545454 17.629311 17.715517 19.037037 18.870371 19.380953 17.927927 18.425926 17.129032 17.129032 
dram[2]: 17.644629 16.771654 17.256199 17.694916 18.761467 18.545454 17.637932 18.241072 19.055555 18.681818 18.500000 18.688074 17.767857 18.256880 17.227642 18.469564 
dram[3]: 18.413794 17.775000 17.803419 17.644068 17.929825 18.916666 17.773912 18.258928 17.715517 19.018518 18.814816 19.400000 17.304348 18.090910 17.848740 18.145300 
dram[4]: 19.062500 19.180180 17.627119 17.644068 19.864079 19.130840 16.491936 17.495726 18.531532 18.700001 18.787037 18.509090 17.927927 18.952381 18.050848 18.042374 
dram[5]: 16.795275 18.387932 16.124031 17.948277 19.121496 19.457144 17.041666 18.441441 18.663637 18.212389 18.678900 19.207546 18.090910 17.927927 17.450819 17.586777 
dram[6]: 17.716667 17.941177 16.531746 17.939655 18.572727 19.112150 16.983334 18.779816 18.203539 18.672728 17.868422 18.688074 17.155172 17.767857 17.032000 17.595041 
dram[7]: 17.669422 17.799999 17.803419 18.236841 19.056074 20.039215 17.016666 18.070797 17.268908 18.348215 18.481817 18.861111 18.256880 18.256880 17.890757 18.016949 
dram[8]: 16.695312 16.960318 18.598215 18.756756 18.223215 20.068628 15.813953 17.444445 17.663794 18.681818 17.350428 17.964602 17.716814 17.857143 17.442623 17.024000 
dram[9]: 16.976191 17.483606 16.273438 18.433628 18.935184 20.068628 18.423424 18.205357 17.904348 19.242990 18.833334 18.500000 18.181818 18.018019 17.733334 17.007999 
dram[10]: 15.902985 19.089285 18.271931 18.415930 18.733946 18.925926 16.884298 17.470085 17.572649 17.732759 18.678900 18.026548 17.699116 19.047619 17.300814 18.344828 
average row locality = 363359/20105 = 18.073067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1437      1442       712       726      1972      1984      1628      1651       817       834      1460      1458      1342      1348       807       821
dram[1]:       1474      1479       718       726      1983      1960      1643      1645       826       809      1506      1503      1333      1335       815       823
dram[2]:       1468      1478       713       718      1914      1920      1760      1763       806       809      1472      1480      1505      1512       815       815
dram[3]:       1471      1475       711       737      1896      1896      1763      1697       823       824      1480      1485      1497      1502       818       820
dram[4]:       1477      1472       729       721      2065      2057      1702      1704       826       812      1489      1473      1441      1255       846       837
dram[5]:       1470      1474       716       724      2061      2061      1699      1702       820       823      1364      1358      1252      1252       835       851
dram[6]:       1467      1466       717       720      2081      2070      1703      1701       815       816      1348      1354      1242      1246       838       833
dram[7]:       1504      1504       715       716      2081      2073      1855      1852       821       813      1362      1333      1246      1257       838       830
dram[8]:       1484      1363       759       759      2064      2061      1808      1819       802       802      1317      1313      1305      1303       780       781
dram[9]:       1372      1377       757       772      2066      2075      1707      1597       843       845      1325      1319      1315      1309       824       819
dram[10]:       1370      1370       760       702      1988      1987      1586      1588       835       830      1467      1470      1304      1309       814       820
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159450 n_act=1827 n_pre=1811 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08065
n_activity=222529 dram_eff=0.8169
bk0: 3440a 2184918i bk1: 3436a 2182920i bk2: 3328a 2186991i bk3: 3328a 2185699i bk4: 3264a 2187449i bk5: 3264a 2187404i bk6: 3264a 2187115i bk7: 3264a 2186473i bk8: 3264a 2187259i bk9: 3264a 2185895i bk10: 3256a 2186584i bk11: 3256a 2185842i bk12: 3260a 2188692i bk13: 3256a 2187949i bk14: 3416a 2185620i bk15: 3416a 2184129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159618 n_act=1799 n_pre=1783 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08055
n_activity=222523 dram_eff=0.8159
bk0: 3432a 2185140i bk1: 3436a 2183412i bk2: 3328a 2187872i bk3: 3328a 2186287i bk4: 3264a 2188244i bk5: 3264a 2186519i bk6: 3264a 2187289i bk7: 3264a 2185564i bk8: 3264a 2189005i bk9: 3264a 2186943i bk10: 3256a 2187826i bk11: 3252a 2186338i bk12: 3256a 2189092i bk13: 3256a 2187535i bk14: 3416a 2184939i bk15: 3416a 2183329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159507 n_act=1830 n_pre=1814 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.0806
n_activity=222785 dram_eff=0.8154
bk0: 3436a 2183172i bk1: 3436a 2181462i bk2: 3328a 2187181i bk3: 3328a 2186081i bk4: 3264a 2188098i bk5: 3264a 2187018i bk6: 3264a 2187723i bk7: 3264a 2186121i bk8: 3264a 2187325i bk9: 3264a 2186636i bk10: 3252a 2187899i bk11: 3252a 2186217i bk12: 3256a 2189596i bk13: 3256a 2188285i bk14: 3416a 2185192i bk15: 3416a 2184996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159573 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08056
n_activity=222695 dram_eff=0.8154
bk0: 3436a 2184444i bk1: 3436a 2183220i bk2: 3320a 2188275i bk3: 3320a 2186328i bk4: 3264a 2187794i bk5: 3264a 2186752i bk6: 3264a 2186987i bk7: 3264a 2186328i bk8: 3264a 2188679i bk9: 3264a 2187540i bk10: 3252a 2187075i bk11: 3252a 2185828i bk12: 3256a 2189537i bk13: 3256a 2188031i bk14: 3416a 2185186i bk15: 3416a 2183702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159571 n_act=1801 n_pre=1785 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08059
n_activity=222546 dram_eff=0.8162
bk0: 3436a 2184037i bk1: 3436a 2183202i bk2: 3320a 2186932i bk3: 3320a 2186327i bk4: 3264a 2189299i bk5: 3264a 2186633i bk6: 3264a 2187358i bk7: 3264a 2185371i bk8: 3264a 2188241i bk9: 3264a 2187257i bk10: 3252a 2186983i bk11: 3252a 2186164i bk12: 3256a 2189418i bk13: 3256a 2187867i bk14: 3428a 2185295i bk15: 3428a 2183514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159493 n_act=1833 n_pre=1817 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.0806
n_activity=222716 dram_eff=0.8157
bk0: 3436a 2183348i bk1: 3436a 2182064i bk2: 3324a 2187563i bk3: 3320a 2186243i bk4: 3264a 2187855i bk5: 3264a 2186858i bk6: 3264a 2187249i bk7: 3264a 2185825i bk8: 3264a 2188368i bk9: 3264a 2186061i bk10: 3256a 2188156i bk11: 3252a 2186242i bk12: 3256a 2188566i bk13: 3256a 2186757i bk14: 3428a 2184639i bk15: 3428a 2183909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159446 n_act=1847 n_pre=1831 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08062
n_activity=222416 dram_eff=0.817
bk0: 3432a 2184286i bk1: 3432a 2182646i bk2: 3320a 2186649i bk3: 3320a 2186288i bk4: 3268a 2188323i bk5: 3264a 2186641i bk6: 3264a 2187281i bk7: 3264a 2185923i bk8: 3264a 2187536i bk9: 3264a 2185824i bk10: 3252a 2187247i bk11: 3252a 2186355i bk12: 3256a 2188858i bk13: 3256a 2187028i bk14: 3428a 2183879i bk15: 3428a 2183429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159530 n_act=1818 n_pre=1802 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.0806
n_activity=222519 dram_eff=0.8164
bk0: 3436a 2183440i bk1: 3436a 2182424i bk2: 3320a 2187744i bk3: 3320a 2186122i bk4: 3264a 2188492i bk5: 3264a 2187490i bk6: 3264a 2185738i bk7: 3264a 2186075i bk8: 3264a 2187378i bk9: 3264a 2186441i bk10: 3252a 2186948i bk11: 3252a 2185836i bk12: 3256a 2188760i bk13: 3256a 2187714i bk14: 3428a 2185190i bk15: 3428a 2183436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159371 n_act=1865 n_pre=1849 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08065
n_activity=222222 dram_eff=0.8181
bk0: 3436a 2182326i bk1: 3432a 2181969i bk2: 3320a 2188076i bk3: 3320a 2186188i bk4: 3264a 2187716i bk5: 3264a 2186391i bk6: 3264a 2186821i bk7: 3264a 2184983i bk8: 3264a 2188012i bk9: 3264a 2186312i bk10: 3252a 2186727i bk11: 3252a 2185515i bk12: 3264a 2188434i bk13: 3264a 2187603i bk14: 3424a 2185646i bk15: 3424a 2183184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159487 n_act=1828 n_pre=1812 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08062
n_activity=222352 dram_eff=0.8172
bk0: 3436a 2182526i bk1: 3432a 2182177i bk2: 3320a 2186592i bk3: 3320a 2186011i bk4: 3264a 2188811i bk5: 3264a 2187221i bk6: 3264a 2186562i bk7: 3264a 2186270i bk8: 3264a 2187455i bk9: 3264a 2186610i bk10: 3252a 2186755i bk11: 3252a 2185345i bk12: 3264a 2188371i bk13: 3264a 2187731i bk14: 3424a 2185414i bk15: 3424a 2184334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159489 n_act=1840 n_pre=1824 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08059
n_activity=221964 dram_eff=0.8184
bk0: 3432a 2183429i bk1: 3432a 2183303i bk2: 3320a 2188362i bk3: 3320a 2186507i bk4: 3264a 2189608i bk5: 3264a 2188209i bk6: 3264a 2186055i bk7: 3264a 2184776i bk8: 3264a 2187708i bk9: 3264a 2186450i bk10: 3252a 2187016i bk11: 3252a 2184708i bk12: 3264a 2188133i bk13: 3264a 2187427i bk14: 3424a 2185427i bk15: 3424a 2183997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10504, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10468, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10463, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10483, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10471, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10466, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10513, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10489, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10498, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10439, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10488, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10495, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10460, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10470, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230559
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8018
	minimum = 6
	maximum = 84
Network latency average = 10.0027
	minimum = 6
	maximum = 68
Slowest packet = 524664
Flit latency average = 9.08091
	minimum = 6
	maximum = 66
Slowest flit = 961715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Accepted packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Injected flit rate average = 0.191305
	minimum = 0.141233 (at node 3)
	maximum = 0.255209 (at node 42)
Accepted flit rate average= 0.191305
	minimum = 0.181025 (at node 34)
	maximum = 0.200306 (at node 11)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8344 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331.667 (3 samples)
Network latency average = 12.8757 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.333 (3 samples)
Flit latency average = 13.8411 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Accepted packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Injected flit rate average = 0.0766366 (3 samples)
	minimum = 0.0547776 (3 samples)
	maximum = 0.104475 (3 samples)
Accepted flit rate average = 0.0766366 (3 samples)
	minimum = 0.0694686 (3 samples)
	maximum = 0.0831778 (3 samples)
Injected packet size average = 1.90687 (3 samples)
Accepted packet size average = 1.90687 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 35 sec (1175 sec)
gpgpu_simulation_rate = 60683 (inst/sec)
gpgpu_simulation_rate = 1703 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 90829
gpu_sim_insn = 20971622
gpu_ipc =     230.8913
gpu_tot_sim_cycle = 2314864
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      39.8619
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15557
partiton_reqs_in_parallel = 1998238
partiton_reqs_in_parallel_total    = 26361917
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2513
partiton_reqs_in_parallel_util = 1998238
partiton_reqs_in_parallel_util_total    = 26361917
gpu_sim_cycle_parition_util = 90829
gpu_tot_sim_cycle_parition_util    = 1213155
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7489
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =      68.4189 GB/Sec
L2_BW_total  =      21.4786 GB/Sec
gpu_total_sim_rate=70762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7968, 7721, 7756, 7710, 7871, 7744, 7863, 7667, 7769, 7661, 7768, 7611, 7800, 7583, 7736, 7572, 7831, 7550, 7700, 7462, 7763, 7614, 7727, 7494, 7638, 7500, 7734, 7468, 7709, 7461, 7678, 7427, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:554253	W0_Idle:64469618	W0_Scoreboard:2716242	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 920 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2277956 
mrq_lat_table:72436 	4357 	6469 	14046 	26070 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247014 	128344 	130927 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	328030 	30278 	9137 	4898 	86759 	42249 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189258 	69234 	3682 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	13 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 17.187500 16.176470 13.751593 14.496644 13.696774 14.331081 17.733334 18.162394 13.254659 13.967320 14.493151 14.493151 15.753846 16.230158 14.300653 14.684564 
dram[1]: 16.365671 17.608000 13.846154 15.000000 14.268456 14.881119 18.434782 17.561983 13.427673 14.145696 14.631945 14.921986 16.102362 16.491936 13.848102 13.848102 
dram[2]: 16.051094 15.342657 13.935484 14.210526 14.351352 14.039735 17.570248 18.145300 14.158940 13.954248 14.410959 14.524137 15.976562 16.360001 13.904459 14.884354 
dram[3]: 16.666666 16.154411 13.909678 13.814102 13.703226 14.248322 17.700001 17.857143 13.427673 14.132450 15.000000 15.364964 15.610687 16.230158 14.300653 14.214286 
dram[4]: 16.915384 17.267717 13.801282 13.814102 14.763889 14.371622 16.472868 17.434425 13.876623 13.967320 14.978572 14.816901 16.102362 16.900826 14.167742 14.427631 
dram[5]: 15.363636 16.643940 12.892216 13.993506 14.364865 14.541096 17.000000 18.336206 13.941176 13.705129 14.921986 15.246377 16.230158 16.102362 13.892406 14.141935 
dram[6]: 16.102942 15.949275 13.146341 13.987013 14.059603 14.358109 16.944000 18.657894 13.698718 14.132450 14.140940 15.136691 15.492424 15.976562 13.549383 14.161290 
dram[7]: 16.072992 16.176470 13.909678 14.157895 14.513699 14.853147 16.976000 17.983051 13.179012 13.774194 14.795774 15.035714 16.238094 16.102362 14.333333 14.407895 
dram[8]: 15.284722 15.500000 14.373333 14.463087 14.234900 15.525547 15.820895 17.385246 13.389937 13.954248 14.080537 14.468966 15.709924 15.815385 14.051282 13.786163 
dram[9]: 15.507042 16.154411 12.987952 14.278146 14.655172 15.302158 18.318966 18.111111 13.368750 13.889610 15.014286 14.809859 16.062500 15.937984 14.233767 13.773585 
dram[10]: 14.646667 17.476191 14.184211 14.264900 14.534246 14.648276 16.841270 17.409836 13.024390 13.110430 14.921986 14.517241 15.694656 16.715446 13.879746 14.613334 
average row locality = 375789/25064 = 14.993177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
total reads: 153858
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1260      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1258      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221931
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1436      1440       731       744      1941      1952      1608      1630       829       845      1452      1450      1346      1348       825       839
dram[1]:       1471      1476       737       744      1951      1929      1623      1625       838       821      1497      1494      1333      1336       833       841
dram[2]:       1466      1476       731       736      1885      1890      1735      1738       818       821      1464      1472      1500      1508       833       833
dram[3]:       1468      1473       729       754      1867      1867      1738      1675       835       835      1472      1477      1493      1498       835       839
dram[4]:       1475      1470       747       739      2030      2022      1679      1682       838       825      1481      1466      1438      1257       863       855
dram[5]:       1467      1471       734       742      2026      2026      1676      1680       832       834      1360      1355      1255      1254       856       868
dram[6]:       1464      1463       734       738      2045      2035      1681      1679       827       828      1350      1351      1245      1249       854       854
dram[7]:       1501      1501       733       734      2045      2037      1826      1825       833       825      1359      1330      1249      1259       854       847
dram[8]:       1482      1364       776       776      2028      2026      1782      1792       814       814      1315      1311      1305      1304       799       800
dram[9]:       1373      1377       773       789      2031      2039      1685      1579       853       856      1323      1317      1316      1310       841       838
dram[10]:       1374      1370       777       721      1955      1955      1569      1570       846       841      1459      1463      1305      1310       831       838
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322689 n_act=2275 n_pre=2259 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.07877
n_activity=244196 dram_eff=0.7814
bk0: 3632a 2352413i bk1: 3628a 2350520i bk2: 3520a 2354027i bk3: 3520a 2352703i bk4: 3456a 2354223i bk5: 3456a 2354063i bk6: 3456a 2354325i bk7: 3456a 2353741i bk8: 3456a 2353945i bk9: 3456a 2352451i bk10: 3440a 2353503i bk11: 3440a 2352828i bk12: 3420a 2356234i bk13: 3412a 2355472i bk14: 3608a 2352798i bk15: 3608a 2351163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322861 n_act=2249 n_pre=2233 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.07867
n_activity=244144 dram_eff=0.7806
bk0: 3624a 2352629i bk1: 3628a 2350880i bk2: 3520a 2354907i bk3: 3520a 2353296i bk4: 3456a 2354878i bk5: 3456a 2353054i bk6: 3456a 2354563i bk7: 3456a 2352823i bk8: 3456a 2355661i bk9: 3456a 2353591i bk10: 3436a 2354823i bk11: 3432a 2353321i bk12: 3412a 2356703i bk13: 3412a 2355090i bk14: 3608a 2352121i bk15: 3608a 2350407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322762 n_act=2276 n_pre=2260 n_req=34150 n_rd=55936 n_write=39402 bw_util=0.07871
n_activity=244288 dram_eff=0.7805
bk0: 3628a 2350707i bk1: 3628a 2348931i bk2: 3520a 2354265i bk3: 3520a 2353030i bk4: 3456a 2354849i bk5: 3456a 2353631i bk6: 3456a 2354914i bk7: 3456a 2353292i bk8: 3456a 2354000i bk9: 3456a 2353255i bk10: 3432a 2354864i bk11: 3432a 2353261i bk12: 3412a 2357155i bk13: 3412a 2355896i bk14: 3608a 2352434i bk15: 3608a 2352077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322798 n_act=2273 n_pre=2257 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.07868
n_activity=244210 dram_eff=0.7805
bk0: 3628a 2351959i bk1: 3628a 2350678i bk2: 3512a 2355184i bk3: 3512a 2353185i bk4: 3456a 2354492i bk5: 3456a 2353370i bk6: 3456a 2354173i bk7: 3456a 2353499i bk8: 3456a 2355356i bk9: 3456a 2354165i bk10: 3432a 2354158i bk11: 3432a 2352899i bk12: 3412a 2357029i bk13: 3412a 2355581i bk14: 3608a 2352398i bk15: 3612a 2350758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322796 n_act=2256 n_pre=2240 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.07871
n_activity=244379 dram_eff=0.7803
bk0: 3628a 2351550i bk1: 3628a 2350674i bk2: 3512a 2353844i bk3: 3512a 2353231i bk4: 3456a 2355938i bk5: 3456a 2353238i bk6: 3456a 2354641i bk7: 3456a 2352599i bk8: 3456a 2354936i bk9: 3456a 2353811i bk10: 3432a 2354028i bk11: 3432a 2353227i bk12: 3412a 2357030i bk13: 3412a 2355483i bk14: 3624a 2352393i bk15: 3620a 2350602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322724 n_act=2285 n_pre=2269 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.07872
n_activity=244395 dram_eff=0.7804
bk0: 3628a 2350867i bk1: 3628a 2349495i bk2: 3516a 2354508i bk3: 3512a 2353151i bk4: 3456a 2354502i bk5: 3456a 2353392i bk6: 3456a 2354438i bk7: 3456a 2353060i bk8: 3456a 2354972i bk9: 3456a 2352681i bk10: 3436a 2355223i bk11: 3432a 2353211i bk12: 3412a 2356113i bk13: 3412a 2354402i bk14: 3624a 2351798i bk15: 3620a 2351020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55425
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322651 n_act=2302 n_pre=2286 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.07875
n_activity=244303 dram_eff=0.781
bk0: 3624a 2351805i bk1: 3628a 2350014i bk2: 3512a 2353560i bk3: 3512a 2353220i bk4: 3460a 2354992i bk5: 3456a 2353240i bk6: 3456a 2354498i bk7: 3456a 2353027i bk8: 3456a 2354146i bk9: 3456a 2352428i bk10: 3436a 2354182i bk11: 3432a 2353438i bk12: 3412a 2356443i bk13: 3412a 2354598i bk14: 3624a 2351023i bk15: 3624a 2350563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322767 n_act=2269 n_pre=2253 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.07871
n_activity=244186 dram_eff=0.7809
bk0: 3628a 2350938i bk1: 3628a 2349921i bk2: 3512a 2354669i bk3: 3512a 2353007i bk4: 3456a 2355325i bk5: 3456a 2354099i bk6: 3456a 2352960i bk7: 3456a 2353353i bk8: 3456a 2354064i bk9: 3456a 2353044i bk10: 3432a 2354038i bk11: 3432a 2352933i bk12: 3416a 2356262i bk13: 3412a 2355255i bk14: 3620a 2352403i bk15: 3620a 2350565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322618 n_act=2309 n_pre=2293 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.07877
n_activity=243794 dram_eff=0.7828
bk0: 3628a 2349854i bk1: 3624a 2349396i bk2: 3512a 2355010i bk3: 3512a 2353116i bk4: 3456a 2354373i bk5: 3456a 2352996i bk6: 3456a 2354078i bk7: 3456a 2352242i bk8: 3456a 2354666i bk9: 3456a 2352929i bk10: 3432a 2353742i bk11: 3432a 2352553i bk12: 3424a 2356004i bk13: 3424a 2355132i bk14: 3616a 2352865i bk15: 3616a 2350314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52873
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322726 n_act=2278 n_pre=2262 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.07873
n_activity=243872 dram_eff=0.7821
bk0: 3624a 2350061i bk1: 3624a 2349640i bk2: 3512a 2353531i bk3: 3512a 2352879i bk4: 3456a 2355527i bk5: 3456a 2353872i bk6: 3456a 2353859i bk7: 3456a 2353494i bk8: 3456a 2354095i bk9: 3456a 2353246i bk10: 3432a 2353796i bk11: 3432a 2352373i bk12: 3424a 2355968i bk13: 3424a 2355261i bk14: 3616a 2352609i bk15: 3616a 2351382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322710 n_act=2293 n_pre=2277 n_req=34180 n_rd=55956 n_write=39400 bw_util=0.07872
n_activity=243676 dram_eff=0.7826
bk0: 3628a 2350921i bk1: 3624a 2350789i bk2: 3512a 2355268i bk3: 3512a 2353409i bk4: 3456a 2356319i bk5: 3456a 2354870i bk6: 3456a 2353330i bk7: 3456a 2352098i bk8: 3456a 2354312i bk9: 3456a 2353036i bk10: 3432a 2354075i bk11: 3432a 2351745i bk12: 3424a 2355620i bk13: 3424a 2354883i bk14: 3616a 2352655i bk15: 3616a 2351075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13111, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13067, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13078, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13076, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13070, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13088, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13101, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13043, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13069, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13094, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13092, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153858
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287865
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71731
	minimum = 6
	maximum = 32
Network latency average = 8.65742
	minimum = 6
	maximum = 32
Slowest packet = 918154
Flit latency average = 8.76042
	minimum = 6
	maximum = 32
Slowest flit = 1705452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Accepted packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Injected flit rate average = 0.0216564
	minimum = 0.0128594 (at node 18)
	maximum = 0.0328972 (at node 48)
Accepted flit rate average= 0.0216564
	minimum = 0.0163825 (at node 30)
	maximum = 0.025939 (at node 25)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0551 (4 samples)
	minimum = 6 (4 samples)
	maximum = 256.75 (4 samples)
Network latency average = 11.8211 (4 samples)
	minimum = 6 (4 samples)
	maximum = 244.5 (4 samples)
Flit latency average = 12.5709 (4 samples)
	minimum = 6 (4 samples)
	maximum = 243.5 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Accepted packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Injected flit rate average = 0.0628915 (4 samples)
	minimum = 0.044298 (4 samples)
	maximum = 0.0865805 (4 samples)
Accepted flit rate average = 0.0628915 (4 samples)
	minimum = 0.0561971 (4 samples)
	maximum = 0.0688681 (4 samples)
Injected packet size average = 1.86337 (4 samples)
Accepted packet size average = 1.86337 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 44 sec (1304 sec)
gpgpu_simulation_rate = 70762 (inst/sec)
gpgpu_simulation_rate = 1775 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 42020
gpu_sim_insn = 23068692
gpu_ipc =     548.9932
gpu_tot_sim_cycle = 2579034
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      44.7235
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29385
partiton_reqs_in_parallel = 924357
partiton_reqs_in_parallel_total    = 28360155
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =      11.3548
partiton_reqs_in_parallel_util = 924357
partiton_reqs_in_parallel_util_total    = 28360155
gpu_sim_cycle_parition_util = 42020
gpu_tot_sim_cycle_parition_util    = 1303984
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.7566
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     443.5043 GB/Sec
L2_BW_total  =      26.5045 GB/Sec
gpu_total_sim_rate=76487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9966, 9719, 9727, 9708, 9842, 9769, 9861, 9611, 9713, 9659, 9739, 9582, 9798, 9554, 9707, 9543, 9802, 9521, 9698, 9406, 9761, 9612, 9698, 9465, 9609, 9498, 9705, 9412, 9680, 9459, 9649, 9398, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:604845	W0_Idle:64478230	W0_Scoreboard:3763434	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2579033 
mrq_lat_table:100587 	6208 	9533 	19540 	35553 	56773 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353499 	217827 	131575 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	499199 	53743 	10290 	4905 	87574 	42250 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271998 	114455 	6789 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	24 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.090535 11.423729 11.456522 12.022831 12.878049 13.251256 11.020747 11.765487 11.142858 11.530435 11.786364 12.567961 10.928287 11.334711 
dram[1]: 12.686636 13.157143 10.784000 11.620689 11.990909 12.452830 13.094527 13.185000 11.354701 11.657895 11.343348 11.785714 12.212264 12.507246 10.718750 11.016065 
dram[2]: 12.427928 12.185841 11.008163 11.721739 11.932127 12.018265 12.805825 13.241206 11.769912 11.861608 11.428572 11.437229 12.098131 12.753695 10.865079 11.476988 
dram[3]: 12.718894 12.763889 11.204166 11.294118 11.715555 12.255814 12.673077 12.926471 11.306383 12.018100 11.465218 12.119267 11.821918 12.447115 10.928287 10.972000 
dram[4]: 13.133333 13.628713 11.145228 11.341772 12.212963 12.105505 11.986363 12.507109 11.461206 11.662281 11.452174 11.685841 11.930876 12.447115 10.742188 10.865613 
dram[5]: 12.308036 13.191387 10.492188 11.438298 11.990909 12.255814 12.438680 13.261307 11.593886 11.875000 11.583333 11.950226 12.507246 12.507246 10.617761 11.080646 
dram[6]: 12.731482 13.023585 10.799197 11.337553 11.816143 12.096331 12.464455 13.129354 11.363248 11.910314 10.966805 11.847533 11.930876 12.270143 10.377358 10.658915 
dram[7]: 12.607306 13.080568 10.842742 10.967347 11.959091 12.375587 12.424528 13.039604 11.070833 11.602620 11.273504 11.638766 12.221698 12.447115 10.738281 10.984000 
dram[8]: 12.216814 12.550000 11.157677 11.841410 11.968182 12.936275 11.802691 12.843903 11.138656 11.756638 10.979167 11.659292 12.215962 12.380953 10.569231 10.651163 
dram[9]: 12.171806 12.709678 10.545098 11.640693 12.041096 12.748793 13.054456 13.155000 11.184874 11.624454 11.326180 11.629956 12.322275 12.500000 10.776470 10.643411 
dram[10]: 11.777778 13.407767 11.157677 11.434043 11.869370 12.147466 11.869370 12.492891 10.765182 11.083333 11.286325 11.290598 11.818182 12.682927 10.409091 10.948207 
average row locality = 469874/39792 = 11.808253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219396
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1467      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1470      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1403      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250478
bank skew: 1473/1368 = 1.08
chip skew: 22795/22755 = 1.00
average mf latency per bank:
dram[0]:       1243      1252       683       696      1663      1673      1393      1413       764       781      1261      1259      1166      1168       756       772
dram[1]:       1273      1281       689       698      1671      1656      1405      1408       772       760      1297      1293      1153      1159       765       773
dram[2]:       1268      1280       685       691      1617      1624      1497      1500       756       761      1268      1275      1287      1295       763       767
dram[3]:       1270      1274       684       706      1602      1603      1498      1450       769       772      1274      1279      1281      1288       766       774
dram[4]:       1276      1274       698       692      1734      1731      1451      1455       770       761      1281      1270      1237      1096       790       785
dram[5]:       1270      1272       687       696      1730      1734      1449      1453       766       771      1185      1184      1093      1095       784       792
dram[6]:       1267      1271       688       694      1745      1739      1451      1452       763       765      1176      1180      1085      1091       780       785
dram[7]:       1297      1298       686       689      1745      1741      1569      1569       767       762      1184      1163      1088      1099       784       777
dram[8]:       1283      1189       720       723      1732      1733      1533      1543       751       753      1149      1148      1135      1136       738       739
dram[9]:       1193      1201       719       731      1734      1742      1455      1372       784       786      1155      1152      1141      1138       771       772
dram[10]:       1196      1194       721       677      1672      1674      1360      1364       777       775      1263      1268      1134      1139       762       770
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363788 n_act=3625 n_pre=3609 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1037
n_activity=319987 dram_eff=0.8103
bk0: 5172a 2412609i bk1: 5164a 2410925i bk2: 5024a 2415154i bk3: 5024a 2412301i bk4: 4928a 2416206i bk5: 4928a 2415092i bk6: 4928a 2416901i bk7: 4928a 2415535i bk8: 4928a 2416652i bk9: 4928a 2414788i bk10: 4912a 2413695i bk11: 4912a 2412343i bk12: 4892a 2416012i bk13: 4884a 2415302i bk14: 5124a 2413761i bk15: 5124a 2411643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363988 n_act=3585 n_pre=3569 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1036
n_activity=319978 dram_eff=0.8095
bk0: 5160a 2413265i bk1: 5168a 2410330i bk2: 5024a 2416027i bk3: 5024a 2413723i bk4: 4928a 2416781i bk5: 4928a 2413712i bk6: 4928a 2416935i bk7: 4928a 2414657i bk8: 4928a 2418623i bk9: 4928a 2415206i bk10: 4908a 2414535i bk11: 4904a 2413178i bk12: 4884a 2417120i bk13: 4884a 2414507i bk14: 5124a 2411896i bk15: 5124a 2409721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363938 n_act=3588 n_pre=3572 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1036
n_activity=320167 dram_eff=0.8093
bk0: 5164a 2412002i bk1: 5164a 2409338i bk2: 5024a 2415451i bk3: 5024a 2413734i bk4: 4928a 2417283i bk5: 4928a 2414741i bk6: 4928a 2417703i bk7: 4928a 2414639i bk8: 4928a 2416485i bk9: 4928a 2414798i bk10: 4904a 2414594i bk11: 4904a 2413384i bk12: 4884a 2416346i bk13: 4884a 2414914i bk14: 5124a 2413434i bk15: 5124a 2412169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363982 n_act=3595 n_pre=3579 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1036
n_activity=320077 dram_eff=0.8092
bk0: 5164a 2412977i bk1: 5164a 2411038i bk2: 5012a 2415380i bk3: 5012a 2413023i bk4: 4928a 2416498i bk5: 4928a 2414525i bk6: 4928a 2416790i bk7: 4928a 2415073i bk8: 4928a 2418014i bk9: 4928a 2416249i bk10: 4904a 2414963i bk11: 4904a 2412813i bk12: 4884a 2417426i bk13: 4884a 2415439i bk14: 5124a 2412491i bk15: 5128a 2410004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363926 n_act=3605 n_pre=3589 n_req=42708 n_rd=79776 n_write=49764 bw_util=0.1036
n_activity=320353 dram_eff=0.8087
bk0: 5164a 2412358i bk1: 5164a 2411035i bk2: 5012a 2414549i bk3: 5012a 2413504i bk4: 4928a 2417282i bk5: 4928a 2413581i bk6: 4928a 2416748i bk7: 4928a 2413882i bk8: 4928a 2417442i bk9: 4928a 2415717i bk10: 4904a 2413779i bk11: 4904a 2413118i bk12: 4884a 2416869i bk13: 4884a 2414723i bk14: 5140a 2413450i bk15: 5140a 2410578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363928 n_act=3593 n_pre=3577 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1036
n_activity=320277 dram_eff=0.8091
bk0: 5164a 2411751i bk1: 5164a 2409673i bk2: 5016a 2415542i bk3: 5012a 2413569i bk4: 4928a 2416661i bk5: 4928a 2414462i bk6: 4928a 2416350i bk7: 4928a 2414951i bk8: 4928a 2417747i bk9: 4928a 2414822i bk10: 4908a 2415688i bk11: 4904a 2412380i bk12: 4884a 2415928i bk13: 4884a 2413523i bk14: 5144a 2412011i bk15: 5140a 2411256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363801 n_act=3639 n_pre=3623 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1037
n_activity=320190 dram_eff=0.8095
bk0: 5160a 2412646i bk1: 5164a 2410167i bk2: 5012a 2414715i bk3: 5012a 2413084i bk4: 4932a 2417232i bk5: 4928a 2414414i bk6: 4928a 2417139i bk7: 4928a 2415348i bk8: 4928a 2417275i bk9: 4928a 2414341i bk10: 4908a 2414760i bk11: 4904a 2412438i bk12: 4884a 2416923i bk13: 4884a 2414010i bk14: 5144a 2411865i bk15: 5144a 2409770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363864 n_act=3626 n_pre=3610 n_req=42701 n_rd=79784 n_write=49776 bw_util=0.1036
n_activity=320106 dram_eff=0.8095
bk0: 5164a 2411933i bk1: 5164a 2411245i bk2: 5012a 2415625i bk3: 5016a 2412616i bk4: 4928a 2417490i bk5: 4928a 2415270i bk6: 4928a 2415064i bk7: 4928a 2414778i bk8: 4928a 2417009i bk9: 4928a 2415534i bk10: 4904a 2413620i bk11: 4904a 2412344i bk12: 4888a 2415514i bk13: 4884a 2414286i bk14: 5140a 2412291i bk15: 5140a 2410007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363778 n_act=3637 n_pre=3621 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1037
n_activity=319687 dram_eff=0.8109
bk0: 5164a 2410619i bk1: 5160a 2409773i bk2: 5012a 2415997i bk3: 5012a 2413693i bk4: 4928a 2416871i bk5: 4928a 2414079i bk6: 4928a 2416695i bk7: 4928a 2414333i bk8: 4928a 2417620i bk9: 4928a 2415638i bk10: 4904a 2413317i bk11: 4904a 2412706i bk12: 4896a 2415970i bk13: 4896a 2414273i bk14: 5136a 2412677i bk15: 5136a 2410064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363848 n_act=3617 n_pre=3601 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1036
n_activity=319824 dram_eff=0.8104
bk0: 5160a 2410313i bk1: 5160a 2409066i bk2: 5012a 2414173i bk3: 5012a 2413534i bk4: 4928a 2417358i bk5: 4928a 2415057i bk6: 4928a 2416948i bk7: 4928a 2415840i bk8: 4928a 2416554i bk9: 4928a 2415116i bk10: 4904a 2413444i bk11: 4904a 2412094i bk12: 4896a 2416799i bk13: 4896a 2415497i bk14: 5136a 2412941i bk15: 5136a 2410565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363738 n_act=3683 n_pre=3667 n_req=42734 n_rd=79788 n_write=49784 bw_util=0.1036
n_activity=319618 dram_eff=0.8108
bk0: 5164a 2411402i bk1: 5160a 2411106i bk2: 5012a 2416304i bk3: 5012a 2413777i bk4: 4928a 2418525i bk5: 4928a 2416333i bk6: 4928a 2415239i bk7: 4928a 2413660i bk8: 4928a 2416793i bk9: 4928a 2414953i bk10: 4904a 2414719i bk11: 4904a 2411893i bk12: 4896a 2417092i bk13: 4896a 2415191i bk14: 5136a 2413313i bk15: 5136a 2410659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16053, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16062, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16052, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16046, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16095, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16021, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16076, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16043, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16057, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16072, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16069, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219396
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353360
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 232048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7462
	minimum = 6
	maximum = 70
Network latency average = 9.99038
	minimum = 6
	maximum = 62
Slowest packet = 1055226
Flit latency average = 9.13037
	minimum = 6
	maximum = 60
Slowest flit = 2343747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Accepted packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Injected flit rate average = 0.187167
	minimum = 0.138568 (at node 12)
	maximum = 0.248173 (at node 31)
Accepted flit rate average= 0.187167
	minimum = 0.177182 (at node 34)
	maximum = 0.195435 (at node 9)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3933 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.4 (5 samples)
Network latency average = 11.455 (5 samples)
	minimum = 6 (5 samples)
	maximum = 208 (5 samples)
Flit latency average = 11.8828 (5 samples)
	minimum = 6 (5 samples)
	maximum = 206.8 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Accepted packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Injected flit rate average = 0.0877466 (5 samples)
	minimum = 0.0631521 (5 samples)
	maximum = 0.118899 (5 samples)
Accepted flit rate average = 0.0877466 (5 samples)
	minimum = 0.080394 (5 samples)
	maximum = 0.0941815 (5 samples)
Injected packet size average = 1.9193 (5 samples)
Accepted packet size average = 1.9193 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 8 sec (1508 sec)
gpgpu_simulation_rate = 76487 (inst/sec)
gpgpu_simulation_rate = 1710 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 122154
gpu_sim_insn = 20971724
gpu_ipc =     171.6827
gpu_tot_sim_cycle = 2923338
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      46.6300
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29395
partiton_reqs_in_parallel = 2687388
partiton_reqs_in_parallel_total    = 29284512
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9368
partiton_reqs_in_parallel_util = 2687388
partiton_reqs_in_parallel_util_total    = 29284512
gpu_sim_cycle_parition_util = 122154
gpu_tot_sim_cycle_parition_util    = 1346004
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7769
partiton_replys_in_parallel = 65592
partiton_replys_in_parallel_total    = 721177
L2_BW  =      50.8954 GB/Sec
L2_BW_total  =      25.5096 GB/Sec
gpu_total_sim_rate=82167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909142
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11714, 11398, 11452, 11410, 11567, 11471, 11586, 11290, 11415, 11338, 11441, 11261, 11500, 11233, 11409, 11199, 11504, 11200, 11400, 11062, 11463, 11268, 11400, 11121, 11288, 11131, 11407, 11045, 11359, 11069, 11305, 11008, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:744096	W0_Idle:69593144	W0_Scoreboard:4103819	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2917237 
mrq_lat_table:110805 	6326 	9566 	19587 	37590 	56774 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	412713 	224189 	131575 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	563952 	54564 	10293 	4905 	87577 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	323572 	128464 	6790 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	343 	26 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377  9.989170 10.251852 10.018450 10.434615 12.952381 13.318627  9.702127 10.182157  9.934306 10.233083 11.220339 11.812500  9.849123 10.170290 
dram[1]: 12.090129 12.344978  9.648084 10.406015 10.413794 10.750988 13.165049 13.253658  9.880866 10.182157 10.119403 10.419230 11.596491 11.856503  9.682758  9.918728 
dram[2]: 11.861344 11.644629  9.822695 10.484848 10.291667 10.430769 12.881516 13.308824 10.185874 10.250937 10.226415 10.153558 11.356223 12.073059  9.797203 10.282051 
dram[3]: 12.072650 12.159483  9.938848 10.003623 10.210526 10.605469 12.751174 13.000000  9.916667 10.363636 10.250000 10.840000 11.251064 11.803572  9.849123  9.883802 
dram[4]: 12.436123 12.922018  9.888889 10.040000 10.575875 10.498070 12.075556 12.587963  9.960000 10.107011 10.312977 10.500000 11.347639 11.803572  9.703448  9.801394 
dram[5]: 11.754167 12.537778  9.384354 10.080292 10.299242 10.605469 12.520738 13.199029 10.055147 10.262173 10.419230 10.627451 11.865471 11.856503  9.604095  9.908451 
dram[6]: 12.129311 12.390351  9.623693 10.036364 10.284091 10.490348 12.431192 12.952381  9.888086 10.285714  9.930403 10.627451 11.347639 11.647577  9.355482  9.640411 
dram[7]: 11.974576 12.440529  9.560554  9.825623 10.386973 10.692913 12.506912 13.052885  9.671378 10.062500 10.250000 10.307984 11.605263 11.803572  9.700000  9.863158 
dram[8]: 11.673553 11.970339  9.899642 10.422642 10.556420 11.282158 11.894737 12.919047  9.718862 10.174721  9.937500 10.400000 11.506494 11.649123  9.564626  9.630137 
dram[9]: 11.730290 12.216451  9.426621 10.267658 10.613281 11.143442 13.125604 13.224390  9.621053  9.934783 10.215095 10.455599 11.598253 11.615721  9.730103  9.623287 
dram[10]: 11.370968 12.845454  9.899642 10.109890 10.366412 10.692913 11.855895 12.574074  9.316326  9.547038 10.184211 10.187970 11.163865 11.910314  9.380000  9.866667 
average row locality = 482328/44787 = 10.769375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1280      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227607
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1435      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254721
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1247      1256       698       711      1647      1657      1384      1404       774       791      1260      1258      1169      1171       772       788
dram[1]:       1276      1284       707       712      1655      1641      1397      1399       783       771      1295      1291      1157      1163       780       788
dram[2]:       1271      1283       700       706      1603      1609      1485      1489       767       772      1269      1274      1291      1296       778       783
dram[3]:       1272      1276       698       720      1587      1589      1487      1440       779       783      1273      1279      1282      1289       781       790
dram[4]:       1278      1277       712       706      1716      1714      1441      1445       781       772      1281      1270      1239      1101       805       800
dram[5]:       1273      1275       701       710      1712      1716      1439      1442       777       782      1187      1186      1097      1101       798       807
dram[6]:       1270      1274       703       708      1727      1721      1441      1445       774       776      1178      1182      1091      1096       794       799
dram[7]:       1298      1300       703       708      1726      1723      1555      1559       778       773      1186      1165      1093      1104       799       792
dram[8]:       1285      1194       733       740      1714      1716      1521      1530       763       764      1152      1150      1140      1140       754       755
dram[9]:       1197      1206       733       745      1716      1724      1444      1364       794       796      1157      1155      1146      1141       786       787
dram[10]:       1201      1199       735       692      1655      1658      1353      1357       787       786      1263      1268      1138      1144       783       785
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585181 n_act=4077 n_pre=4061 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.09838
n_activity=341713 dram_eff=0.7852
bk0: 5360a 2638210i bk1: 5356a 2636588i bk2: 5216a 2640335i bk3: 5216a 2637492i bk4: 5120a 2641026i bk5: 5120a 2639859i bk6: 5120a 2642294i bk7: 5120a 2640883i bk8: 5120a 2641577i bk9: 5120a 2639603i bk10: 5096a 2638826i bk11: 5096a 2637414i bk12: 5048a 2641741i bk13: 5044a 2640955i bk14: 5316a 2639160i bk15: 5316a 2636824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585383 n_act=4038 n_pre=4022 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.09829
n_activity=341915 dram_eff=0.784
bk0: 5352a 2638931i bk1: 5356a 2636002i bk2: 5220a 2641179i bk3: 5216a 2638903i bk4: 5120a 2641608i bk5: 5120a 2638403i bk6: 5120a 2642358i bk7: 5120a 2639971i bk8: 5120a 2643483i bk9: 5124a 2639965i bk10: 5088a 2639659i bk11: 5084a 2638216i bk12: 5040a 2642923i bk13: 5040a 2640301i bk14: 5316a 2637274i bk15: 5316a 2634945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585319 n_act=4044 n_pre=4028 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.09833
n_activity=342021 dram_eff=0.7841
bk0: 5356a 2637653i bk1: 5356a 2634948i bk2: 5220a 2640582i bk3: 5216a 2638963i bk4: 5120a 2642051i bk5: 5120a 2639584i bk6: 5120a 2643138i bk7: 5120a 2639997i bk8: 5120a 2641342i bk9: 5120a 2639546i bk10: 5088a 2639783i bk11: 5084a 2638477i bk12: 5044a 2641995i bk13: 5040a 2640597i bk14: 5316a 2638696i bk15: 5316a 2637408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585377 n_act=4046 n_pre=4030 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.09828
n_activity=341872 dram_eff=0.7841
bk0: 5360a 2638624i bk1: 5356a 2636671i bk2: 5208a 2640462i bk3: 5204a 2638046i bk4: 5120a 2641344i bk5: 5120a 2639330i bk6: 5120a 2642177i bk7: 5120a 2640510i bk8: 5120a 2642846i bk9: 5120a 2640943i bk10: 5084a 2640170i bk11: 5084a 2638029i bk12: 5040a 2643136i bk13: 5040a 2641128i bk14: 5316a 2637911i bk15: 5320a 2635212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585329 n_act=4056 n_pre=4040 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.0983
n_activity=341924 dram_eff=0.7841
bk0: 5356a 2637999i bk1: 5356a 2636747i bk2: 5204a 2639665i bk3: 5204a 2638585i bk4: 5120a 2642000i bk5: 5120a 2638280i bk6: 5120a 2642129i bk7: 5120a 2639347i bk8: 5120a 2642273i bk9: 5120a 2640430i bk10: 5084a 2639034i bk11: 5084a 2638308i bk12: 5040a 2642683i bk13: 5040a 2640495i bk14: 5332a 2638781i bk15: 5332a 2635813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585289 n_act=4053 n_pre=4037 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.09833
n_activity=342206 dram_eff=0.7838
bk0: 5356a 2637393i bk1: 5356a 2635267i bk2: 5208a 2640593i bk3: 5208a 2638574i bk4: 5124a 2641365i bk5: 5120a 2639186i bk6: 5120a 2641622i bk7: 5120a 2640264i bk8: 5120a 2642615i bk9: 5120a 2639571i bk10: 5088a 2640932i bk11: 5084a 2637558i bk12: 5040a 2641676i bk13: 5040a 2639285i bk14: 5336a 2637384i bk15: 5336a 2636473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585178 n_act=4097 n_pre=4081 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.09835
n_activity=342009 dram_eff=0.7843
bk0: 5352a 2638268i bk1: 5356a 2635750i bk2: 5204a 2639846i bk3: 5204a 2638209i bk4: 5124a 2642061i bk5: 5120a 2639132i bk6: 5120a 2642479i bk7: 5124a 2640616i bk8: 5120a 2642135i bk9: 5120a 2639123i bk10: 5088a 2639972i bk11: 5084a 2637632i bk12: 5040a 2642669i bk13: 5040a 2639799i bk14: 5340a 2637245i bk15: 5336a 2635071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585237 n_act=4082 n_pre=4066 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.09833
n_activity=342203 dram_eff=0.7837
bk0: 5356a 2637543i bk1: 5356a 2636879i bk2: 5208a 2640647i bk3: 5212a 2637774i bk4: 5120a 2642363i bk5: 5120a 2640055i bk6: 5120a 2640495i bk7: 5124a 2639910i bk8: 5120a 2641866i bk9: 5120a 2640326i bk10: 5084a 2638973i bk11: 5084a 2637468i bk12: 5044a 2641258i bk13: 5040a 2640055i bk14: 5332a 2637650i bk15: 5332a 2635305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585175 n_act=4085 n_pre=4069 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.09837
n_activity=341461 dram_eff=0.7858
bk0: 5356a 2636260i bk1: 5352a 2635389i bk2: 5204a 2641100i bk3: 5208a 2638757i bk4: 5120a 2641733i bk5: 5120a 2638925i bk6: 5120a 2642137i bk7: 5120a 2639780i bk8: 5120a 2642525i bk9: 5120a 2640430i bk10: 5084a 2638526i bk11: 5084a 2637888i bk12: 5056a 2641643i bk13: 5056a 2639942i bk14: 5328a 2638010i bk15: 5328a 2635294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585227 n_act=4070 n_pre=4054 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.09835
n_activity=341533 dram_eff=0.7855
bk0: 5352a 2636020i bk1: 5352a 2634743i bk2: 5204a 2639207i bk3: 5204a 2638531i bk4: 5120a 2642198i bk5: 5120a 2639924i bk6: 5120a 2642358i bk7: 5120a 2641155i bk8: 5120a 2641289i bk9: 5120a 2639782i bk10: 5084a 2638707i bk11: 5084a 2637391i bk12: 5056a 2642548i bk13: 5064a 2641078i bk14: 5328a 2638287i bk15: 5328a 2635849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585109 n_act=4140 n_pre=4124 n_req=43868 n_rd=82780 n_write=51328 bw_util=0.09834
n_activity=341534 dram_eff=0.7853
bk0: 5356a 2637092i bk1: 5352a 2636836i bk2: 5204a 2641365i bk3: 5204a 2638857i bk4: 5124a 2643419i bk5: 5120a 2641181i bk6: 5120a 2640562i bk7: 5120a 2638924i bk8: 5120a 2641528i bk9: 5120a 2639637i bk10: 5084a 2639972i bk11: 5084a 2637075i bk12: 5056a 2642741i bk13: 5056a 2640910i bk14: 5332a 2638612i bk15: 5328a 2635937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18691, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18664, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18658, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18653, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18656, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18651, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18670, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18695, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18679, Reservation_fails = 173
L2_cache_bank[12]: Access = 35745, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18625, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18681, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18676, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18648, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18678, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18680, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18673, Reservation_fails = 137
L2_total_cache_accesses = 786769
L2_total_cache_misses = 227607
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 410641
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=1508617
icnt_total_pkts_simt_to_mem=1376629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73545
	minimum = 6
	maximum = 32
Network latency average = 8.67492
	minimum = 6
	maximum = 32
Slowest packet = 1442601
Flit latency average = 8.76849
	minimum = 6
	maximum = 32
Slowest flit = 2688697
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Accepted packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Injected flit rate average = 0.0161106
	minimum = 0.00957406 (at node 1)
	maximum = 0.0244611 (at node 47)
Accepted flit rate average= 0.0161106
	minimum = 0.0121814 (at node 33)
	maximum = 0.0192873 (at node 22)
Injected packet length average = 1.50015
Accepted packet length average = 1.50015
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.617 (6 samples)
	minimum = 6 (6 samples)
	maximum = 188.167 (6 samples)
Network latency average = 10.9916 (6 samples)
	minimum = 6 (6 samples)
	maximum = 178.667 (6 samples)
Flit latency average = 11.3637 (6 samples)
	minimum = 6 (6 samples)
	maximum = 177.667 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Accepted packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Injected flit rate average = 0.0758073 (6 samples)
	minimum = 0.0542224 (6 samples)
	maximum = 0.103159 (6 samples)
Accepted flit rate average = 0.0758073 (6 samples)
	minimum = 0.0690253 (6 samples)
	maximum = 0.0816992 (6 samples)
Injected packet size average = 1.90049 (6 samples)
Accepted packet size average = 1.90049 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 39 sec (1659 sec)
gpgpu_simulation_rate = 82167 (inst/sec)
gpgpu_simulation_rate = 1762 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41941
gpu_sim_insn = 23068712
gpu_ipc =     550.0277
gpu_tot_sim_cycle = 3187429
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      50.0039
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41554
partiton_reqs_in_parallel = 922648
partiton_reqs_in_parallel_total    = 31971900
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      10.3201
partiton_reqs_in_parallel_util = 922648
partiton_reqs_in_parallel_util_total    = 31971900
gpu_sim_cycle_parition_util = 41941
gpu_tot_sim_cycle_parition_util    = 1468158
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7830
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786769
L2_BW  =     444.3578 GB/Sec
L2_BW_total  =      29.2430 GB/Sec
gpu_total_sim_rate=85598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13712, 13369, 13450, 13381, 13592, 13442, 13584, 13261, 13386, 13309, 13439, 13232, 13444, 13231, 13380, 13170, 13475, 13171, 13371, 13033, 13461, 13212, 13398, 13092, 13259, 13075, 13378, 13016, 13303, 13013, 13276, 12979, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:793953	W0_Idle:69601819	W0_Scoreboard:5147973	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3187428 
mrq_lat_table:139078 	8027 	12534 	24993 	47133 	72427 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519514 	313445 	132142 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	736019 	78240 	11093 	4907 	87655 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	407320 	173022 	9556 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	415 	38 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.482972 10.777070  9.149585  9.494253  9.463343  9.746223 10.918919 11.290210  9.126050  9.565983  9.027700  9.335243 10.296774 10.701343  8.755208  9.135870 
dram[1]: 10.652997 10.858974  8.813334  9.467049  9.593472 10.037267 10.782609 11.250871  9.232295  9.452174  8.972376  9.433140 10.350649 10.770270  8.457287  8.968000 
dram[2]: 10.605016 10.556250  8.935135  9.632653  9.497059  9.799392 10.875421 10.872054  9.320000  9.473837  9.067039  9.198300  9.903727 10.697987  8.696891  9.037635 
dram[3]: 10.482972 10.801917  8.839142  9.150000  9.578635  9.959877 10.868687 10.835570  9.027700  9.554253  9.132395  9.780121 10.283871 10.734007  8.824147  8.852632 
dram[4]: 10.605016 11.370370  8.849463  9.127424  9.817629  9.820668 10.250793 10.734220  9.111732  9.452174  9.103932  9.436047 10.152866 10.591362  8.641026  8.912699 
dram[5]: 10.467492 11.049020  8.686016  9.201118  9.528024 10.084375 10.727574 11.179931  9.279202  9.538012  9.143661  9.547059 10.421569 10.521452  8.618926  8.845144 
dram[6]: 10.779552 11.062092  8.881402  9.328612  9.632835  9.844512 10.495114 10.845637  9.160112  9.610620  8.874317  9.494152 10.217949 10.626667  8.512627  8.641026 
dram[7]: 10.715190 11.205298  8.650919  8.978202  9.649700  9.993808 10.682119 11.051370  9.027700  9.473837  9.058660  9.172317 10.323625 10.734007  8.638461  8.834645 
dram[8]: 10.226586 10.578125  9.027397  9.606414  9.802432 10.490260 10.075000 10.822147  9.086592  9.501458  9.152542  9.529411 10.262820 10.596026  8.569975  8.725389 
dram[9]: 10.551402 11.125000  8.810161  9.307910  9.755287 10.128527 10.986395 11.348592  8.850948  9.275568  9.163842  9.224432 10.289389 10.266026  8.793734  8.788511 
dram[10]: 10.180723 11.249169  9.002732  9.276056  9.575667  9.841463 10.115988 10.688742  8.721925  8.939726  9.117977  9.198300 10.031348 10.702341  8.486146  8.933687 
average row locality = 576419/59422 = 9.700431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293146
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1579      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283273
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1132       666       678      1464      1475      1245      1263       731       744      1135      1134      1053      1058       726       740
dram[1]:       1145      1156       674       681      1471      1462      1255      1257       737       728      1164      1160      1041      1048       734       741
dram[2]:       1142      1153       668       674      1427      1435      1328      1332       724       731      1142      1147      1154      1160       733       736
dram[3]:       1144      1146       666       687      1415      1419      1330      1293       734       738      1145      1152      1146      1154       733       743
dram[4]:       1147      1151       678       674      1523      1523      1292      1296       735       728      1150      1143      1110       999       754       750
dram[5]:       1143      1148       668       678      1520      1524      1290      1294       733       737      1073      1074       993       997       749       755
dram[6]:       1141      1146       671       677      1532      1530      1291      1298       729       732      1065      1069       987       994       746       753
dram[7]:       1166      1166       671       676      1531      1531      1388      1393       733       730      1073      1057       990      1001       749       744
dram[8]:       1154      1079       695       704      1520      1523      1359      1369       719       724      1043      1044      1029      1031       713       713
dram[9]:       1080      1089       696       707      1522      1531      1295      1229       747       750      1049      1047      1033      1032       738       740
dram[10]:       1083      1083       697       661      1473      1476      1218      1223       741       742      1136      1141      1027      1033       734       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626246 n_act=5369 n_pre=5353 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.12
n_activity=417553 dram_eff=0.8066
bk0: 6896a 2698833i bk1: 6892a 2696546i bk2: 6720a 2701405i bk3: 6720a 2697576i bk4: 6592a 2702607i bk5: 6592a 2699589i bk6: 6592a 2704225i bk7: 6592a 2702397i bk8: 6592a 2704426i bk9: 6592a 2702383i bk10: 6568a 2699394i bk11: 6568a 2697143i bk12: 6520a 2701637i bk13: 6516a 2699919i bk14: 6832a 2699131i bk15: 6832a 2696849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626336 n_act=5379 n_pre=5363 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.12
n_activity=417648 dram_eff=0.8058
bk0: 6888a 2699480i bk1: 6892a 2695244i bk2: 6724a 2700835i bk3: 6720a 2698644i bk4: 6596a 2703203i bk5: 6592a 2699219i bk6: 6592a 2704426i bk7: 6592a 2701680i bk8: 6592a 2706982i bk9: 6596a 2702111i bk10: 6560a 2698340i bk11: 6556a 2697416i bk12: 6512a 2703381i bk13: 6512a 2699948i bk14: 6836a 2695817i bk15: 6832a 2693911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626271 n_act=5398 n_pre=5382 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.12
n_activity=417823 dram_eff=0.8056
bk0: 6892a 2698550i bk1: 6892a 2694735i bk2: 6724a 2700126i bk3: 6720a 2698633i bk4: 6592a 2703650i bk5: 6592a 2700042i bk6: 6592a 2706150i bk7: 6596a 2701567i bk8: 6592a 2703783i bk9: 6592a 2701215i bk10: 6560a 2699412i bk11: 6556a 2698285i bk12: 6516a 2701631i bk13: 6512a 2699983i bk14: 6832a 2698598i bk15: 6832a 2697140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626373 n_act=5382 n_pre=5366 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1199
n_activity=417648 dram_eff=0.8056
bk0: 6896a 2699067i bk1: 6892a 2697286i bk2: 6708a 2701611i bk3: 6704a 2698308i bk4: 6592a 2703208i bk5: 6592a 2699976i bk6: 6592a 2704714i bk7: 6592a 2701084i bk8: 6592a 2705390i bk9: 6592a 2703014i bk10: 6556a 2699588i bk11: 6556a 2697708i bk12: 6512a 2703930i bk13: 6512a 2700800i bk14: 6832a 2697977i bk15: 6840a 2693845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626279 n_act=5409 n_pre=5393 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.12
n_activity=417870 dram_eff=0.8054
bk0: 6892a 2698137i bk1: 6892a 2697297i bk2: 6704a 2700271i bk3: 6704a 2698269i bk4: 6592a 2703499i bk5: 6592a 2698763i bk6: 6592a 2704911i bk7: 6592a 2701418i bk8: 6592a 2704221i bk9: 6592a 2702116i bk10: 6560a 2699389i bk11: 6556a 2698358i bk12: 6512a 2703360i bk13: 6512a 2700060i bk14: 6852a 2698669i bk15: 6852a 2696024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626312 n_act=5384 n_pre=5368 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.12
n_activity=418050 dram_eff=0.8051
bk0: 6892a 2697790i bk1: 6892a 2695319i bk2: 6708a 2701847i bk3: 6704a 2698692i bk4: 6592a 2703272i bk5: 6592a 2699980i bk6: 6592a 2704294i bk7: 6592a 2701814i bk8: 6592a 2704604i bk9: 6592a 2701658i bk10: 6560a 2700632i bk11: 6556a 2697418i bk12: 6512a 2701867i bk13: 6512a 2698527i bk14: 6856a 2697787i bk15: 6856a 2695794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61197
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5412 n_pre=5396 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.12
n_activity=417870 dram_eff=0.8056
bk0: 6888a 2699404i bk1: 6892a 2695828i bk2: 6704a 2700139i bk3: 6704a 2698408i bk4: 6596a 2703632i bk5: 6592a 2699144i bk6: 6592a 2704442i bk7: 6596a 2701434i bk8: 6592a 2704192i bk9: 6592a 2701573i bk10: 6560a 2700135i bk11: 6556a 2696971i bk12: 6512a 2703427i bk13: 6512a 2699606i bk14: 6860a 2697857i bk15: 6856a 2693798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626252 n_act=5411 n_pre=5395 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.12
n_activity=418084 dram_eff=0.8051
bk0: 6892a 2698311i bk1: 6892a 2696931i bk2: 6708a 2700943i bk3: 6712a 2697190i bk4: 6592a 2704598i bk5: 6592a 2701268i bk6: 6592a 2702591i bk7: 6596a 2700651i bk8: 6592a 2703739i bk9: 6592a 2702196i bk10: 6556a 2698379i bk11: 6556a 2697159i bk12: 6516a 2701488i bk13: 6512a 2699397i bk14: 6852a 2698134i bk15: 6852a 2694990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626214 n_act=5402 n_pre=5386 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.12
n_activity=417302 dram_eff=0.8069
bk0: 6892a 2696963i bk1: 6888a 2695523i bk2: 6704a 2702065i bk3: 6708a 2699063i bk4: 6592a 2703726i bk5: 6592a 2700246i bk6: 6592a 2704417i bk7: 6592a 2701088i bk8: 6592a 2705094i bk9: 6592a 2702341i bk10: 6556a 2698600i bk11: 6556a 2697788i bk12: 6528a 2701452i bk13: 6528a 2698845i bk14: 6848a 2698226i bk15: 6848a 2695398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5397 n_pre=5381 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.12
n_activity=417365 dram_eff=0.8068
bk0: 6888a 2696251i bk1: 6888a 2695141i bk2: 6704a 2699461i bk3: 6704a 2697730i bk4: 6592a 2704202i bk5: 6592a 2700402i bk6: 6592a 2704699i bk7: 6592a 2702971i bk8: 6592a 2703776i bk9: 6592a 2701767i bk10: 6556a 2699047i bk11: 6560a 2696381i bk12: 6528a 2702584i bk13: 6536a 2700086i bk14: 6848a 2698141i bk15: 6848a 2695060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626102 n_act=5480 n_pre=5464 n_req=52419 n_rd=106608 n_write=61704 bw_util=0.12
n_activity=417391 dram_eff=0.8065
bk0: 6892a 2698616i bk1: 6888a 2697547i bk2: 6704a 2702485i bk3: 6704a 2699548i bk4: 6592a 2705363i bk5: 6592a 2701874i bk6: 6592a 2702061i bk7: 6592a 2700103i bk8: 6592a 2704166i bk9: 6592a 2701606i bk10: 6556a 2700255i bk11: 6556a 2696777i bk12: 6528a 2703393i bk13: 6528a 2700669i bk14: 6852a 2698752i bk15: 6848a 2696166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21669, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21642, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21637, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21635, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21629, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21674, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 173
L2_cache_bank[12]: Access = 44681, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21604, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21659, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21650, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21655, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21627, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13327, Miss_rate = 0.298, Pending_hits = 21658, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21652, Reservation_fails = 137
L2_total_cache_accesses = 983393
L2_total_cache_misses = 293146
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 476170
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1967385
icnt_total_pkts_simt_to_mem=1704341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6685
	minimum = 6
	maximum = 66
Network latency average = 9.94326
	minimum = 6
	maximum = 66
Slowest packet = 1714384
Flit latency average = 9.06754
	minimum = 6
	maximum = 66
Slowest flit = 3166168
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Accepted packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Injected flit rate average = 0.187525
	minimum = 0.139127 (at node 25)
	maximum = 0.248653 (at node 29)
Accepted flit rate average= 0.187525
	minimum = 0.177515 (at node 34)
	maximum = 0.195863 (at node 5)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3387 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.714 (7 samples)
Network latency average = 10.8419 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.571 (7 samples)
Flit latency average = 11.0357 (7 samples)
	minimum = 6 (7 samples)
	maximum = 161.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Accepted packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Injected flit rate average = 0.0917669 (7 samples)
	minimum = 0.0663517 (7 samples)
	maximum = 0.123944 (7 samples)
Accepted flit rate average = 0.0917669 (7 samples)
	minimum = 0.0845239 (7 samples)
	maximum = 0.0980083 (7 samples)
Injected packet size average = 1.92849 (7 samples)
Accepted packet size average = 1.92849 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 2 sec (1862 sec)
gpgpu_simulation_rate = 85598 (inst/sec)
gpgpu_simulation_rate = 1711 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 283060
gpu_sim_insn = 20971928
gpu_ipc =      74.0900
gpu_tot_sim_cycle = 3692639
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      48.8420
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41642
partiton_reqs_in_parallel = 6227320
partiton_reqs_in_parallel_total    = 32894548
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5946
partiton_reqs_in_parallel_util = 6227320
partiton_reqs_in_parallel_util_total    = 32894548
gpu_sim_cycle_parition_util = 283060
gpu_tot_sim_cycle_parition_util    = 1510099
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8173
partiton_replys_in_parallel = 65645
partiton_replys_in_parallel_total    = 983393
L2_BW  =      21.9815 GB/Sec
L2_BW_total  =      26.9271 GB/Sec
gpu_total_sim_rate=84993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15506, 15140, 15221, 15218, 15363, 15213, 15332, 15009, 15134, 15034, 15187, 14934, 15192, 14887, 15148, 14826, 15200, 14781, 15073, 14620, 15163, 14799, 15077, 14679, 14915, 14662, 15011, 14603, 14936, 14600, 14909, 14566, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:939163	W0_Idle:83125864	W0_Scoreboard:5758503	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 579 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3664223 
mrq_lat_table:149250 	8185 	12604 	25087 	49107 	72438 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577723 	320844 	132142 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	800044 	79816 	11098 	4907 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	458256 	187713 	9561 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	500 	44 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.298508 10.448484  8.587787  8.837696  8.657068  8.913747 11.003323 11.371134  8.386934  8.797368  8.286070  8.644156  9.960123 10.331210  8.196173  8.522388 
dram[1]: 10.458966 10.624616  8.256723  8.814621  8.782494  9.123967 10.797385 11.332191  8.474619  8.746074  8.334171  8.721052  9.978461 10.394231  7.926097  8.378973 
dram[2]: 10.351352 10.305389  8.361386  9.029411  8.685040  8.929729 10.960265 10.956954  8.591260  8.718016  8.413706  8.461735  9.597633 10.328026  8.145238  8.438424 
dram[3]: 10.237389 10.535169  8.199513  8.459799  8.728232  9.060274 10.953643 10.888158  8.305970  8.738220  8.552972  9.107142  9.947853 10.361022  8.255422  8.262650 
dram[4]: 10.351352 11.135922  8.167476  8.422500  8.994565  8.948648 10.276398 10.820261  8.375940  8.655440  8.569948  8.816489  9.741742 10.230284  8.065727  8.332524 
dram[5]: 10.228487 10.833333  8.031026  8.502525  8.710526  9.160665 10.813725 11.151515  8.556410  8.771653  8.565891  8.908602 10.018518 10.166144  8.080000  8.222488 
dram[6]: 10.513762 10.778125  8.257353  8.608696  8.774536  9.021798 10.515924 10.859016  8.458228  8.830688  8.331658  8.863636  9.833333 10.262658  7.974478  8.070422 
dram[7]: 10.454545 10.917722  8.040573  8.316050  8.808000  9.087913 10.768729 11.026667  8.305970  8.627907  8.489743  8.588083  9.984615 10.361022  8.096698  8.247596 
dram[8]: 10.000000 10.360360  8.357320  8.865789  9.005449  9.517241 10.166154 10.907591  8.335000  8.786842  8.569948  8.844920  9.872727 10.178125  8.037471  8.137441 
dram[9]: 10.363363 10.905064  8.157385  8.591837  8.991848  9.300562 10.859016 11.350515  8.143553  8.468354  8.625000  8.632812  9.896657  9.848943  8.220096  8.210526 
dram[10]:  9.927954 10.952381  8.295567  8.564885  8.842246  9.063014 10.116208 10.775245  7.995215  8.193627  8.565891  8.610390  9.661721 10.271294  7.935335  8.350365 
average row locality = 588898/64308 = 9.157461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1697      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301379
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1611      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287519
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1126      1137       678       690      1457      1467      1242      1260       740       753      1137      1136      1057      1062       738       753
dram[1]:       1150      1165       686       693      1463      1454      1252      1254       747       738      1165      1162      1046      1053       746       754
dram[2]:       1147      1158       680       686      1420      1428      1323      1327       734       740      1144      1149      1156      1163       745       749
dram[3]:       1149      1151       678       698      1408      1412      1325      1289       743       747      1147      1154      1149      1157       746       755
dram[4]:       1152      1156       690       686      1514      1514      1287      1292       745       738      1152      1151      1114      1004       772       763
dram[5]:       1150      1152       681       690      1511      1515      1285      1296       742       747      1081      1078       998      1003       761       766
dram[6]:       1146      1151       687       689      1532      1523      1287      1294       739       742      1069      1073       995       999       758       766
dram[7]:       1170      1172       683       688      1522      1522      1382      1386       743       740      1076      1061       996      1007       762       757
dram[8]:       1158      1088       706       718      1510      1522      1353      1364       732       734      1048      1048      1034      1036       725       731
dram[9]:       1086      1094       710       718      1513      1522      1293      1226       756       759      1053      1051      1038      1037       753       756
dram[10]:       1091      1089       708       674      1465      1468      1215      1220       751       751      1140      1143      1032      1039       749       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146426 n_act=5811 n_pre=5795 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1038
n_activity=439438 dram_eff=0.787
bk0: 7088a 3223353i bk1: 7084a 3220920i bk2: 6912a 3225440i bk3: 6912a 3221538i bk4: 6784a 3226228i bk5: 6788a 3223211i bk6: 6784a 3228438i bk7: 6784a 3226495i bk8: 6784a 3228135i bk9: 6788a 3226032i bk10: 6756a 3223104i bk11: 6752a 3221033i bk12: 6676a 3226114i bk13: 6672a 3224399i bk14: 7024a 3223277i bk15: 7024a 3220863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146544 n_act=5817 n_pre=5801 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1038
n_activity=439354 dram_eff=0.7866
bk0: 7080a 3223953i bk1: 7088a 3219609i bk2: 6916a 3224841i bk3: 6912a 3222538i bk4: 6784a 3226847i bk5: 6784a 3222771i bk6: 6784a 3228596i bk7: 6784a 3225911i bk8: 6784a 3230647i bk9: 6788a 3225776i bk10: 6740a 3222192i bk11: 6736a 3221304i bk12: 6668a 3227873i bk13: 6668a 3224460i bk14: 7032a 3219995i bk15: 7024a 3217936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146475 n_act=5836 n_pre=5820 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1038
n_activity=439334 dram_eff=0.7868
bk0: 7084a 3223092i bk1: 7084a 3219137i bk2: 6916a 3224135i bk3: 6916a 3222657i bk4: 6784a 3227249i bk5: 6784a 3223564i bk6: 6784a 3230348i bk7: 6788a 3225722i bk8: 6784a 3227434i bk9: 6784a 3224734i bk10: 6740a 3223302i bk11: 6740a 3222157i bk12: 6672a 3226194i bk13: 6668a 3224538i bk14: 7024a 3222710i bk15: 7024a 3221172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146563 n_act=5827 n_pre=5811 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1037
n_activity=439248 dram_eff=0.7866
bk0: 7088a 3223515i bk1: 7084a 3221694i bk2: 6900a 3225502i bk3: 6896a 3222187i bk4: 6784a 3226804i bk5: 6784a 3223604i bk6: 6784a 3228884i bk7: 6788a 3225194i bk8: 6784a 3229079i bk9: 6784a 3226675i bk10: 6736a 3223566i bk11: 6736a 3221660i bk12: 6668a 3228465i bk13: 6668a 3225306i bk14: 7024a 3222158i bk15: 7032a 3217890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146459 n_act=5855 n_pre=5839 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1038
n_activity=439711 dram_eff=0.786
bk0: 7084a 3222546i bk1: 7084a 3221761i bk2: 6896a 3224174i bk3: 6900a 3221999i bk4: 6784a 3227133i bk5: 6784a 3222303i bk6: 6784a 3229082i bk7: 6784a 3225591i bk8: 6784a 3227883i bk9: 6784a 3225666i bk10: 6736a 3223483i bk11: 6740a 3222332i bk12: 6672a 3227825i bk13: 6668a 3224557i bk14: 7048a 3222773i bk15: 7044a 3220048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146472 n_act=5830 n_pre=5814 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1038
n_activity=439605 dram_eff=0.7864
bk0: 7088a 3222303i bk1: 7084a 3219886i bk2: 6900a 3225687i bk3: 6896a 3222533i bk4: 6784a 3226819i bk5: 6784a 3223492i bk6: 6784a 3228466i bk7: 6788a 3225825i bk8: 6784a 3228304i bk9: 6784a 3225175i bk10: 6744a 3224642i bk11: 6736a 3221392i bk12: 6672a 3226383i bk13: 6668a 3223046i bk14: 7048a 3221957i bk15: 7052a 3219785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146375 n_act=5857 n_pre=5841 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1038
n_activity=439886 dram_eff=0.786
bk0: 7080a 3223837i bk1: 7084a 3220285i bk2: 6900a 3224081i bk3: 6896a 3222333i bk4: 6792a 3227196i bk5: 6792a 3222716i bk6: 6784a 3228566i bk7: 6788a 3225460i bk8: 6784a 3227892i bk9: 6784a 3225133i bk10: 6740a 3224092i bk11: 6736a 3220871i bk12: 6672a 3227849i bk13: 6668a 3224153i bk14: 7056a 3222001i bk15: 7056a 3217764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146428 n_act=5859 n_pre=5843 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1038
n_activity=439858 dram_eff=0.7858
bk0: 7084a 3222792i bk1: 7088a 3221285i bk2: 6900a 3224838i bk3: 6904a 3220967i bk4: 6784a 3228237i bk5: 6784a 3224841i bk6: 6784a 3226831i bk7: 6792a 3224783i bk8: 6784a 3227416i bk9: 6784a 3225702i bk10: 6736a 3222384i bk11: 6736a 3221187i bk12: 6672a 3225980i bk13: 6668a 3223928i bk14: 7044a 3222256i bk15: 7044a 3219043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146380 n_act=5843 n_pre=5827 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1038
n_activity=439222 dram_eff=0.7873
bk0: 7084a 3221423i bk1: 7084a 3220039i bk2: 6896a 3225956i bk3: 6904a 3222922i bk4: 6784a 3227416i bk5: 6788a 3223799i bk6: 6784a 3228557i bk7: 6784a 3225202i bk8: 6788a 3228750i bk9: 6784a 3225925i bk10: 6736a 3222539i bk11: 6736a 3221766i bk12: 6688a 3225879i bk13: 6688a 3223327i bk14: 7040a 3222371i bk15: 7044a 3219432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146367 n_act=5844 n_pre=5828 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1038
n_activity=439517 dram_eff=0.7869
bk0: 7080a 3220813i bk1: 7080a 3219618i bk2: 6900a 3223324i bk3: 6896a 3221583i bk4: 6784a 3227886i bk5: 6784a 3224043i bk6: 6792a 3228809i bk7: 6784a 3227142i bk8: 6788a 3227417i bk9: 6784a 3225304i bk10: 6736a 3223126i bk11: 6740a 3220372i bk12: 6688a 3227085i bk13: 6700a 3224515i bk14: 7044a 3222174i bk15: 7044a 3218967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146258 n_act=5930 n_pre=5914 n_req=53555 n_rd=109608 n_write=63248 bw_util=0.1038
n_activity=439352 dram_eff=0.7869
bk0: 7088a 3223023i bk1: 7080a 3221976i bk2: 6896a 3226369i bk3: 6896a 3223420i bk4: 6784a 3229008i bk5: 6784a 3225508i bk6: 6788a 3226193i bk7: 6784a 3224225i bk8: 6784a 3227766i bk9: 6784a 3225180i bk10: 6740a 3224260i bk11: 6736a 3220752i bk12: 6688a 3227899i bk13: 6688a 3225032i bk14: 7048a 3222870i bk15: 7040a 3220170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24279, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24246, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24221, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24242, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24239, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24233, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24226, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24245, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24276, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24251, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24261, Reservation_fails = 173
L2_cache_bank[12]: Access = 47668, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24264, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24255, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24236, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24259, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13704, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 137
L2_total_cache_accesses = 1049038
L2_total_cache_misses = 301379
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 533440
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 412128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2098682
icnt_total_pkts_simt_to_mem=1770010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88943
	minimum = 6
	maximum = 32
Network latency average = 8.8021
	minimum = 6
	maximum = 32
Slowest packet = 1966946
Flit latency average = 8.86975
	minimum = 6
	maximum = 32
Slowest flit = 3671886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Accepted packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Injected flit rate average = 0.00695848
	minimum = 0.00412282 (at node 4)
	maximum = 0.0105791 (at node 40)
Accepted flit rate average= 0.00695848
	minimum = 0.00525685 (at node 32)
	maximum = 0.00837811 (at node 0)
Injected packet length average = 1.50024
Accepted packet length average = 1.50024
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9075 (8 samples)
	minimum = 6 (8 samples)
	maximum = 153.375 (8 samples)
Network latency average = 10.5869 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.25 (8 samples)
Flit latency average = 10.765 (8 samples)
	minimum = 6 (8 samples)
	maximum = 145.5 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Accepted packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Injected flit rate average = 0.0811659 (8 samples)
	minimum = 0.0585731 (8 samples)
	maximum = 0.109774 (8 samples)
Accepted flit rate average = 0.0811659 (8 samples)
	minimum = 0.0746155 (8 samples)
	maximum = 0.0868045 (8 samples)
Injected packet size average = 1.92261 (8 samples)
Accepted packet size average = 1.92261 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 22 sec (2122 sec)
gpgpu_simulation_rate = 84993 (inst/sec)
gpgpu_simulation_rate = 1740 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41989
gpu_sim_insn = 23068752
gpu_ipc =     549.3999
gpu_tot_sim_cycle = 3956778
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      51.4117
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55123
partiton_reqs_in_parallel = 923719
partiton_reqs_in_parallel_total    = 39121868
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.1208
partiton_reqs_in_parallel_util = 923719
partiton_reqs_in_parallel_util_total    = 39121868
gpu_sim_cycle_parition_util = 41989
gpu_tot_sim_cycle_parition_util    = 1793159
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.8214
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049038
L2_BW  =     443.8859 GB/Sec
L2_BW_total  =      29.8400 GB/Sec
gpu_total_sim_rate=87607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268729
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17504, 17138, 17246, 17189, 17361, 17184, 17303, 16980, 17132, 17059, 17185, 16878, 17190, 16831, 17146, 16770, 17144, 16779, 17044, 16591, 17188, 16770, 17048, 16596, 16913, 16633, 16982, 16520, 16934, 16571, 16907, 16537, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:989739	W0_Idle:83134404	W0_Scoreboard:6804774	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 526 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3956777 
mrq_lat_table:177276 	9895 	15564 	30392 	58592 	88189 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	683866 	410848 	132635 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	971763 	103625 	12195 	4922 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	540570 	233241 	12789 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	571 	57 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.593302  9.920792  8.201258  8.401287  8.344978  8.681818  9.780051  9.929871  8.212766  8.567628  7.716567  8.050000  9.314496  9.788114  7.745136  7.918489 
dram[1]:  9.687652  9.908642  7.889113  8.343284  8.554810  8.752860  9.540000 10.108465  8.267666  8.490109  7.863266  8.090336  9.350617  9.660714  7.454206  7.966000 
dram[2]:  9.632212  9.666667  7.955285  8.504348  8.472283  8.712329  9.700507  9.774936  8.363636  8.542035  7.843177  7.962810  9.062201  9.663265  7.705426  7.962000 
dram[3]:  9.502370  9.864532  7.790419  8.057851  8.488889  8.799540  9.769821  9.847939  8.043750  8.520971  8.064989  8.579064  9.304668  9.685422  7.730097  7.827112 
dram[4]:  9.655421 10.338501  7.843059  8.080746  8.627540  8.671202  9.185096  9.752551  8.136842  8.471491  8.062893  8.355748  9.021428  9.563131  7.587452  7.791016 
dram[5]:  9.515439 10.116161  7.718812  8.158996  8.455752  8.964788  9.624685  9.855670  8.245727  8.511013  8.025000  8.408297  9.241464  9.611675  7.571157  7.687861 
dram[6]:  9.680387  9.874384  7.851107  8.191176  8.470066  8.726027  9.511222  9.906735  8.167019  8.411765  7.847250  8.283871  9.171913  9.660714  7.489681  7.649426 
dram[7]:  9.685990 10.072865  7.835341  7.997951  8.515625  8.925234  9.406404  9.792308  8.094339  8.339093  7.950413  8.025000  9.264059  9.685422  7.487805  7.769980 
dram[8]:  9.366822  9.735436  7.896761  8.464209  8.734553  9.148325  9.195181  9.762148  8.016632  8.469298  7.883197  8.340564  9.228155  9.500000  7.553030  7.671154 
dram[9]:  9.572792 10.118687  7.696252  8.146138  8.703873  9.016509  9.639798 10.039474  7.838057  8.199153  8.103158  8.180467  9.359606  9.305623  7.730620  7.802348 
dram[10]:  9.401408 10.203563  7.914807  8.278131  8.543624  8.761468  9.028369  9.744898  7.776660  8.070981  7.991701  8.092437  9.156627  9.718670  7.485929  7.928430 
average row locality = 683001/79105 = 8.634107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2057      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2064      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1755      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316085
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1050       654       664      1328      1339      1143      1159       708       720      1049      1049       975       981       704       718
dram[1]:       1059      1073       660       668      1334      1328      1151      1155       713       707      1072      1071       965       973       710       719
dram[2]:       1055      1066       655       663      1297      1305      1213      1218       702       708      1053      1058      1061      1067       709       714
dram[3]:       1058      1060       654       673      1287      1292      1215      1185       711       715      1056      1063      1054      1062       711       721
dram[4]:       1060      1065       664       662      1379      1381      1182      1187       712       708      1060      1061      1025       933       732       728
dram[5]:       1059      1060       657       665      1375      1381      1180      1190       710       716       999       998       925       931       724       729
dram[6]:       1055      1061       661       663      1394      1389      1182      1188       707       710       990       994       924       928       722       731
dram[7]:       1075      1079       658       664      1385      1387      1263      1269       709       708       995       984       922       934       726       720
dram[8]:       1065      1008       678       688      1375      1387      1238      1249       701       703       971       972       955       959       692       700
dram[9]:       1005      1011       682       690      1378      1387      1185      1129       722       725       975       975       959       960       717       722
dram[10]:       1009      1005       679       651      1336      1341      1119      1124       717       718      1050      1055       954       962       712       716
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187461 n_act=7153 n_pre=7137 n_req=62131 n_rd=133452 n_write=73721 bw_util=0.1215
n_activity=515196 dram_eff=0.8042
bk0: 8624a 3283823i bk1: 8620a 3280954i bk2: 8416a 3285796i bk3: 8420a 3280575i bk4: 8260a 3286642i bk5: 8260a 3283551i bk6: 8256a 3290500i bk7: 8256a 3287296i bk8: 8256a 3290630i bk9: 8256a 3288258i bk10: 8228a 3283527i bk11: 8224a 3280427i bk12: 8148a 3286693i bk13: 8144a 3284046i bk14: 8540a 3283921i bk15: 8544a 3280020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187574 n_act=7165 n_pre=7149 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1215
n_activity=515338 dram_eff=0.8035
bk0: 8616a 3284671i bk1: 8624a 3279521i bk2: 8420a 3285889i bk3: 8416a 3282660i bk4: 8256a 3289258i bk5: 8256a 3283715i bk6: 8256a 3290504i bk7: 8256a 3287217i bk8: 8256a 3292857i bk9: 8260a 3288049i bk10: 8212a 3282812i bk11: 8208a 3281092i bk12: 8140a 3288556i bk13: 8140a 3284041i bk14: 8548a 3280376i bk15: 8540a 3277932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187547 n_act=7171 n_pre=7155 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1215
n_activity=515130 dram_eff=0.8039
bk0: 8620a 3284689i bk1: 8620a 3279932i bk2: 8420a 3284630i bk3: 8416a 3282387i bk4: 8256a 3288778i bk5: 8256a 3284045i bk6: 8256a 3293362i bk7: 8260a 3287687i bk8: 8256a 3290169i bk9: 8256a 3287342i bk10: 8212a 3283546i bk11: 8212a 3282501i bk12: 8144a 3286892i bk13: 8140a 3284137i bk14: 8540a 3283959i bk15: 8540a 3281489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187673 n_act=7157 n_pre=7141 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1214
n_activity=514960 dram_eff=0.8038
bk0: 8624a 3283871i bk1: 8620a 3281940i bk2: 8400a 3286214i bk3: 8396a 3282152i bk4: 8256a 3288731i bk5: 8256a 3284095i bk6: 8256a 3291165i bk7: 8256a 3286292i bk8: 8256a 3291985i bk9: 8256a 3288947i bk10: 8208a 3284095i bk11: 8208a 3281968i bk12: 8140a 3289231i bk13: 8140a 3285302i bk14: 8540a 3281496i bk15: 8548a 3277246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187517 n_act=7197 n_pre=7181 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1215
n_activity=515666 dram_eff=0.803
bk0: 8620a 3283619i bk1: 8620a 3282086i bk2: 8396a 3285073i bk3: 8400a 3281310i bk4: 8256a 3288266i bk5: 8256a 3282549i bk6: 8256a 3291563i bk7: 8256a 3287851i bk8: 8256a 3289964i bk9: 8256a 3287554i bk10: 8208a 3283702i bk11: 8212a 3282428i bk12: 8144a 3287482i bk13: 8140a 3283649i bk14: 8568a 3283431i bk15: 8564a 3279178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187560 n_act=7173 n_pre=7157 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1215
n_activity=515591 dram_eff=0.8031
bk0: 8624a 3283352i bk1: 8620a 3280310i bk2: 8400a 3285874i bk3: 8396a 3282655i bk4: 8256a 3288435i bk5: 8256a 3284357i bk6: 8256a 3291495i bk7: 8260a 3287871i bk8: 8256a 3291152i bk9: 8256a 3287310i bk10: 8216a 3284665i bk11: 8208a 3280895i bk12: 8140a 3286622i bk13: 8140a 3282631i bk14: 8568a 3282769i bk15: 8568a 3279540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187427 n_act=7216 n_pre=7200 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1215
n_activity=515589 dram_eff=0.8033
bk0: 8616a 3284798i bk1: 8620a 3280377i bk2: 8400a 3285319i bk3: 8396a 3282392i bk4: 8264a 3289116i bk5: 8260a 3283828i bk6: 8256a 3290143i bk7: 8260a 3286763i bk8: 8256a 3290683i bk9: 8256a 3287052i bk10: 8212a 3283643i bk11: 8208a 3280127i bk12: 8144a 3288178i bk13: 8140a 3284296i bk14: 8576a 3281975i bk15: 8576a 3276690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187462 n_act=7220 n_pre=7204 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1215
n_activity=515672 dram_eff=0.803
bk0: 8620a 3283593i bk1: 8624a 3281314i bk2: 8400a 3285258i bk3: 8408a 3279977i bk4: 8256a 3290137i bk5: 8256a 3286150i bk6: 8256a 3288626i bk7: 8260a 3285786i bk8: 8256a 3290337i bk9: 8256a 3287605i bk10: 8208a 3282984i bk11: 8208a 3281004i bk12: 8144a 3286451i bk13: 8140a 3283790i bk14: 8568a 3281462i bk15: 8564a 3277912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187419 n_act=7202 n_pre=7186 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.1215
n_activity=515006 dram_eff=0.8043
bk0: 8620a 3281688i bk1: 8620a 3279747i bk2: 8396a 3287169i bk3: 8404a 3283831i bk4: 8256a 3289551i bk5: 8260a 3284623i bk6: 8256a 3291132i bk7: 8256a 3286642i bk8: 8260a 3290914i bk9: 8256a 3288137i bk10: 8212a 3282294i bk11: 8208a 3281389i bk12: 8160a 3287316i bk13: 8160a 3283504i bk14: 8560a 3283277i bk15: 8564a 3278986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187392 n_act=7195 n_pre=7179 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.1215
n_activity=515500 dram_eff=0.8037
bk0: 8616a 3280858i bk1: 8616a 3279364i bk2: 8400a 3283252i bk3: 8396a 3281510i bk4: 8256a 3289115i bk5: 8256a 3284680i bk6: 8268a 3290687i bk7: 8256a 3287612i bk8: 8264a 3289530i bk9: 8260a 3287064i bk10: 8208a 3283234i bk11: 8212a 3279428i bk12: 8160a 3287986i bk13: 8172a 3283592i bk14: 8564a 3282821i bk15: 8564a 3278740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187362 n_act=7257 n_pre=7241 n_req=62107 n_rd=133436 n_write=73628 bw_util=0.1215
n_activity=515255 dram_eff=0.8037
bk0: 8624a 3283579i bk1: 8616a 3281882i bk2: 8396a 3287030i bk3: 8396a 3283799i bk4: 8256a 3291081i bk5: 8256a 3285987i bk6: 8256a 3288251i bk7: 8256a 3286471i bk8: 8256a 3289746i bk9: 8256a 3287047i bk10: 8212a 3283922i bk11: 8208a 3280251i bk12: 8160a 3288714i bk13: 8160a 3285172i bk14: 8568a 3283679i bk15: 8560a 3280506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27258, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27224, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27200, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27221, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27217, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27203, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27224, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27255, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27229, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27239, Reservation_fails = 173
L2_cache_bank[12]: Access = 56604, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27182, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27242, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27231, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27233, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27215, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27235, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27238, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27231, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27234, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27235, Reservation_fails = 137
L2_total_cache_accesses = 1245678
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 598968
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 477656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=2557466
icnt_total_pkts_simt_to_mem=2097754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7721
	minimum = 6
	maximum = 76
Network latency average = 10.0067
	minimum = 6
	maximum = 66
Slowest packet = 2098308
Flit latency average = 9.1413
	minimum = 6
	maximum = 66
Slowest flit = 3879880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Accepted packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Injected flit rate average = 0.187322
	minimum = 0.138849 (at node 6)
	maximum = 0.24838 (at node 29)
Accepted flit rate average= 0.187322
	minimum = 0.177313 (at node 34)
	maximum = 0.195996 (at node 21)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7814 (9 samples)
	minimum = 6 (9 samples)
	maximum = 144.778 (9 samples)
Network latency average = 10.5224 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.333 (9 samples)
Flit latency average = 10.5846 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.667 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Accepted packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Injected flit rate average = 0.092961 (9 samples)
	minimum = 0.0674926 (9 samples)
	maximum = 0.125174 (9 samples)
Accepted flit rate average = 0.092961 (9 samples)
	minimum = 0.0860263 (9 samples)
	maximum = 0.098937 (9 samples)
Injected packet size average = 1.93939 (9 samples)
Accepted packet size average = 1.93939 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 42 sec (2322 sec)
gpgpu_simulation_rate = 87607 (inst/sec)
gpgpu_simulation_rate = 1704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 517738
gpu_sim_insn = 20972336
gpu_ipc =      40.5076
gpu_tot_sim_cycle = 4696666
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      47.7779
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55316
partiton_reqs_in_parallel = 11390236
partiton_reqs_in_parallel_total    = 40045587
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9516
partiton_reqs_in_parallel_util = 11390236
partiton_reqs_in_parallel_util_total    = 40045587
gpu_sim_cycle_parition_util = 517738
gpu_tot_sim_cycle_parition_util    = 1835148
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8607
partiton_replys_in_parallel = 65750
partiton_replys_in_parallel_total    = 1245678
L2_BW  =      12.0371 GB/Sec
L2_BW_total  =      26.4661 GB/Sec
gpu_total_sim_rate=81303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19367, 18932, 19109, 18983, 19201, 18955, 19120, 18705, 18949, 18784, 18933, 18557, 18938, 18487, 18848, 18380, 18846, 18366, 18700, 18178, 18844, 18357, 18681, 18183, 18500, 18220, 18592, 18107, 18544, 18158, 18494, 18101, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1141830	W0_Idle:109803682	W0_Scoreboard:7730379	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 511 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4673296 
mrq_lat_table:187422 	10134 	15661 	30553 	60457 	88221 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740942 	419476 	132635 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1035246 	105827 	12200 	4922 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	590985 	248530 	12813 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	15 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	670 	64 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  9.430555  9.700000  7.829077  8.004016  7.942974  8.180293  9.858586  9.931297  7.710372  8.063395  7.290741  7.638835  9.049412  9.467980  7.381387  7.524164 
dram[1]:  9.564706  9.645391  7.576046  7.895050  8.000000  8.257928  9.619753 10.132467  7.773176  8.046939  7.484733  7.703340  9.125891  9.350365  7.121265  7.557836 
dram[2]:  9.467442  9.544600  7.567362  8.064777  7.993853  8.204210  9.779449  9.735661  7.874251  7.993915  7.429924  7.560694  8.854838  9.272289  7.322464  7.578652 
dram[3]:  9.344037  9.651659  7.416045  7.642308  7.991803  8.262712  9.848485  9.903553  7.593449  7.975708  7.691552  8.149688  9.044706  9.439803  7.367942  7.443015 
dram[4]:  9.494172 10.187970  7.478343  7.677606  8.163180  8.169456  9.266033  9.760000  7.705078  7.965657  7.689588  7.937247  8.816514  9.260241  7.241071  7.378182 
dram[5]:  9.399538  9.931707  7.340111  7.761719  7.914807  8.384946  9.634568  9.861111  7.753937  7.935614  7.656250  7.935223  9.007026  9.370731  7.218861  7.323105 
dram[6]:  9.385681  9.651659  7.485876  7.716505  7.959184  8.180293  9.544118  9.984654  7.761811  7.899800  7.497132  7.983707  8.958042  9.416667  7.144366  7.296762 
dram[7]:  9.498835  9.934146  7.443820  7.585878  8.051653  8.425486  9.440678  9.848485  7.595376  7.834990  7.605825  7.701375  8.983644  9.352798  7.133568  7.392336 
dram[8]:  9.198646  9.481396  7.526515  8.002012  8.189075  8.620309  9.256532  9.840909  7.540230  8.046939  7.528846  7.891129  8.972093  9.180952  7.198934  7.315885 
dram[9]:  9.437500  9.907542  7.320442  7.733463  8.264831  8.450216  9.618227  9.989743  7.304991  7.669903  7.725838  7.795228  9.137441  8.986047  7.372727  7.455883 
dram[10]:  9.247727  9.987745  7.516068  7.834320  8.122916  8.229958  9.109813  9.823678  7.278598  7.575816  7.641325  7.716536  8.905312  9.430318  7.128295  7.521336 
average row locality = 695541/83919 = 8.288242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2103      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2112      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1827      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1787      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320349
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1044      1062       665       675      1324      1337      1142      1163       717       729      1051      1053       980       986       715       729
dram[1]:       1064      1083       671       681      1330      1324      1150      1154       722       716      1075      1074       970       980       721       732
dram[2]:       1060      1071       666       673      1293      1301      1211      1218       710       717      1064      1061      1064      1074       722       725
dram[3]:       1063      1074       664       685      1284      1291      1212      1183       720       724      1060      1066      1058      1066       722       731
dram[4]:       1065      1070       674       672      1374      1375      1181      1186       721       716      1063      1066      1029       940       743       739
dram[5]:       1064      1065       667       675      1370      1375      1186      1188       718       724      1003      1002       930       936       735       743
dram[6]:       1068      1066       672       676      1389      1384      1181      1187       716       719       994       999       929       933       733       741
dram[7]:       1080      1084       669       675      1379      1382      1260      1268       721       717       999       988       929       941       736       731
dram[8]:       1070      1014       688       743      1372      1384      1235      1246       710       712       976       976       960       964       703       711
dram[9]:       1010      1017       692       700      1372      1384      1185      1129       730       734       980       980       965       965       727       734
dram[10]:       1015      1014       689       662      1331      1336      1119      1125       726       727      1053      1058       960       967       723       727
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143415 n_act=7589 n_pre=7573 n_req=63265 n_rd=136452 n_write=75257 bw_util=0.09689
n_activity=537033 dram_eff=0.7884
bk0: 8816a 4244061i bk1: 8816a 4241184i bk2: 8612a 4245462i bk3: 8608a 4240376i bk4: 8448a 4246253i bk5: 8464a 4242963i bk6: 8448a 4250456i bk7: 8452a 4247030i bk8: 8448a 4250000i bk9: 8448a 4247595i bk10: 8412a 4243147i bk11: 8408a 4240072i bk12: 8304a 4246906i bk13: 8300a 4244246i bk14: 8732a 4243823i bk15: 8736a 4239864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143512 n_act=7597 n_pre=7581 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.09683
n_activity=537154 dram_eff=0.7878
bk0: 8808a 4244944i bk1: 8828a 4239601i bk2: 8612a 4245680i bk3: 8616a 4242294i bk4: 8448a 4248580i bk5: 8452a 4243000i bk6: 8448a 4250424i bk7: 8448a 4247125i bk8: 8448a 4252328i bk9: 8452a 4247373i bk10: 8392a 4242488i bk11: 8392a 4240738i bk12: 8296a 4248916i bk13: 8300a 4244290i bk14: 8740a 4240326i bk15: 8740a 4237580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143431 n_act=7616 n_pre=7600 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.09685
n_activity=537656 dram_eff=0.7873
bk0: 8812a 4244916i bk1: 8812a 4240113i bk2: 8616a 4244283i bk3: 8608a 4242030i bk4: 8448a 4248213i bk5: 8452a 4243394i bk6: 8448a 4253361i bk7: 8460a 4247480i bk8: 8452a 4249732i bk9: 8448a 4246688i bk10: 8400a 4243196i bk11: 8396a 4242125i bk12: 8300a 4247172i bk13: 8308a 4244209i bk14: 8736a 4243835i bk15: 8732a 4241285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143617 n_act=7592 n_pre=7576 n_req=63194 n_rd=136360 n_write=75141 bw_util=0.09679
n_activity=537068 dram_eff=0.7876
bk0: 8816a 4244097i bk1: 8820a 4241972i bk2: 8592a 4245894i bk3: 8592a 4241794i bk4: 8448a 4248191i bk5: 8452a 4243466i bk6: 8448a 4251054i bk7: 8452a 4246135i bk8: 8448a 4251450i bk9: 8448a 4248400i bk10: 8388a 4243813i bk11: 8388a 4241734i bk12: 8300a 4249441i bk13: 8296a 4245529i bk14: 8732a 4241456i bk15: 8740a 4237050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143463 n_act=7625 n_pre=7609 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.09683
n_activity=537114 dram_eff=0.7879
bk0: 8820a 4243825i bk1: 8812a 4242346i bk2: 8588a 4244859i bk3: 8596a 4240908i bk4: 8448a 4247710i bk5: 8452a 4241814i bk6: 8448a 4251480i bk7: 8452a 4247756i bk8: 8448a 4249456i bk9: 8448a 4246864i bk10: 8388a 4243434i bk11: 8396a 4242078i bk12: 8300a 4247790i bk13: 8300a 4243930i bk14: 8760a 4243389i bk15: 8764a 4238773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143462 n_act=7619 n_pre=7603 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.09684
n_activity=537637 dram_eff=0.7872
bk0: 8816a 4243666i bk1: 8816a 4240439i bk2: 8592a 4245634i bk3: 8592a 4242332i bk4: 8448a 4247796i bk5: 8448a 4243631i bk6: 8452a 4251377i bk7: 8456a 4247729i bk8: 8448a 4250515i bk9: 8448a 4246580i bk10: 8396a 4244378i bk11: 8388a 4240550i bk12: 8300a 4246902i bk13: 8296a 4242949i bk14: 8764a 4242623i bk15: 8764a 4239266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143383 n_act=7649 n_pre=7633 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.09685
n_activity=537538 dram_eff=0.7874
bk0: 8816a 4244990i bk1: 8812a 4240512i bk2: 8592a 4245029i bk3: 8596a 4241953i bk4: 8456a 4248495i bk5: 8452a 4243185i bk6: 8448a 4249963i bk7: 8452a 4246624i bk8: 8448a 4250143i bk9: 8452a 4246419i bk10: 8392a 4243435i bk11: 8388a 4239976i bk12: 8300a 4248429i bk13: 8296a 4244486i bk14: 8772a 4241893i bk15: 8768a 4236473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143386 n_act=7655 n_pre=7639 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.09684
n_activity=537948 dram_eff=0.7867
bk0: 8812a 4243853i bk1: 8816a 4241579i bk2: 8592a 4244991i bk3: 8596a 4239645i bk4: 8452a 4249605i bk5: 8452a 4245489i bk6: 8448a 4248479i bk7: 8456a 4245709i bk8: 8452a 4249709i bk9: 8448a 4246881i bk10: 8392a 4242765i bk11: 8388a 4240794i bk12: 8304a 4246684i bk13: 8300a 4243942i bk14: 8768a 4241260i bk15: 8756a 4237736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143339 n_act=7639 n_pre=7623 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.09687
n_activity=537056 dram_eff=0.7883
bk0: 8816a 4241865i bk1: 8820a 4239797i bk2: 8588a 4246917i bk3: 8604a 4243441i bk4: 8452a 4248895i bk5: 8456a 4244003i bk6: 8452a 4251017i bk7: 8448a 4246301i bk8: 8452a 4250366i bk9: 8452a 4247597i bk10: 8392a 4242058i bk11: 8388a 4241077i bk12: 8320a 4247559i bk13: 8320a 4243670i bk14: 8752a 4243181i bk15: 8756a 4238880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48539
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143292 n_act=7642 n_pre=7626 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.09689
n_activity=537801 dram_eff=0.7874
bk0: 8812a 4241041i bk1: 8812a 4239525i bk2: 8592a 4242996i bk3: 8588a 4241096i bk4: 8448a 4248549i bk5: 8452a 4243961i bk6: 8456a 4250549i bk7: 8452a 4247432i bk8: 8456a 4248788i bk9: 8452a 4246359i bk10: 8388a 4242995i bk11: 8392a 4239196i bk12: 8320a 4248303i bk13: 8336a 4243852i bk14: 8760a 4242788i bk15: 8764a 4238569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49793
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143288 n_act=7697 n_pre=7681 n_req=63246 n_rd=136444 n_write=75176 bw_util=0.09684
n_activity=537539 dram_eff=0.7874
bk0: 8816a 4243886i bk1: 8812a 4242164i bk2: 8592a 4246760i bk3: 8588a 4243494i bk4: 8448a 4250578i bk5: 8452a 4245365i bk6: 8448a 4248226i bk7: 8448a 4246349i bk8: 8448a 4249054i bk9: 8452a 4246395i bk10: 8392a 4243704i bk11: 8388a 4239944i bk12: 8320a 4248953i bk13: 8320a 4245339i bk14: 8764a 4243492i bk15: 8756a 4240275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29854, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29825, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29795, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29804, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29807, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29805, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29824, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29850, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 173
L2_cache_bank[12]: Access = 59590, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29780, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29833, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29815, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29836, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29822, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29835, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 137
L2_total_cache_accesses = 1311428
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 656129
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 534817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2688968
icnt_total_pkts_simt_to_mem=2163552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02743
	minimum = 6
	maximum = 44
Network latency average = 8.9134
	minimum = 6
	maximum = 44
Slowest packet = 2575423
Flit latency average = 8.95953
	minimum = 6
	maximum = 44
Slowest flit = 4781067
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Accepted packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Injected flit rate average = 0.00381082
	minimum = 0.00225501 (at node 11)
	maximum = 0.00579734 (at node 29)
Accepted flit rate average= 0.00381082
	minimum = 0.00287405 (at node 30)
	maximum = 0.00458244 (at node 26)
Injected packet length average = 1.50038
Accepted packet length average = 1.50038
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.506 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.7 (10 samples)
Network latency average = 10.3615 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128 (10 samples)
Flit latency average = 10.4221 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.4 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Accepted packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Injected flit rate average = 0.084046 (10 samples)
	minimum = 0.0609689 (10 samples)
	maximum = 0.113237 (10 samples)
Accepted flit rate average = 0.084046 (10 samples)
	minimum = 0.0777111 (10 samples)
	maximum = 0.0895015 (10 samples)
Injected packet size average = 1.93682 (10 samples)
Accepted packet size average = 1.93682 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 0 sec (2760 sec)
gpgpu_simulation_rate = 81303 (inst/sec)
gpgpu_simulation_rate = 1701 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41952
gpu_sim_insn = 23068832
gpu_ipc =     549.8864
gpu_tot_sim_cycle = 4960768
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      49.8846
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 70848
partiton_reqs_in_parallel = 922881
partiton_reqs_in_parallel_total    = 51435823
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      10.5546
partiton_reqs_in_parallel_util = 922881
partiton_reqs_in_parallel_util_total    = 51435823
gpu_sim_cycle_parition_util = 41952
gpu_tot_sim_cycle_parition_util    = 2352886
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8632
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311428
L2_BW  =     444.3497 GB/Sec
L2_BW_total  =      28.8148 GB/Sec
gpu_total_sim_rate=83546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21365, 20903, 21080, 20954, 21172, 20926, 21118, 20703, 20974, 20755, 20904, 20528, 20909, 20458, 20846, 20324, 20844, 20337, 20671, 20122, 20815, 20301, 20625, 20154, 20471, 20164, 20563, 20051, 20488, 20129, 20438, 20072, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191938	W0_Idle:109812234	W0_Scoreboard:8774135	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 476 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4960767 
mrq_lat_table:215095 	11933 	18672 	36094 	70152 	104157 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846536 	510021 	133168 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1208125 	128812 	13005 	4925 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	672242 	294736 	16422 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65615 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	743 	75 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  8.980620  9.142012  7.520799  7.771478  7.798586  7.899821  9.257862  9.244770  7.614335  7.809441  7.053628  7.425249  8.745020  8.898581  7.142857  7.248819 
dram[1]:  9.001945  9.298597  7.260032  7.656514  7.928187  8.211896  9.014315  9.389361  7.551608  7.862676  7.144231  7.440734  8.772000  8.934827  6.948718  7.286392 
dram[2]:  9.011673  9.178572  7.148499  7.779690  7.922801  8.076923  9.176715  9.071869  7.700000  7.831579  7.132800  7.337171  8.601961  8.884615  7.038285  7.281646 
dram[3]:  8.718045  9.048828  7.237560  7.400657  7.850534  8.052919  9.136646  9.275210  7.306056  7.668385  7.494949  7.846831  8.622789  8.882591  7.120743  7.237422 
dram[4]:  9.033138  9.675733  7.241158  7.491694  8.012704  7.946043  8.688976  9.202084  7.532884  7.902655  7.252443  7.568760  8.438461  8.809237  6.996965  7.148837 
dram[5]:  8.955513  9.231075  7.051643  7.587542  7.743860  8.260300  8.935223  9.298947  7.586735  7.688468  7.168810  7.648370  8.589041  9.024692  6.932331  7.126739 
dram[6]:  9.031250  9.303213  7.181529  7.522538  7.864528  8.012704  8.973523  9.336152  7.632479  7.765217  7.101911  7.684483  8.568359  8.878543  6.926426  7.075153 
dram[7]:  9.033138  9.513347  7.235955  7.275806  7.915619  8.233209  8.704142  9.006123  7.452421  7.708117  7.267537  7.379139  8.489362  8.791583  6.847181  7.056662 
dram[8]:  8.633147  9.076321  7.292880  7.683135  8.018182  8.445507  8.643137  9.223849  7.284314  7.860916  7.288053  7.634648  8.498070  8.802000  6.848440  7.079877 
dram[9]:  8.969052  9.511293  7.089622  7.565436  8.027273  8.132597  8.891348  9.202505  7.184591  7.531987  7.423333  7.594549  8.527132  8.334594  7.042748  7.180686 
dram[10]:  8.850861  9.497951  7.284329  7.533445  7.880357  7.967509  8.500963  9.134576  7.265041  7.550676  7.391376  7.396351  8.445297  8.770916  6.913043  7.259842 
average row locality = 789686/99103 = 7.968336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2471      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2480      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1932      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348948
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        978       996       645       656      1228      1241      1067      1087       691       704       985       987       919       926       688       702
dram[1]:        995      1014       650       659      1234      1231      1075      1080       695       691      1005      1005       910       921       693       705
dram[2]:        992      1001       645       654      1202      1211      1128      1136       685       693       996       994       993      1002       694       698
dram[3]:        993      1005       644       664      1193      1201      1130      1105       693       700       992       998       987       995       694       703
dram[4]:        996      1001       654       653      1272      1275      1102      1108       696       691       994       998       962       885       713       711
dram[5]:        994       996       646       655      1270      1275      1107      1110       692       698       943       942       875       881       707       713
dram[6]:        999       999       651       657      1286      1282      1102      1109       691       694       935       940       874       879       706       715
dram[7]:       1009      1013       649       655      1277      1281      1171      1179       694       691       938       930       874       887       708       703
dram[8]:       1000       953       665       715      1271      1283      1150      1160       685       689       918       920       902       906       679       686
dram[9]:        947       955       669       676      1272      1283      1105      1057       703       707       921       922       906       908       698       706
dram[10]:        952       953       666       644      1235      1241      1048      1054       699       702       986       992       901       909       694       700
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184334 n_act=8955 n_pre=8939 n_req=71828 n_rd=160284 n_write=85671 bw_util=0.1106
n_activity=613111 dram_eff=0.8023
bk0: 10352a 4304127i bk1: 10356a 4300368i bk2: 10112a 4305657i bk3: 10112a 4300171i bk4: 9920a 4307542i bk5: 9932a 4302456i bk6: 9920a 4313472i bk7: 9928a 4308739i bk8: 9920a 4312755i bk9: 9920a 4308521i bk10: 9884a 4303316i bk11: 9880a 4300097i bk12: 9776a 4307030i bk13: 9772a 4302747i bk14: 10248a 4304775i bk15: 10252a 4299886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184471 n_act=8949 n_pre=8933 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1105
n_activity=613220 dram_eff=0.8018
bk0: 10348a 4304839i bk1: 10364a 4299295i bk2: 10120a 4305701i bk3: 10120a 4301616i bk4: 9920a 4310085i bk5: 9924a 4303251i bk6: 9920a 4312874i bk7: 9920a 4308088i bk8: 9920a 4314527i bk9: 9924a 4308846i bk10: 9864a 4302124i bk11: 9864a 4300044i bk12: 9768a 4308654i bk13: 9772a 4302521i bk14: 10256a 4301962i bk15: 10252a 4297329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184393 n_act=8975 n_pre=8959 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1105
n_activity=613644 dram_eff=0.8013
bk0: 10348a 4305229i bk1: 10348a 4300731i bk2: 10120a 4303712i bk3: 10112a 4301615i bk4: 9920a 4310108i bk5: 9924a 4303645i bk6: 9920a 4316340i bk7: 9932a 4308246i bk8: 9920a 4312023i bk9: 9920a 4309003i bk10: 9872a 4302812i bk11: 9868a 4300684i bk12: 9772a 4307723i bk13: 9776a 4303530i bk14: 10252a 4304887i bk15: 10252a 4301056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184492 n_act=8985 n_pre=8969 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1105
n_activity=613070 dram_eff=0.8017
bk0: 10360a 4304083i bk1: 10360a 4301578i bk2: 10092a 4306923i bk3: 10092a 4301078i bk4: 9920a 4309171i bk5: 9924a 4303165i bk6: 9920a 4313671i bk7: 9924a 4307674i bk8: 9920a 4314109i bk9: 9920a 4309792i bk10: 9860a 4304237i bk11: 9860a 4300898i bk12: 9772a 4309060i bk13: 9772a 4303966i bk14: 10248a 4301801i bk15: 10256a 4296460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184406 n_act=8993 n_pre=8977 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1105
n_activity=613018 dram_eff=0.802
bk0: 10356a 4304853i bk1: 10348a 4302909i bk2: 10088a 4305446i bk3: 10096a 4300038i bk4: 9920a 4309893i bk5: 9920a 4302141i bk6: 9920a 4313634i bk7: 9924a 4308891i bk8: 9920a 4311504i bk9: 9920a 4309172i bk10: 9864a 4303145i bk11: 9868a 4301964i bk12: 9772a 4308625i bk13: 9772a 4303519i bk14: 10280a 4303558i bk15: 10284a 4298048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184373 n_act=9008 n_pre=8992 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1105
n_activity=613774 dram_eff=0.801
bk0: 10352a 4304868i bk1: 10356a 4300651i bk2: 10096a 4305859i bk3: 10088a 4302715i bk4: 9920a 4309246i bk5: 9920a 4304873i bk6: 9924a 4314165i bk7: 9928a 4309739i bk8: 9920a 4313068i bk9: 9920a 4308336i bk10: 9872a 4303655i bk11: 9864a 4300016i bk12: 9768a 4306822i bk13: 9768a 4302072i bk14: 10280a 4303241i bk15: 10284a 4299532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184350 n_act=9005 n_pre=8989 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1105
n_activity=613464 dram_eff=0.8015
bk0: 10352a 4304810i bk1: 10348a 4299989i bk2: 10096a 4304433i bk3: 10092a 4301148i bk4: 9928a 4310718i bk5: 9924a 4304035i bk6: 9920a 4312724i bk7: 9924a 4308380i bk8: 9920a 4312293i bk9: 9924a 4307842i bk10: 9868a 4302293i bk11: 9860a 4299187i bk12: 9772a 4308929i bk13: 9768a 4303551i bk14: 10292a 4302198i bk15: 10288a 4295916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62402
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184222 n_act=9071 n_pre=9055 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1105
n_activity=614047 dram_eff=0.8007
bk0: 10348a 4304722i bk1: 10352a 4302020i bk2: 10092a 4305300i bk3: 10096a 4297892i bk4: 9924a 4310756i bk5: 9920a 4305498i bk6: 9920a 4310656i bk7: 9928a 4307213i bk8: 9924a 4312721i bk9: 9920a 4309410i bk10: 9864a 4303029i bk11: 9860a 4300203i bk12: 9776a 4306492i bk13: 9772a 4302922i bk14: 10288a 4300569i bk15: 10280a 4296910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184237 n_act=9030 n_pre=9014 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1106
n_activity=613135 dram_eff=0.8021
bk0: 10356a 4302009i bk1: 10356a 4299467i bk2: 10088a 4307580i bk3: 10100a 4302674i bk4: 9924a 4310878i bk5: 9928a 4305052i bk6: 9920a 4313876i bk7: 9920a 4308940i bk8: 9924a 4312654i bk9: 9924a 4309278i bk10: 9864a 4301678i bk11: 9860a 4301012i bk12: 9792a 4308048i bk13: 9792a 4303556i bk14: 10272a 4303384i bk15: 10276a 4298776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184128 n_act=9051 n_pre=9035 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1106
n_activity=613869 dram_eff=0.8014
bk0: 10348a 4301740i bk1: 10348a 4299852i bk2: 10092a 4303198i bk3: 10088a 4301244i bk4: 9924a 4309430i bk5: 9924a 4303876i bk6: 9928a 4312803i bk7: 9924a 4308953i bk8: 9928a 4311157i bk9: 9924a 4307941i bk10: 9860a 4303405i bk11: 9864a 4299867i bk12: 9792a 4308250i bk13: 9808a 4302403i bk14: 10284a 4303243i bk15: 10284a 4298238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62035
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184176 n_act=9082 n_pre=9066 n_req=71808 n_rd=160288 n_write=85571 bw_util=0.1105
n_activity=613509 dram_eff=0.8015
bk0: 10352a 4304628i bk1: 10348a 4301575i bk2: 10092a 4307239i bk3: 10088a 4303183i bk4: 9924a 4311311i bk5: 9924a 4305495i bk6: 9920a 4310154i bk7: 9920a 4307631i bk8: 9920a 4311324i bk9: 9924a 4308159i bk10: 9864a 4304111i bk11: 9864a 4299647i bk12: 9792a 4308602i bk13: 9796a 4303693i bk14: 10284a 4304573i bk15: 10276a 4300671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32832, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32774, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32782, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32785, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32783, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32827, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 173
L2_cache_bank[12]: Access = 68528, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32759, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32823, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32804, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32793, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32801, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32824, Reservation_fails = 137
L2_total_cache_accesses = 1508100
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 721650
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 600338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=3147784
icnt_total_pkts_simt_to_mem=2491360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8323
	minimum = 6
	maximum = 64
Network latency average = 10.0252
	minimum = 6
	maximum = 50
Slowest packet = 2623858
Flit latency average = 9.15955
	minimum = 6
	maximum = 50
Slowest flit = 5631539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Accepted packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Injected flit rate average = 0.18751
	minimum = 0.139031 (at node 8)
	maximum = 0.2486 (at node 29)
Accepted flit rate average= 0.18751
	minimum = 0.177517 (at node 42)
	maximum = 0.195836 (at node 4)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4447 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.273 (11 samples)
Network latency average = 10.3309 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.909 (11 samples)
Flit latency average = 10.3073 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.364 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Accepted packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Injected flit rate average = 0.0934518 (11 samples)
	minimum = 0.0680655 (11 samples)
	maximum = 0.125542 (11 samples)
Accepted flit rate average = 0.0934518 (11 samples)
	minimum = 0.0867843 (11 samples)
	maximum = 0.0991682 (11 samples)
Injected packet size average = 1.94802 (11 samples)
Accepted packet size average = 1.94802 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 22 sec (2962 sec)
gpgpu_simulation_rate = 83546 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 1839573
gpu_sim_insn = 20973152
gpu_ipc =      11.4011
gpu_tot_sim_cycle = 7144052
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      37.5752
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 70930
partiton_reqs_in_parallel = 40470606
partiton_reqs_in_parallel_total    = 52358704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9939
partiton_reqs_in_parallel_util = 40470606
partiton_reqs_in_parallel_util_total    = 52358704
gpu_sim_cycle_parition_util = 1839573
gpu_tot_sim_cycle_parition_util    = 2394838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9226
partiton_replys_in_parallel = 65957
partiton_replys_in_parallel_total    = 1508100
L2_BW  =       3.3984 GB/Sec
L2_BW_total  =      20.8839 GB/Sec
gpu_total_sim_rate=60815

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23205, 22674, 22920, 22725, 22989, 22674, 22935, 22405, 22745, 22457, 22675, 22230, 22680, 22114, 22571, 21934, 22523, 21947, 22350, 21732, 22471, 21888, 22281, 21784, 22127, 21728, 22219, 21638, 22121, 21647, 22048, 21590, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1340392	W0_Idle:208023323	W0_Scoreboard:12073378	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 468 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7141876 
mrq_lat_table:225466 	12208 	18773 	36199 	71967 	104165 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904592 	517871 	133168 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1271558 	131206 	13011 	4925 	87753 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	723255 	309639 	16426 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65647 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	854 	89 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  8.797752  8.950477  7.231496  7.459415  7.431405  7.569024  9.310559  9.219262  7.235669  7.419250  6.779105  7.115987  8.522988  8.730844  6.911111  7.031627 
dram[1]:  8.803001  9.071291  7.018321  7.355200  7.532663  7.795494  9.085020  9.382046  7.212698  7.429739  6.829563  7.127559  8.608527  8.796040  6.720863  7.015015 
dram[2]:  8.786916  8.939048  6.881737  7.469919  7.529313  7.703259  9.246914  9.140244  7.298555  7.440262  6.851740  7.070203  8.477099  8.713725  6.802920  6.998501 
dram[3]:  8.562841  8.866037  6.952959  7.081916  7.452736  7.667235  9.134147  9.219262  6.967792  7.293740  7.166402  7.523256  8.412098  8.702544  6.860294  6.953869 
dram[4]:  8.832706  9.404810  6.946889  7.122671  7.583474  7.575758  8.679537  9.255144  7.171924  7.524835  6.989181  7.268058  8.306542  8.550000  6.768452  6.876471 
dram[5]:  8.806754  9.071428  6.783704  7.316294  7.368853  7.788561  8.902970  9.181633  7.196514  7.310289  6.891933  7.272873  8.432637  8.771203  6.676177  6.857771 
dram[6]:  8.834275  9.122330  6.850523  7.156250  7.451078  7.581788  9.008032  9.388309  7.227345  7.378247  6.865151  7.386623  8.446768  8.696673  6.674750  6.810771 
dram[7]:  8.832706  9.286561  6.931921  6.936460  7.495826  7.829268  8.660887  9.022088  7.100000  7.308681  7.012403  7.125984  8.355263  8.625243  6.630311  6.841874 
dram[8]:  8.370107  8.879246  6.981707  7.380032  7.637755  7.992895  8.680851  9.238683  6.944954  7.357605  7.031104  7.325770  8.319030  8.531549  6.603107  6.796512 
dram[9]:  8.805243  9.321428  6.821429  7.250000  7.659285  7.677474  8.873767  9.234568  6.852632  7.126760  7.103611  7.289855  8.375940  8.143898  6.822157  6.896755 
dram[10]:  8.666052  9.255905  6.952959  7.175549  7.515050  7.655877  8.525617  9.097166  6.902883  7.199367  7.129134  7.132284  8.240295  8.531549  6.670471  7.010495 
average row locality = 802361/104190 = 7.700941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2517      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2529      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1964      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353263
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        984      1001       655       666      1226      1239      1068      1088       698       711       989       991       964       931       698       711
dram[1]:       1000      1020       659       669      1232      1229      1076      1121       711       699      1009      1008       915       926       702       717
dram[2]:        997      1061       655       700      1200      1210      1128      1136       693       700       999      1002       997      1007       704       708
dram[3]:        998      1010       654       674      1196      1200      1130      1185       701       707       995      1001       990       999       704       750
dram[4]:       1004      1012       663       689      1269      1272      1102      1109       703       699       998      1030       967       890       722       721
dram[5]:       1000      1002       656       665      1267      1272      1145      1110       700       711       947       946       881       886       720       723
dram[6]:       1004      1004       688       666      1287      1283      1102      1109       698       702       947       944       880       888       715       725
dram[7]:       1016      1017       658       669      1274      1278      1174      1178       702       699       943       935       879       892       717       712
dram[8]:       1005       959       674       723      1268      1319      1149      1159       732       697       923       924       907       911       689       696
dram[9]:        953       961       678       685      1327      1280      1105      1058       710       715       926       927       911       913       708       736
dram[10]:        972       974       675       654      1233      1239      1048      1055       706       709       990       996       910       915       704       709
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594680 n_act=9400 n_pre=9384 n_req=72973 n_rd=163308 n_write=87227 bw_util=0.06372
n_activity=635525 dram_eff=0.7884
bk0: 10544a 7718812i bk1: 10548a 7714960i bk2: 10304a 7719850i bk3: 10304a 7714327i bk4: 10120a 7721407i bk5: 10124a 7716334i bk6: 10116a 7727816i bk7: 10124a 7723095i bk8: 10120a 7726555i bk9: 10116a 7722408i bk10: 10068a 7717435i bk11: 10064a 7714188i bk12: 9940a 7721561i bk13: 9932a 7717455i bk14: 10440a 7719177i bk15: 10444a 7714209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594807 n_act=9401 n_pre=9385 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.06368
n_activity=635765 dram_eff=0.7877
bk0: 10544a 7719375i bk1: 10564a 7713736i bk2: 10320a 7719841i bk3: 10312a 7715760i bk4: 10116a 7723873i bk5: 10116a 7716921i bk6: 10112a 7727286i bk7: 10116a 7722355i bk8: 10116a 7728479i bk9: 10120a 7722628i bk10: 10044a 7716187i bk11: 10044a 7714168i bk12: 9924a 7723390i bk13: 9928a 7717298i bk14: 10448a 7716330i bk15: 10448a 7711507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594717 n_act=9423 n_pre=9407 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.0637
n_activity=636201 dram_eff=0.7873
bk0: 10552a 7719671i bk1: 10548a 7715300i bk2: 10312a 7717847i bk3: 10312a 7715678i bk4: 10116a 7723958i bk5: 10120a 7717441i bk6: 10112a 7730720i bk7: 10124a 7722607i bk8: 10116a 7725888i bk9: 10120a 7722708i bk10: 10060a 7716927i bk11: 10056a 7714876i bk12: 9928a 7722550i bk13: 9932a 7718209i bk14: 10444a 7719244i bk15: 10448a 7715260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594726 n_act=9454 n_pre=9438 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.06368
n_activity=636476 dram_eff=0.7868
bk0: 10548a 7718740i bk1: 10556a 7716187i bk2: 10284a 7721085i bk3: 10292a 7715163i bk4: 10120a 7723012i bk5: 10120a 7717087i bk6: 10116a 7727964i bk7: 10132a 7721905i bk8: 10112a 7728022i bk9: 10116a 7723597i bk10: 10044a 7718389i bk11: 10048a 7715071i bk12: 9940a 7723588i bk13: 9936a 7718496i bk14: 10440a 7716166i bk15: 10452a 7710443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594666 n_act=9459 n_pre=9443 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.06369
n_activity=635713 dram_eff=0.7879
bk0: 10552a 7719470i bk1: 10552a 7717422i bk2: 10284a 7719502i bk3: 10300a 7713967i bk4: 10120a 7723592i bk5: 10120a 7715889i bk6: 10120a 7727973i bk7: 10120a 7723276i bk8: 10112a 7725397i bk9: 10112a 7723016i bk10: 10044a 7717332i bk11: 10052a 7716148i bk12: 9928a 7723432i bk13: 9936a 7718115i bk14: 10472a 7717846i bk15: 10476a 7712291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594613 n_act=9484 n_pre=9468 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.06369
n_activity=636670 dram_eff=0.7867
bk0: 10544a 7719575i bk1: 10552a 7715239i bk2: 10288a 7720035i bk3: 10280a 7716831i bk4: 10116a 7722947i bk5: 10124a 7718528i bk6: 10124a 7728377i bk7: 10128a 7723942i bk8: 10112a 7726805i bk9: 10116a 7722176i bk10: 10056a 7717825i bk11: 10056a 7714061i bk12: 9924a 7721630i bk13: 9932a 7716583i bk14: 10480a 7717421i bk15: 10476a 7713752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594630 n_act=9471 n_pre=9455 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.06369
n_activity=636037 dram_eff=0.7875
bk0: 10552a 7719319i bk1: 10544a 7714586i bk2: 10288a 7718496i bk3: 10284a 7715039i bk4: 10124a 7724464i bk5: 10120a 7717781i bk6: 10112a 7727088i bk7: 10120a 7722661i bk8: 10116a 7726148i bk9: 10116a 7721601i bk10: 10056a 7716518i bk11: 10048a 7713376i bk12: 9928a 7723681i bk13: 9928a 7718112i bk14: 10488a 7716586i bk15: 10480a 7710094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48494
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594548 n_act=9528 n_pre=9512 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.06369
n_activity=636952 dram_eff=0.7863
bk0: 10544a 7719282i bk1: 10548a 7716601i bk2: 10288a 7719350i bk3: 10292a 7711922i bk4: 10120a 7724610i bk5: 10116a 7719331i bk6: 10120a 7724936i bk7: 10124a 7721478i bk8: 10116a 7726589i bk9: 10120a 7723150i bk10: 10044a 7717238i bk11: 10040a 7714468i bk12: 9932a 7721249i bk13: 9928a 7717604i bk14: 10480a 7714920i bk15: 10472a 7711257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594449 n_act=9510 n_pre=9494 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.06372
n_activity=636364 dram_eff=0.7874
bk0: 10556a 7716482i bk1: 10552a 7713953i bk2: 10280a 7721673i bk3: 10292a 7716839i bk4: 10120a 7724775i bk5: 10132a 7718763i bk6: 10112a 7728249i bk7: 10116a 7723233i bk8: 10128a 7726547i bk9: 10124a 7722890i bk10: 10044a 7715944i bk11: 10044a 7715137i bk12: 9952a 7722658i bk13: 9960a 7718030i bk14: 10468a 7717624i bk15: 10472a 7712844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594396 n_act=9515 n_pre=9499 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.06373
n_activity=636607 dram_eff=0.7873
bk0: 10544a 7716351i bk1: 10544a 7714495i bk2: 10292a 7717261i bk3: 10280a 7715318i bk4: 10120a 7723318i bk5: 10128a 7717574i bk6: 10124a 7727141i bk7: 10116a 7723276i bk8: 10124a 7724982i bk9: 10116a 7721624i bk10: 10044a 7717528i bk11: 10048a 7713992i bk12: 9952a 7722989i bk13: 9976a 7716817i bk14: 10480a 7717571i bk15: 10480a 7712430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7863999 n_nop=7594452 n_act=9546 n_pre=9530 n_req=72961 n_rd=163340 n_write=87131 bw_util=0.0637
n_activity=636294 dram_eff=0.7873
bk0: 10556a 7719122i bk1: 10552a 7716129i bk2: 10284a 7721281i bk3: 10280a 7717211i bk4: 10120a 7725197i bk5: 10116a 7719445i bk6: 10116a 7724541i bk7: 10120a 7721802i bk8: 10116a 7725109i bk9: 10116a 7721944i bk10: 10052a 7718346i bk11: 10048a 7713850i bk12: 9956a 7723149i bk13: 9964a 7718231i bk14: 10476a 7718931i bk15: 10468a 7714976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35435, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35398, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35380, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35391, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35376, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35401, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35376, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35391, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35406, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35429, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35408, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35407, Reservation_fails = 173
L2_cache_bank[12]: Access = 71527, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35356, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35427, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35413, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35408, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35401, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35426, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35404, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35419, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20419, Miss_rate = 0.285, Pending_hits = 35412, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35425, Reservation_fails = 137
L2_total_cache_accesses = 1574057
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 778889
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 657577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3279681
icnt_total_pkts_simt_to_mem=2557413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.99263
	minimum = 6
	maximum = 32
Network latency average = 8.90085
	minimum = 6
	maximum = 32
Slowest packet = 3059129
Flit latency average = 8.9366
	minimum = 6
	maximum = 32
Slowest flit = 5703265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000717091
	minimum = 0.000635474 (at node 15)
	maximum = 0.000818669 (at node 45)
Accepted packet rate average = 0.000717091
	minimum = 0.000635474 (at node 15)
	maximum = 0.000818669 (at node 45)
Injected flit rate average = 0.00107607
	minimum = 0.000635474 (at node 15)
	maximum = 0.00163734 (at node 45)
Accepted flit rate average= 0.00107607
	minimum = 0.000812417 (at node 42)
	maximum = 0.00129623 (at node 14)
Injected packet length average = 1.5006
Accepted packet length average = 1.5006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2404 (12 samples)
	minimum = 6 (12 samples)
	maximum = 120.25 (12 samples)
Network latency average = 10.2118 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.5 (12 samples)
Flit latency average = 10.1931 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0440347 (12 samples)
	minimum = 0.0391451 (12 samples)
	maximum = 0.0501016 (12 samples)
Accepted packet rate average = 0.0440347 (12 samples)
	minimum = 0.0391451 (12 samples)
	maximum = 0.0501016 (12 samples)
Injected flit rate average = 0.0857539 (12 samples)
	minimum = 0.0624463 (12 samples)
	maximum = 0.115217 (12 samples)
Accepted flit rate average = 0.0857539 (12 samples)
	minimum = 0.07962 (12 samples)
	maximum = 0.0910122 (12 samples)
Injected packet size average = 1.94741 (12 samples)
Accepted packet size average = 1.94741 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 34 sec (4414 sec)
gpgpu_simulation_rate = 60815 (inst/sec)
gpgpu_simulation_rate = 1618 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 41980
gpu_sim_insn = 23068992
gpu_ipc =     549.5234
gpu_tot_sim_cycle = 7408182
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      39.3495
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343618
gpu_stall_icnt2sh    = 85275
partiton_reqs_in_parallel = 923492
partiton_reqs_in_parallel_total    = 92829310
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      12.6553
partiton_reqs_in_parallel_util = 923492
partiton_reqs_in_parallel_util_total    = 92829310
gpu_sim_cycle_parition_util = 41980
gpu_tot_sim_cycle_parition_util    = 4234411
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9233
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574057
L2_BW  =     444.1978 GB/Sec
L2_BW_total  =      22.6564 GB/Sec
gpu_total_sim_rate=63069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25203, 24645, 24918, 24696, 24987, 24645, 24933, 24376, 24716, 24428, 24646, 24201, 24678, 24091, 24542, 23905, 24521, 23918, 24348, 23676, 24442, 23832, 24258, 23728, 24125, 23726, 24190, 23582, 24119, 23597, 24019, 23507, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 434202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1390525	W0_Idle:208031977	W0_Scoreboard:13118677	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 443 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7408181 
mrq_lat_table:252847 	14079 	21866 	41634 	81811 	120684 	174299 	109197 	72093 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009797 	608777 	133793 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1444589 	153935 	13987 	4925 	87753 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	805712 	354885 	19791 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131311 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	928 	99 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  8.605565  8.711921  7.092669  7.279433  7.226551  7.566465  8.711305  8.699653  7.198864  7.340087  6.637908  6.945281  8.092382  8.524786  6.760363  6.944149 
dram[1]:  8.555374  8.865320  6.846667  7.219409  7.277214  7.663609  8.218390  8.706087  7.125176  7.398540  6.644357  7.011080  8.212521  8.495741  6.501244  6.832680 
dram[2]:  8.392344  8.740433  6.762846  7.295875  7.400295  7.546003  8.675910  8.437711  7.130802  7.407895  6.735373  6.971114  8.160393  8.397306  6.694480  6.804688 
dram[3]:  8.288189  8.649671  6.792829  6.913514  7.286754  7.497006  8.520409  8.580480  6.957417  7.246066  6.939643  7.215100  7.937997  8.289037  6.632783  6.650127 
dram[4]:  8.470209  9.103986  6.778514  6.910931  7.327486  7.456845  8.208197  8.781086  7.033287  7.506667  6.745333  6.997238  7.855118  8.285714  6.598991  6.811198 
dram[5]:  8.396166  8.795986  6.644156  7.071923  7.133903  7.634146  8.184641  8.552901  7.120956  7.285920  6.720159  7.059888  7.996795  8.470288  6.445813  6.732304 
dram[6]:  8.388179  8.665568  6.632124  6.876344  7.349486  7.464978  8.471187  8.791228  7.100841  7.251788  6.703704  7.085315  8.187192  8.409781  6.520548  6.643401 
dram[7]:  8.444623  8.797659  6.829105  6.731932  7.444941  7.677914  8.196400  8.473773  6.942466  7.192908  6.828610  6.868385  8.123778  8.299500  6.519303  6.747097 
dram[8]:  7.881737  8.642036  6.693717  7.105556  7.512012  7.749614  8.163132  8.675910  6.696169  7.236804  6.764706  7.074126  8.043408  8.134959  6.463535  6.697824 
dram[9]:  8.435898  8.988034  6.662760  7.008219  7.555053  7.600911  8.367279  8.665511  6.719577  7.072423  6.865672  6.953361  8.130081  7.894488  6.678571  6.775907 
dram[10]:  8.331221  8.916949  6.748021  7.021978  7.332357  7.420741  7.897476  8.557265  6.863329  7.129213  6.957417  6.942466  7.917722  8.048231  6.490075  6.863517 
average row locality = 896558/120088 = 7.465842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2885      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2898      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2109      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381903
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        933       949       638       649      1153      1165      1009      1028       678       690       937       939       912       884       676       689
dram[1]:        947       966       642       651      1157      1156      1016      1058       689       679       955       955       868       879       680       694
dram[2]:        944      1003       639       679      1128      1139      1064      1071       673       681       946       949       942       951       681       686
dram[3]:        944       957       637       656      1125      1129      1064      1116       681       686       941       949       936       945       681       724
dram[4]:        951       958       645       670      1191      1195      1041      1048       682       679       945       974       915       847       698       698
dram[5]:        945       950       639       649      1188      1194      1079      1048       680       690       899       899       838       844       697       699
dram[6]:        950       951       668       649      1207      1205      1041      1048       678       682       900       898       837       844       692       702
dram[7]:        961       963       642       653      1195      1200      1105      1109       681       680       895       890       837       850       693       689
dram[8]:        952       910       656       701      1190      1236      1083      1091       708       678       878       880       861       867       668       675
dram[9]:        904       912       659       667      1243      1202      1042      1001       688       693       880       881       865       867       684       712
dram[10]:        923       926       657       638      1158      1165       992       999       685       690       938       944       864       870       681       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635661 n_act=10767 n_pre=10751 n_req=81533 n_rd=187136 n_write=97633 bw_util=0.07171
n_activity=711450 dram_eff=0.8005
bk0: 12080a 7779002i bk1: 12084a 7773998i bk2: 11808a 7781124i bk3: 11808a 7773936i bk4: 11588a 7781250i bk5: 11596a 7776400i bk6: 11588a 7790401i bk7: 11592a 7784711i bk8: 11592a 7788855i bk9: 11588a 7784066i bk10: 11540a 7777341i bk11: 11536a 7773519i bk12: 11416a 7780369i bk13: 11404a 7776909i bk14: 11956a 7780135i bk15: 11960a 7774196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635631 n_act=10839 n_pre=10823 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.07168
n_activity=711741 dram_eff=0.7999
bk0: 12080a 7779144i bk1: 12100a 7772865i bk2: 11824a 7780540i bk3: 11816a 7776120i bk4: 11596a 7784199i bk5: 11592a 7777522i bk6: 11592a 7787653i bk7: 11588a 7783496i bk8: 11588a 7790162i bk9: 11588a 7783502i bk10: 11516a 7776596i bk11: 11516a 7774400i bk12: 11396a 7783160i bk13: 11400a 7776507i bk14: 11964a 7775938i bk15: 11964a 7771007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635615 n_act=10827 n_pre=10811 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.07169
n_activity=712118 dram_eff=0.7996
bk0: 12092a 7779530i bk1: 12084a 7775040i bk2: 11816a 7778356i bk3: 11812a 7775030i bk4: 11592a 7785235i bk5: 11588a 7777775i bk6: 11584a 7793265i bk7: 11596a 7783398i bk8: 11588a 7787995i bk9: 11588a 7784809i bk10: 11528a 7776271i bk11: 11528a 7774516i bk12: 11400a 7782149i bk13: 11404a 7777521i bk14: 11960a 7779646i bk15: 11968a 7773750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635522 n_act=10925 n_pre=10909 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.07167
n_activity=712390 dram_eff=0.799
bk0: 12084a 7779333i bk1: 12092a 7776132i bk2: 11784a 7782131i bk3: 11792a 7774234i bk4: 11588a 7784368i bk5: 11596a 7777107i bk6: 11592a 7790326i bk7: 11604a 7782482i bk8: 11584a 7790704i bk9: 11584a 7785445i bk10: 11516a 7779526i bk11: 11520a 7773797i bk12: 11412a 7783334i bk13: 11404a 7777748i bk14: 11956a 7776434i bk15: 11972a 7769341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635510 n_act=10898 n_pre=10882 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.07168
n_activity=711794 dram_eff=0.7998
bk0: 12088a 7779065i bk1: 12088a 7776524i bk2: 11784a 7780773i bk3: 11800a 7772262i bk4: 11596a 7784002i bk5: 11588a 7775717i bk6: 11588a 7789635i bk7: 11596a 7783981i bk8: 11584a 7787806i bk9: 11584a 7785869i bk10: 11516a 7777044i bk11: 11524a 7775204i bk12: 11400a 7782883i bk13: 11408a 7777569i bk14: 11992a 7777828i bk15: 11996a 7771690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635380 n_act=10954 n_pre=10938 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.07169
n_activity=712695 dram_eff=0.7989
bk0: 12084a 7780063i bk1: 12088a 7774830i bk2: 11792a 7780202i bk3: 11780a 7776257i bk4: 11588a 7783537i bk5: 11596a 7778046i bk6: 11596a 7789838i bk7: 11600a 7785010i bk8: 11584a 7789239i bk9: 11592a 7783520i bk10: 11528a 7777900i bk11: 11528a 7773717i bk12: 11400a 7781639i bk13: 11404a 7775798i bk14: 12004a 7776411i bk15: 11996a 7773286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55689
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635391 n_act=10938 n_pre=10922 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.07169
n_activity=712140 dram_eff=0.7996
bk0: 12088a 7779518i bk1: 12084a 7773200i bk2: 11792a 7777852i bk3: 11792a 7773128i bk4: 11596a 7786034i bk5: 11592a 7777946i bk6: 11584a 7788769i bk7: 11592a 7782957i bk8: 11588a 7788032i bk9: 11592a 7782015i bk10: 11528a 7776023i bk11: 11520a 7771151i bk12: 11400a 7783839i bk13: 11400a 7777432i bk14: 12012a 7776534i bk15: 12000a 7769589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5639
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635368 n_act=10963 n_pre=10947 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.07169
n_activity=712916 dram_eff=0.7986
bk0: 12084a 7779638i bk1: 12088a 7775979i bk2: 11788a 7780768i bk3: 11800a 7770173i bk4: 11592a 7785258i bk5: 11584a 7778297i bk6: 11592a 7787325i bk7: 11600a 7782350i bk8: 11588a 7788750i bk9: 11596a 7784419i bk10: 11516a 7776951i bk11: 11512a 7773393i bk12: 11404a 7781521i bk13: 11404a 7776028i bk14: 12000a 7775715i bk15: 11992a 7770863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635141 n_act=11012 n_pre=10996 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.07172
n_activity=712590 dram_eff=0.7993
bk0: 12092a 7774593i bk1: 12088a 7774449i bk2: 11780a 7781647i bk3: 11792a 7776149i bk4: 11592a 7786031i bk5: 11604a 7778294i bk6: 11588a 7789353i bk7: 11592a 7784244i bk8: 11608a 7786814i bk9: 11596a 7784426i bk10: 11520a 7775693i bk11: 11516a 7773951i bk12: 11424a 7782938i bk13: 11432a 7776874i bk14: 11984a 7778327i bk15: 11992a 7772494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55392
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635247 n_act=10951 n_pre=10935 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.07172
n_activity=712623 dram_eff=0.7993
bk0: 12080a 7776475i bk1: 12080a 7774208i bk2: 11788a 7778169i bk3: 11780a 7774823i bk4: 11592a 7785520i bk5: 11592a 7778038i bk6: 11596a 7788764i bk7: 11588a 7784764i bk8: 11592a 7787510i bk9: 11588a 7783809i bk10: 11512a 7777193i bk11: 11528a 7772798i bk12: 11424a 7783619i bk13: 11448a 7775868i bk14: 12000a 7777352i bk15: 12000a 7771880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56009
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7941948 n_nop=7635214 n_act=11015 n_pre=10999 n_req=81527 n_rd=187176 n_write=97544 bw_util=0.0717
n_activity=712210 dram_eff=0.7995
bk0: 12092a 7777429i bk1: 12084a 7774947i bk2: 11784a 7780623i bk3: 11780a 7776940i bk4: 11592a 7785636i bk5: 11592a 7778269i bk6: 11592a 7786018i bk7: 11588a 7782964i bk8: 11588a 7787072i bk9: 11592a 7782473i bk10: 11524a 7777921i bk11: 11520a 7772088i bk12: 11432a 7782031i bk13: 11432a 7775715i bk14: 11996a 7779109i bk15: 11988a 7774855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38413, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38375, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38359, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38369, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38354, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38377, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38353, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38367, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38384, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38406, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 173
L2_cache_bank[12]: Access = 80467, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38335, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38406, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38392, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38386, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38379, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38405, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38380, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38396, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23400, Miss_rate = 0.291, Pending_hits = 38390, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38401, Reservation_fails = 137
L2_total_cache_accesses = 1770793
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 844399
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 723087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3738561
icnt_total_pkts_simt_to_mem=2885349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.745
	minimum = 6
	maximum = 66
Network latency average = 9.9723
	minimum = 6
	maximum = 52
Slowest packet = 3150996
Flit latency average = 9.11104
	minimum = 6
	maximum = 50
Slowest flit = 5985134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937307
	minimum = 0.0833631 (at node 27)
	maximum = 0.106553 (at node 33)
Accepted packet rate average = 0.0937307
	minimum = 0.0833631 (at node 27)
	maximum = 0.106553 (at node 33)
Injected flit rate average = 0.187431
	minimum = 0.138962 (at node 27)
	maximum = 0.248481 (at node 33)
Accepted flit rate average= 0.187431
	minimum = 0.177446 (at node 42)
	maximum = 0.195919 (at node 26)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2023 (13 samples)
	minimum = 6 (13 samples)
	maximum = 116.077 (13 samples)
Network latency average = 10.1934 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.769 (13 samples)
Flit latency average = 10.1098 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.154 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0478575 (13 samples)
	minimum = 0.0425465 (13 samples)
	maximum = 0.054444 (13 samples)
Accepted packet rate average = 0.0478575 (13 samples)
	minimum = 0.0425465 (13 samples)
	maximum = 0.054444 (13 samples)
Injected flit rate average = 0.0935752 (13 samples)
	minimum = 0.0683321 (13 samples)
	maximum = 0.125468 (13 samples)
Accepted flit rate average = 0.0935752 (13 samples)
	minimum = 0.087145 (13 samples)
	maximum = 0.099082 (13 samples)
Injected packet size average = 1.95529 (13 samples)
Accepted packet size average = 1.95529 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 2 sec (4622 sec)
gpgpu_simulation_rate = 63069 (inst/sec)
gpgpu_simulation_rate = 1602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 29531
gpu_sim_insn = 20974784
gpu_ipc =     710.2632
gpu_tot_sim_cycle = 7659863
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      40.7948
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343618
gpu_stall_icnt2sh    = 85298
partiton_reqs_in_parallel = 649682
partiton_reqs_in_parallel_total    = 93752802
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3243
partiton_reqs_in_parallel_util = 649682
partiton_reqs_in_parallel_util_total    = 93752802
gpu_sim_cycle_parition_util = 29531
gpu_tot_sim_cycle_parition_util    = 4276391
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9239
partiton_replys_in_parallel = 66373
partiton_replys_in_parallel_total    = 1770793
L2_BW  =     213.0337 GB/Sec
L2_BW_total  =      22.7333 GB/Sec
gpu_total_sim_rate=66400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204297
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26833, 26324, 26643, 26375, 26712, 26324, 26658, 26055, 26441, 26107, 26371, 25880, 26403, 25770, 26267, 25584, 26223, 25597, 26050, 25355, 26144, 25488, 25983, 25407, 25827, 25405, 25892, 25261, 25821, 25253, 25721, 25018, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 434202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1529045	W0_Idle:208035328	W0_Scoreboard:13332059	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 435 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7657537 
mrq_lat_table:263478 	14400 	21947 	41688 	83611 	120686 	174299 	109197 	72093 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1070529 	614413 	133793 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1510546 	154097 	13987 	4925 	88004 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	857646 	369255 	19791 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	988 	99 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  8.413902  8.581321  6.844737  7.054201  6.950819  7.259629  8.760757  8.595278  6.903485  6.954116  6.382900  6.694805  7.898438  8.349338  6.542079  6.735369 
dram[1]:  8.441270  8.684039  6.627226  6.962567  7.016529  7.352092  8.178456  8.695726  6.808201  7.093664  6.465995  6.738845  8.054313  8.287356  6.328554  6.628285 
dram[2]:  8.247678  8.568438  6.596958  7.037889  7.089137  7.242165  8.723843  8.366174  6.822516  7.082531  6.487374  6.742782  8.027070  8.240196  6.476716  6.589552 
dram[3]:  8.171779  8.480892  6.551768  6.621173  6.990385  7.200849  8.511705  8.556302  6.690507  6.954054  6.732284  7.006821  7.787365  8.047771  6.424058  6.457317 
dram[4]:  8.204616  8.843854  6.531486  6.627551  7.015152  7.143057  8.106688  8.796201  6.834218  7.233146  6.549170  6.785997  7.705344  8.148627  6.387952  6.561881 
dram[5]:  8.286604  8.647727  6.478152  6.828948  6.853297  7.274286  8.132587  8.491667  6.820955  6.952766  6.436796  6.802910  7.827907  8.287356  6.252061  6.533909 
dram[6]:  8.224112  8.497607  6.421508  6.634271  7.062500  7.151685  8.288744  8.791019  6.807133  6.904826  6.512041  6.857143  8.041468  8.155088  6.328571  6.429091 
dram[7]:  8.262015  8.675896  6.608917  6.463930  7.160563  7.320863  8.221325  8.480000  6.697009  6.847075  6.618064  6.689700  7.910658  8.161812  6.309156  6.547590 
dram[8]:  7.685879  8.505582  6.476904  6.828948  7.230441  7.447369  8.110048  8.636672  6.480503  6.891711  6.519695  6.855615  7.874028  7.970079  6.292161  6.496324 
dram[9]:  8.315132  8.812914  6.458955  6.778068  7.354046  7.325180  8.378289  8.728522  6.450000  6.737598  6.606178  6.726440  7.938776  7.733232  6.481663  6.555693 
dram[10]:  8.204930  8.809917  6.534005  6.770235  7.086351  7.147472  7.902174  8.551261  6.517067  6.780552  6.730013  6.702738  7.729771  7.887850  6.305953  6.627500 
average row locality = 909447/125432 = 7.250518
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2932      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2948      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2141      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386292
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        938       954       647       657      1153      1164      1011      1028       685       697       940       942       916       889       684       697
dram[1]:        952       971       650       659      1156      1155      1017      1059       696       686       958       958       873       883       688       702
dram[2]:        949      1007       647       687      1128      1139      1065      1072       680       688       949       953       946       955       689       694
dram[3]:        949       962       646       664      1124      1129      1065      1116       688       693       945       952       939       948       690       732
dram[4]:        955       963       653       678      1189      1194      1041      1049       689       685       948       978       919       852       706       706
dram[5]:        951       955       647       657      1187      1193      1079      1048       687       697       902       902       843       849       705       707
dram[6]:        955       957       675       657      1206      1203      1042      1049       685       689       904       903       842       849       699       710
dram[7]:        965       968       650       661      1194      1199      1105      1109       688       687       900       894       842       855       701       697
dram[8]:        957       915       664       708      1189      1234      1083      1092       715       684       882       885       866       872       677       683
dram[9]:        910       918       667       675      1241      1201      1043      1003       695       700       884       886       870       872       693       720
dram[10]:        928       931       665       646      1158      1165       994      1001       692       696       942       948       869       875       690       695
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684780 n_act=11262 n_pre=11246 n_req=82714 n_rd=190256 n_write=99237 bw_util=0.0724
n_activity=735426 dram_eff=0.7873
bk0: 12284a 7832554i bk1: 12280a 7827584i bk2: 12008a 7834313i bk3: 12008a 7827168i bk4: 11784a 7834166i bk5: 11788a 7829295i bk6: 11784a 7843766i bk7: 11808a 7837763i bk8: 11792a 7841668i bk9: 11788a 7836794i bk10: 11728a 7830306i bk11: 11740a 7826466i bk12: 11592a 7833857i bk13: 11564a 7830542i bk14: 12152a 7833445i bk15: 12156a 7827322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684840 n_act=11313 n_pre=11297 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.07236
n_activity=735742 dram_eff=0.7865
bk0: 12272a 7832831i bk1: 12296a 7826438i bk2: 12024a 7833670i bk3: 12016a 7829262i bk4: 11792a 7837044i bk5: 11796a 7830265i bk6: 11792a 7840939i bk7: 11784a 7836772i bk8: 11784a 7843004i bk9: 11788a 7836339i bk10: 11704a 7829837i bk11: 11704a 7827408i bk12: 11560a 7836915i bk13: 11568a 7830154i bk14: 12164a 7829272i bk15: 12164a 7824226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684856 n_act=11303 n_pre=11287 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.07236
n_activity=735575 dram_eff=0.7867
bk0: 12288a 7833150i bk1: 12284a 7828583i bk2: 12008a 7831619i bk3: 12004a 7828137i bk4: 11788a 7838041i bk5: 11784a 7830539i bk6: 11780a 7846730i bk7: 11804a 7836579i bk8: 11784a 7840791i bk9: 11788a 7837498i bk10: 11720a 7829372i bk11: 11712a 7827707i bk12: 11556a 7835917i bk13: 11560a 7831300i bk14: 12160a 7832894i bk15: 12168a 7826884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684709 n_act=11408 n_pre=11392 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.07235
n_activity=736148 dram_eff=0.7859
bk0: 12280a 7833000i bk1: 12292a 7829659i bk2: 11980a 7835192i bk3: 11988a 7827252i bk4: 11792a 7837179i bk5: 11804a 7829944i bk6: 11788a 7843633i bk7: 11796a 7835715i bk8: 11776a 7843610i bk9: 11780a 7838200i bk10: 11704a 7832756i bk11: 11712a 7827014i bk12: 11580a 7836920i bk13: 11580a 7831199i bk14: 12152a 7829782i bk15: 12172a 7822682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684631 n_act=11394 n_pre=11378 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.07237
n_activity=736207 dram_eff=0.7861
bk0: 12304a 7832366i bk1: 12296a 7829885i bk2: 11984a 7833829i bk3: 11996a 7825196i bk4: 11792a 7836770i bk5: 11792a 7828477i bk6: 11796a 7842681i bk7: 11788a 7837401i bk8: 11784a 7840792i bk9: 11788a 7838734i bk10: 11696a 7830312i bk11: 11712a 7828374i bk12: 11564a 7836490i bk13: 11564a 7831279i bk14: 12188a 7831119i bk15: 12200a 7824846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684481 n_act=11452 n_pre=11436 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.07238
n_activity=737052 dram_eff=0.7853
bk0: 12276a 7833774i bk1: 12284a 7828386i bk2: 11988a 7833468i bk3: 11984a 7829312i bk4: 11792a 7836325i bk5: 11804a 7830787i bk6: 11796a 7843153i bk7: 11804a 7838188i bk8: 11776a 7842094i bk9: 11788a 7836257i bk10: 11724a 7830813i bk11: 11720a 7826680i bk12: 11568a 7835228i bk13: 11564a 7829373i bk14: 12212a 7829584i bk15: 12192a 7826502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684494 n_act=11441 n_pre=11425 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.07238
n_activity=736522 dram_eff=0.7859
bk0: 12292a 7833030i bk1: 12284a 7826721i bk2: 11996a 7830929i bk3: 11980a 7826253i bk4: 11788a 7838919i bk5: 11796a 7830709i bk6: 11788a 7841800i bk7: 11784a 7836202i bk8: 11792a 7840808i bk9: 11792a 7834868i bk10: 11712a 7829280i bk11: 11708a 7824346i bk12: 11560a 7837555i bk13: 11572a 7830840i bk14: 12228a 7829568i bk15: 12200a 7822777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55381
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684617 n_act=11441 n_pre=11425 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.07235
n_activity=736574 dram_eff=0.7855
bk0: 12284a 7833204i bk1: 12284a 7829686i bk2: 11980a 7833910i bk3: 11996a 7823201i bk4: 11788a 7838076i bk5: 11788a 7831015i bk6: 11788a 7840767i bk7: 11796a 7835715i bk8: 11792a 7841684i bk9: 11784a 7837217i bk10: 11700a 7830102i bk11: 11692a 7826683i bk12: 11572a 7835079i bk13: 11560a 7829779i bk14: 12204a 7828897i bk15: 12188a 7824129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55127
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684312 n_act=11499 n_pre=11483 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.0724
n_activity=736633 dram_eff=0.786
bk0: 12296a 7828005i bk1: 12288a 7827862i bk2: 11976a 7834758i bk3: 11988a 7829256i bk4: 11784a 7838861i bk5: 11796a 7831154i bk6: 11788a 7842653i bk7: 11792a 7837594i bk8: 11812a 7839649i bk9: 11796a 7837138i bk10: 11704a 7828766i bk11: 11700a 7827124i bk12: 11592a 7836497i bk13: 11596a 7830532i bk14: 12180a 7831660i bk15: 12192a 7825650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54392
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684498 n_act=11418 n_pre=11402 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.07239
n_activity=735826 dram_eff=0.7868
bk0: 12280a 7830169i bk1: 12272a 7827855i bk2: 11992a 7831281i bk3: 11988a 7827897i bk4: 11784a 7838562i bk5: 11792a 7830892i bk6: 11796a 7842138i bk7: 11780a 7838202i bk8: 11784a 7840315i bk9: 11792a 7836490i bk10: 11700a 7830220i bk11: 11708a 7825993i bk12: 11592a 7837279i bk13: 11616a 7829426i bk14: 12192a 7830643i bk15: 12196a 7825058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7996781 n_nop=7684381 n_act=11502 n_pre=11486 n_req=82700 n_rd=190264 n_write=99148 bw_util=0.07238
n_activity=735377 dram_eff=0.7871
bk0: 12292a 7831060i bk1: 12284a 7828488i bk2: 11976a 7833761i bk3: 11976a 7830040i bk4: 11784a 7838538i bk5: 11784a 7831096i bk6: 11792a 7839282i bk7: 11788a 7836256i bk8: 11792a 7839671i bk9: 11800a 7835042i bk10: 11708a 7830965i bk11: 11712a 7825199i bk12: 11600a 7835583i bk13: 11596a 7829300i bk14: 12188a 7832519i bk15: 12192a 7827926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23781, Miss_rate = 0.285, Pending_hits = 41028, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40985, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40960, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40976, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40953, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40984, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40951, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40974, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40988, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40996, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40986, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40986, Reservation_fails = 173
L2_cache_bank[12]: Access = 83496, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40935, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 41006, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40999, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40972, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40984, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 41013, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40993, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 41007, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23783, Miss_rate = 0.285, Pending_hits = 41000, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 41013, Reservation_fails = 137
L2_total_cache_accesses = 1837166
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 901689
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 780377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3871258
icnt_total_pkts_simt_to_mem=2951914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63604
	minimum = 6
	maximum = 28
Network latency average = 8.5788
	minimum = 6
	maximum = 28
Slowest packet = 3541742
Flit latency average = 8.69849
	minimum = 6
	maximum = 28
Slowest flit = 6624066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0449529
	minimum = 0.0397562 (at node 15)
	maximum = 0.0513038 (at node 29)
Accepted packet rate average = 0.0449529
	minimum = 0.0397562 (at node 15)
	maximum = 0.0513038 (at node 29)
Injected flit rate average = 0.0674778
	minimum = 0.0397562 (at node 15)
	maximum = 0.102777 (at node 40)
Accepted flit rate average= 0.0674778
	minimum = 0.0509651 (at node 32)
	maximum = 0.0813749 (at node 25)
Injected packet length average = 1.50108
Accepted packet length average = 1.50108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.019 (14 samples)
	minimum = 6 (14 samples)
	maximum = 109.786 (14 samples)
Network latency average = 10.078 (14 samples)
	minimum = 6 (14 samples)
	maximum = 103 (14 samples)
Flit latency average = 10.009 (14 samples)
	minimum = 6 (14 samples)
	maximum = 102.429 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.04765 (14 samples)
	minimum = 0.0423472 (14 samples)
	maximum = 0.0542197 (14 samples)
Accepted packet rate average = 0.04765 (14 samples)
	minimum = 0.0423472 (14 samples)
	maximum = 0.0542197 (14 samples)
Injected flit rate average = 0.0917111 (14 samples)
	minimum = 0.066291 (14 samples)
	maximum = 0.123847 (14 samples)
Accepted flit rate average = 0.0917111 (14 samples)
	minimum = 0.0845608 (14 samples)
	maximum = 0.0978172 (14 samples)
Injected packet size average = 1.92468 (14 samples)
Accepted packet size average = 1.92468 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 26 sec (4706 sec)
gpgpu_simulation_rate = 66400 (inst/sec)
gpgpu_simulation_rate = 1627 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41829
gpu_sim_insn = 23069312
gpu_ipc =     551.5148
gpu_tot_sim_cycle = 7923842
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      42.3471
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343639
gpu_stall_icnt2sh    = 100331
partiton_reqs_in_parallel = 920217
partiton_reqs_in_parallel_total    = 94402484
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      12.0299
partiton_reqs_in_parallel_util = 920217
partiton_reqs_in_parallel_util_total    = 94402484
gpu_sim_cycle_parition_util = 41829
gpu_tot_sim_cycle_parition_util    = 4305922
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9246
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837166
L2_BW  =     446.0914 GB/Sec
L2_BW_total  =      24.3308 GB/Sec
gpu_total_sim_rate=68312

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28843, 28295, 28641, 28346, 28710, 28295, 28656, 28053, 28418, 28078, 28396, 27857, 28374, 27741, 28238, 27582, 28194, 27568, 28048, 27305, 28115, 27405, 27954, 27351, 27825, 27403, 27863, 27232, 27799, 27197, 27665, 26989, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 434252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197274
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1579647	W0_Idle:208043893	W0_Scoreboard:14367625	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 416 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 7923841 
mrq_lat_table:289839 	16233 	25107 	47425 	94100 	138151 	197957 	114288 	72613 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1173823 	707552 	134224 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1684452 	176198 	14834 	4932 	88004 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	939434 	415303 	23027 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197167 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1063 	107 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  8.104683  8.133978  6.706776  6.943168  6.711377  7.137579  8.438253  8.164483  6.738718  6.779236  6.288717  6.558756  7.424403  7.971469  6.369684  6.502781 
dram[1]:  8.042408  8.357447  6.488713  6.864994  6.838002  7.202824  7.855540  8.232012  6.613054  6.987685  6.399549  6.622663  7.718232  7.997139  6.222341  6.421515 
dram[2]:  7.753947  8.316832  6.501699  6.906137  6.962733  7.153257  8.236765  8.030043  6.591173  6.969287  6.382452  6.655334  7.726141  7.971469  6.243850  6.419320 
dram[3]:  7.967524  8.337111  6.454340  6.510808  6.606596  6.972637  8.007143  7.995720  6.644783  6.920635  6.549133  6.797605  7.245796  7.656635  6.209352  6.246531 
dram[4]:  7.994573  8.538462  6.440315  6.468397  6.586854  6.998752  7.740332  8.227273  6.820913  7.183544  6.373453  6.581206  7.100254  7.730290  6.203390  6.388223 
dram[5]:  8.001361  8.279887  6.338871  6.734118  6.783293  7.105196  7.751037  8.071942  6.728028  6.795209  6.233809  6.638597  7.500000  7.916430  6.074611  6.381680 
dram[6]:  7.904570  8.201950  6.222343  6.507955  6.928218  6.882209  7.937589  8.450980  6.658851  6.817527  6.356103  6.698937  7.647059  7.609524  6.209524  6.348862 
dram[7]:  7.877006  8.387465  6.463882  6.365150  7.015038  7.245796  7.851541  8.214076  6.508028  6.744352  6.439773  6.590698  7.584803  7.849719  6.212089  6.478405 
dram[8]:  7.400754  8.191934  6.374165  6.694737  6.990013  7.243871  7.662107  8.200585  6.382022  6.855072  6.406780  6.668235  7.524832  7.699176  6.141658  6.369967 
dram[9]:  8.004076  8.431232  6.357381  6.646172  7.208494  7.219072  7.964489  8.144105  6.451759  6.618161  6.416290  6.533947  7.594851  7.516734  6.341991  6.359392 
dram[10]:  7.818061  8.363636  6.348115  6.660070  6.942999  7.074495  7.621768  8.190059  6.468109  6.683901  6.497136  6.592334  7.454787  7.701923  6.178458  6.532366 
average row locality = 1003761/142542 = 7.041862
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3299      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3313      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3294      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3294      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3315      3314      3316      3320      3295      3295      3266      3267      3427      3428 
total reads: 588738
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2364      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2357      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2287      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415023
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        895       911       632       643      1093      1105       964       981       667       678       899       901       875       850       666       679
dram[1]:        908       926       635       645      1096      1096       970      1009       677       669       914       915       836       846       670       684
dram[2]:        905       958       633       670      1070      1081      1012      1019       663       670       907       910       902       911       671       676
dram[3]:        906       919       633       650      1067      1072      1013      1061       670       677       903       910       896       905       672       710
dram[4]:        912       920       638       662      1126      1131       993       999       671       669       906       932       877       816       686       687
dram[5]:        906       912       634       644      1124      1130      1026       999       669       679       865       865       808       815       685       688
dram[6]:        911       914       658       643      1141      1139       992      1000       667       671       865       865       807       815       679       691
dram[7]:        920       923       635       646      1130      1137      1049      1054       669       669       862       858       808       820       682       678
dram[8]:        913       874       648       689      1125      1167      1030      1038       694       667       845       848       829       835       659       666
dram[9]:        871       878       652       660      1173      1138       994       958       677       681       848       850       833       836       674       699
dram[10]:        886       890       649       633      1098      1105       949       955       674       678       900       906       831       838       672       677
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7725073 n_act=12828 n_pre=12812 n_req=91281 n_rd=214096 n_write=109641 bw_util=0.08019
n_activity=811488 dram_eff=0.7979
bk0: 13816a 7892799i bk1: 13816a 7886583i bk2: 13516a 7894224i bk3: 13512a 7885964i bk4: 13260a 7894476i bk5: 13264a 7888663i bk6: 13256a 7905773i bk7: 13276a 7897751i bk8: 13264a 7903164i bk9: 13264a 7896558i bk10: 13196a 7890030i bk11: 13216a 7884433i bk12: 13060a 7893331i bk13: 13036a 7889223i bk14: 13668a 7893082i bk15: 13676a 7885525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7725145 n_act=12839 n_pre=12823 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.08016
n_activity=811901 dram_eff=0.7972
bk0: 13812a 7892201i bk1: 13832a 7884954i bk2: 13528a 7892854i bk3: 13524a 7888221i bk4: 13268a 7896910i bk5: 13268a 7889580i bk6: 13264a 7902226i bk7: 13264a 7896005i bk8: 13256a 7903112i bk9: 13260a 7896632i bk10: 13176a 7889205i bk11: 13172a 7885929i bk12: 13032a 7895153i bk13: 13040a 7888967i bk14: 13680a 7888820i bk15: 13680a 7881896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63946
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7725175 n_act=12835 n_pre=12819 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.08016
n_activity=811645 dram_eff=0.7974
bk0: 13832a 7891620i bk1: 13820a 7887622i bk2: 13512a 7891389i bk3: 13512a 7886964i bk4: 13260a 7898516i bk5: 13260a 7889911i bk6: 13256a 7908185i bk7: 13280a 7897635i bk8: 13260a 7901761i bk9: 13260a 7898153i bk10: 13192a 7888796i bk11: 13188a 7886962i bk12: 13028a 7895503i bk13: 13032a 7889589i bk14: 13676a 7891115i bk15: 13680a 7885300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724882 n_act=13019 n_pre=13003 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.08014
n_activity=812283 dram_eff=0.7966
bk0: 13816a 7892594i bk1: 13828a 7888751i bk2: 13484a 7893836i bk3: 13484a 7885537i bk4: 13264a 7895116i bk5: 13276a 7888367i bk6: 13260a 7902965i bk7: 13268a 7895887i bk8: 13248a 7905234i bk9: 13252a 7899245i bk10: 13172a 7891702i bk11: 13188a 7885269i bk12: 13060a 7893387i bk13: 13056a 7888942i bk14: 13672a 7887770i bk15: 13696a 7880793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724821 n_act=13004 n_pre=12988 n_req=91245 n_rd=214096 n_write=109541 bw_util=0.08016
n_activity=812444 dram_eff=0.7967
bk0: 13836a 7891477i bk1: 13832a 7888216i bk2: 13484a 7893806i bk3: 13496a 7883937i bk4: 13268a 7895662i bk5: 13260a 7888246i bk6: 13268a 7903548i bk7: 13264a 7895984i bk8: 13252a 7901345i bk9: 13264a 7898722i bk10: 13172a 7889847i bk11: 13180a 7887715i bk12: 13048a 7894097i bk13: 13040a 7889224i bk14: 13708a 7889845i bk15: 13724a 7883032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724847 n_act=13009 n_pre=12993 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.08015
n_activity=813150 dram_eff=0.7959
bk0: 13812a 7895163i bk1: 13824a 7888146i bk2: 13484a 7892796i bk3: 13484a 7887898i bk4: 13260a 7897472i bk5: 13276a 7890569i bk6: 13264a 7904378i bk7: 13276a 7897677i bk8: 13248a 7904366i bk9: 13256a 7897447i bk10: 13200a 7889424i bk11: 13188a 7885232i bk12: 13040a 7894221i bk13: 13032a 7887813i bk14: 13736a 7887413i bk15: 13712a 7885131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61857
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724689 n_act=13015 n_pre=12999 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.08019
n_activity=812665 dram_eff=0.7968
bk0: 13832a 7892292i bk1: 13820a 7885089i bk2: 13500a 7888737i bk3: 13484a 7884512i bk4: 13260a 7899861i bk5: 13272a 7889696i bk6: 13260a 7902408i bk7: 13256a 7896476i bk8: 13268a 7901763i bk9: 13268a 7894791i bk10: 13188a 7888246i bk11: 13180a 7882824i bk12: 13036a 7896261i bk13: 13044a 7887899i bk14: 13752a 7887888i bk15: 13720a 7881220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724985 n_act=12952 n_pre=12936 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.08015
n_activity=812696 dram_eff=0.7963
bk0: 13828a 7891897i bk1: 13820a 7889801i bk2: 13488a 7893230i bk3: 13496a 7881746i bk4: 13260a 7899098i bk5: 13260a 7891299i bk6: 13264a 7901955i bk7: 13268a 7897214i bk8: 13268a 7902631i bk9: 13256a 7898735i bk10: 13172a 7889153i bk11: 13164a 7885807i bk12: 13044a 7894110i bk13: 13032a 7888073i bk14: 13724a 7887731i bk15: 13708a 7882863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62343
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724611 n_act=13056 n_pre=13040 n_req=91256 n_rd=214132 n_write=109611 bw_util=0.08019
n_activity=812718 dram_eff=0.7967
bk0: 13824a 7886462i bk1: 13824a 7886942i bk2: 13476a 7894747i bk3: 13488a 7888066i bk4: 13260a 7900000i bk5: 13280a 7890221i bk6: 13260a 7902344i bk7: 13260a 7897609i bk8: 13292a 7900325i bk9: 13264a 7898852i bk10: 13180a 7888994i bk11: 13176a 7885902i bk12: 13064a 7895704i bk13: 13068a 7889016i bk14: 13704a 7890281i bk15: 13712a 7884152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f69edf02a10 :  mf: uid=20283802, sid16:w16, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (7923841), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724784 n_act=12964 n_pre=12948 n_req=91294 n_rd=214118 n_write=109636 bw_util=0.08019
n_activity=812035 dram_eff=0.7974
bk0: 13816a 7889969i bk1: 13812a 7886977i bk2: 13492a 7890992i bk3: 13488a 7885748i bk4: 13256a 7900024i bk5: 13260a 7891738i bk6: 13268a 7903377i bk7: 13252a 7897713i bk8: 13256a 7902004i bk9: 13264a 7897294i bk10: 13176a 7888861i bk11: 13182a 7883645i bk12: 13068a 7896961i bk13: 13088a 7888245i bk14: 13716a 7889642i bk15: 13724a 7882945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8074450 n_nop=7724769 n_act=13022 n_pre=13006 n_req=91264 n_rd=214096 n_write=109557 bw_util=0.08017
n_activity=811478 dram_eff=0.7977
bk0: 13832a 7889942i bk1: 13820a 7886671i bk2: 13484a 7893887i bk3: 13476a 7889368i bk4: 13256a 7899118i bk5: 13256a 7891138i bk6: 13260a 7901423i bk7: 13256a 7896630i bk8: 13264a 7901329i bk9: 13280a 7895362i bk10: 13180a 7890911i bk11: 13180a 7884775i bk12: 13064a 7895110i bk13: 13068a 7888529i bk14: 13708a 7892266i bk15: 13712a 7887629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61778

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26759, Miss_rate = 0.289, Pending_hits = 44003, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43962, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43937, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43953, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43931, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43961, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43926, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43951, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43964, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43972, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43962, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43960, Reservation_fails = 173
L2_cache_bank[12]: Access = 92447, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43913, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43981, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43978, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43950, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43959, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43989, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43971, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43984, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43976, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43990, Reservation_fails = 137
L2_total_cache_accesses = 2034030
L2_total_cache_misses = 588738
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 967173
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 845861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=4330266
icnt_total_pkts_simt_to_mem=3280106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7594
	minimum = 6
	maximum = 78
Network latency average = 9.96609
	minimum = 6
	maximum = 78
Slowest packet = 3679902
Flit latency average = 9.0972
	minimum = 6
	maximum = 76
Slowest flit = 6833482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0941302
	minimum = 0.0837119 (at node 9)
	maximum = 0.107022 (at node 29)
Accepted packet rate average = 0.0941302
	minimum = 0.0837119 (at node 9)
	maximum = 0.107022 (at node 29)
Injected flit rate average = 0.188199
	minimum = 0.13956 (at node 9)
	maximum = 0.249462 (at node 29)
Accepted flit rate average= 0.188199
	minimum = 0.178182 (at node 35)
	maximum = 0.196483 (at node 6)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0017 (15 samples)
	minimum = 6 (15 samples)
	maximum = 107.667 (15 samples)
Network latency average = 10.0706 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.333 (15 samples)
Flit latency average = 9.94823 (15 samples)
	minimum = 6 (15 samples)
	maximum = 100.667 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0507487 (15 samples)
	minimum = 0.0451048 (15 samples)
	maximum = 0.0577399 (15 samples)
Accepted packet rate average = 0.0507487 (15 samples)
	minimum = 0.0451048 (15 samples)
	maximum = 0.0577399 (15 samples)
Injected flit rate average = 0.0981436 (15 samples)
	minimum = 0.0711756 (15 samples)
	maximum = 0.132222 (15 samples)
Accepted flit rate average = 0.0981436 (15 samples)
	minimum = 0.0908022 (15 samples)
	maximum = 0.104395 (15 samples)
Injected packet size average = 1.93391 (15 samples)
Accepted packet size average = 1.93391 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 52 sec (4912 sec)
gpgpu_simulation_rate = 68312 (inst/sec)
gpgpu_simulation_rate = 1613 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 30967
gpu_sim_insn = 20978048
gpu_ipc =     677.4324
gpu_tot_sim_cycle = 8176959
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      43.6018
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343639
gpu_stall_icnt2sh    = 100361
partiton_reqs_in_parallel = 681274
partiton_reqs_in_parallel_total    = 95322701
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7408
partiton_reqs_in_parallel_util = 681274
partiton_reqs_in_parallel_util_total    = 95322701
gpu_sim_cycle_parition_util = 30967
gpu_tot_sim_cycle_parition_util    = 4347751
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9251
partiton_replys_in_parallel = 67200
partiton_replys_in_parallel_total    = 2034030
L2_BW  =     205.6862 GB/Sec
L2_BW_total  =      24.3566 GB/Sec
gpu_total_sim_rate=71291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30568, 29997, 30389, 30045, 30363, 29997, 30381, 29732, 30143, 29708, 30144, 29559, 30099, 29443, 29963, 29261, 29919, 29247, 29773, 28984, 29840, 29084, 29679, 28862, 29570, 29082, 29588, 28814, 29501, 28876, 29390, 28571, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 434252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197274
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1719926	W0_Idle:208058732	W0_Scoreboard:14594595	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 410 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 8174653 
mrq_lat_table:300883 	16747 	25210 	47511 	95692 	138159 	197957 	114288 	72613 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1235119 	713456 	134224 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1750969 	176362 	14836 	4932 	88516 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	991694 	430115 	23027 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1125 	107 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  7.973226  7.978581  6.533708  6.687356  6.522936  6.876663  8.459822  8.185612  6.478065  6.560864  6.088795  6.367550  7.232440  7.814661  6.183054  6.326203 
dram[1]:  7.945261  8.237569  6.322475  6.695052  6.623256  6.943902  7.819808  8.181295  6.338834  6.736534  6.244832  6.408482  7.554813  7.880056  6.026450  6.227941 
dram[2]:  7.604592  8.125683  6.357377  6.660939  6.777116  6.826923  8.203464  7.897365  6.383592  6.754695  6.161843  6.442329  7.528000  7.875872  6.061539  6.273305 
dram[3]:  7.847167  8.191196  6.245425  6.326063  6.377379  6.708726  7.964986  7.976157  6.394883  6.679442  6.361419  6.553531  7.087609  7.496689  6.054248  6.062372 
dram[4]:  7.812582  8.393512  6.240043  6.255113  6.383408  6.837740  7.637584  8.132857  6.662037  6.937349  6.218852  6.412946  7.000000  7.525965  6.054081  6.237645 
dram[5]:  7.863936  8.145007  6.165781  6.509540  6.560554  6.844765  7.746594  8.072340  6.481398  6.573060  6.078224  6.441209  7.289948  7.763736  5.903482  6.209644 
dram[6]:  7.807086  7.915007  6.053070  6.297180  6.696934  6.708726  7.960729  8.447251  6.420936  6.665509  6.120213  6.517007  7.486093  7.396079  6.044761  6.187891 
dram[7]:  7.734111  8.157319  6.252155  6.199573  6.740521  6.923357  7.842759  8.112696  6.272331  6.563284  6.264995  6.403567  7.403141  7.640541  6.038697  6.265048 
dram[8]:  7.239078  8.064953  6.163656  6.519685  6.788530  6.973072  7.609103  8.111270  6.189044  6.573060  6.275410  6.465090  7.338939  7.537234  6.006085  6.170656 
dram[9]:  7.904509  8.249308  6.142706  6.471572  7.016049  6.925700  7.920613  8.086895  6.225702  6.400666  6.251360  6.304491  7.409150  7.382315  6.168399  6.233438 
dram[10]:  7.698967  8.198074  6.107368  6.441111  6.698469  6.876663  7.553785  8.127143  6.194415  6.431438  6.358407  6.403118  7.313549  7.518568  6.006079  6.348339 
average row locality = 1017108/148246 = 6.860947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3349      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3364      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3363      3366      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3491      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3342      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3342      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3369      3368      3372      3370      3345      3344      3310      3310      3480      3477 
total reads: 597545
bank skew: 3511/3298 = 1.06
chip skew: 54334/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2387      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2392      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2451      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2319      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419563
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        900       915       640       651      1093      1105       966       982       673       684       902       904       878       854       673       686
dram[1]:        912       931       643       652      1096      1096       971      1011       683       676       918       918       840       850       677       691
dram[2]:        910       963       640       677      1071      1082      1013      1020       669       676       910       913       905       915       679       683
dram[3]:        911       923       640       658      1068      1073      1014      1062       676       683       906       913       899       908       679       717
dram[4]:        917       924       646       669      1125      1130       994      1001       678       675       910       935       880       821       693       694
dram[5]:        910       917       641       651      1123      1130      1027      1001       675       685       869       869       812       819       693       695
dram[6]:        916       918       665       650      1141      1138       993      1002       673       677       869       869       811       819       686       699
dram[7]:        924       927       643       653      1129      1135      1050      1054       675       676       865       861       812       824       690       685
dram[8]:        917       879       656       696      1125      1165      1030      1039       700       674       849       852       833       839       667       673
dram[9]:        876       883       659       667      1172      1137       995       960       683       687       852       853       838       841       681       707
dram[10]:        891       895       656       640      1097      1104       951       957       680       684       903       909       836       843       679       684
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776709 n_act=13338 n_pre=13322 n_req=92492 n_rd=217296 n_write=111285 bw_util=0.08081
n_activity=836490 dram_eff=0.7856
bk0: 14020a 7948932i bk1: 14024a 7942648i bk2: 13712a 7949990i bk3: 13712a 7941601i bk4: 13468a 7950013i bk5: 13472a 7944081i bk6: 13456a 7961769i bk7: 13472a 7953724i bk8: 13476a 7958497i bk9: 13480a 7952026i bk10: 13396a 7945779i bk11: 13416a 7940196i bk12: 13240a 7949330i bk13: 13204a 7945405i bk14: 13872a 7948970i bk15: 13876a 7941298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776817 n_act=13343 n_pre=13327 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.08078
n_activity=837016 dram_eff=0.7848
bk0: 14012a 7948288i bk1: 14044a 7941061i bk2: 13732a 7948735i bk3: 13720a 7944102i bk4: 13472a 7952320i bk5: 13472a 7945055i bk6: 13468a 7958158i bk7: 13468a 7952102i bk8: 13484a 7958378i bk9: 13452a 7952120i bk10: 13356a 7945079i bk11: 13364a 7941609i bk12: 13200a 7951302i bk13: 13204a 7945305i bk14: 13896a 7944548i bk15: 13892a 7937493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776855 n_act=13355 n_pre=13339 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.08077
n_activity=836627 dram_eff=0.7851
bk0: 14032a 7947819i bk1: 14024a 7943767i bk2: 13716a 7947232i bk3: 13712a 7942563i bk4: 13460a 7954185i bk5: 13456a 7945296i bk6: 13464a 7964084i bk7: 13480a 7953470i bk8: 13464a 7957285i bk9: 13460a 7953653i bk10: 13388a 7944359i bk11: 13392a 7942571i bk12: 13200a 7951638i bk13: 13192a 7945835i bk14: 13880a 7946911i bk15: 13888a 7941190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776470 n_act=13549 n_pre=13533 n_req=92431 n_rd=217216 n_write=111182 bw_util=0.08077
n_activity=837907 dram_eff=0.7839
bk0: 14016a 7948798i bk1: 14028a 7944812i bk2: 13692a 7949537i bk3: 13696a 7941186i bk4: 13484a 7950404i bk5: 13484a 7943787i bk6: 13460a 7958927i bk7: 13472a 7951799i bk8: 13444a 7960594i bk9: 13456a 7954727i bk10: 13364a 7947456i bk11: 13388a 7940862i bk12: 13224a 7949555i bk13: 13224a 7945085i bk14: 13876a 7943592i bk15: 13908a 7936447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776469 n_act=13502 n_pre=13486 n_req=92459 n_rd=217296 n_write=111197 bw_util=0.08079
n_activity=837904 dram_eff=0.7841
bk0: 14044a 7947653i bk1: 14032a 7944331i bk2: 13688a 7949412i bk3: 13704a 7939431i bk4: 13476a 7951161i bk5: 13468a 7943828i bk6: 13484a 7959217i bk7: 13468a 7951751i bk8: 13452a 7957122i bk9: 13464a 7954307i bk10: 13368a 7945702i bk11: 13372a 7943540i bk12: 13212a 7950362i bk13: 13216a 7945407i bk14: 13916a 7945538i bk15: 13932a 7938889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776497 n_act=13522 n_pre=13506 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.08077
n_activity=838283 dram_eff=0.7836
bk0: 14020a 7951208i bk1: 14020a 7944384i bk2: 13696a 7948510i bk3: 13688a 7943589i bk4: 13472a 7952933i bk5: 13476a 7946008i bk6: 13464a 7960354i bk7: 13472a 7953657i bk8: 13456a 7959886i bk9: 13464a 7952829i bk10: 13384a 7945212i bk11: 13388a 7940873i bk12: 13212a 7950193i bk13: 13204a 7943870i bk14: 13940a 7943218i bk15: 13920a 7940914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776341 n_act=13525 n_pre=13509 n_req=92467 n_rd=217332 n_write=111243 bw_util=0.08081
n_activity=838397 dram_eff=0.7838
bk0: 14024a 7948523i bk1: 14028a 7940981i bk2: 13720a 7944456i bk3: 13696a 7940118i bk4: 13460a 7955388i bk5: 13468a 7945193i bk6: 13456a 7958506i bk7: 13456a 7952426i bk8: 13488a 7957220i bk9: 13460a 7950622i bk10: 13388a 7943814i bk11: 13376a 7938530i bk12: 13208a 7952420i bk13: 13224a 7943937i bk14: 13964a 7943679i bk15: 13916a 7937067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61733
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776395 n_act=13501 n_pre=13485 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.08081
n_activity=839139 dram_eff=0.7831
bk0: 14028a 7948054i bk1: 14040a 7945775i bk2: 13696a 7948881i bk3: 13692a 7937618i bk4: 13496a 7954400i bk5: 13488a 7946465i bk6: 13460a 7957976i bk7: 13472a 7952948i bk8: 13472a 7958067i bk9: 13464a 7954309i bk10: 13372a 7944890i bk11: 13368a 7941549i bk12: 13216a 7950159i bk13: 13208a 7944117i bk14: 13932a 7943525i bk15: 13932a 7938256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776229 n_act=13577 n_pre=13561 n_req=92466 n_rd=217328 n_write=111255 bw_util=0.08081
n_activity=837975 dram_eff=0.7842
bk0: 14040a 7942462i bk1: 14028a 7943067i bk2: 13680a 7950495i bk3: 13684a 7943929i bk4: 13464a 7955471i bk5: 13488a 7945594i bk6: 13472a 7958259i bk7: 13472a 7953381i bk8: 13492a 7955866i bk9: 13464a 7954181i bk10: 13368a 7944892i bk11: 13368a 7941660i bk12: 13244a 7951788i bk13: 13240a 7945142i bk14: 13900a 7946331i bk15: 13924a 7939701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60348
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776414 n_act=13476 n_pre=13460 n_req=92505 n_rd=217324 n_write=111276 bw_util=0.08082
n_activity=837469 dram_eff=0.7847
bk0: 14020a 7946234i bk1: 14020a 7943013i bk2: 13720a 7946530i bk3: 13696a 7941428i bk4: 13456a 7955638i bk5: 13464a 7946997i bk6: 13468a 7959355i bk7: 13456a 7953624i bk8: 13456a 7957526i bk9: 13464a 7952770i bk10: 13368a 7944682i bk11: 13380a 7939159i bk12: 13244a 7953112i bk13: 13260a 7944523i bk14: 13928a 7945376i bk15: 13924a 7938904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61675
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8131950 n_nop=7776287 n_act=13559 n_pre=13543 n_req=92491 n_rd=217332 n_write=111229 bw_util=0.08081
n_activity=837067 dram_eff=0.785
bk0: 14032a 7946131i bk1: 14028a 7942745i bk2: 13688a 7949463i bk3: 13676a 7945008i bk4: 13464a 7954612i bk5: 13464a 7946574i bk6: 13476a 7957260i bk7: 13472a 7952477i bk8: 13488a 7956474i bk9: 13480a 7950738i bk10: 13380a 7946639i bk11: 13376a 7940548i bk12: 13240a 7951337i bk13: 13240a 7944603i bk14: 13920a 7947921i bk15: 13908a 7943325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46608, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46569, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46528, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46541, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46525, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46541, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46537, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27164, Miss_rate = 0.285, Pending_hits = 46562, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46565, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46569, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46572, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46557, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27177, Miss_rate = 0.285, Pending_hits = 46509, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46555, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46552, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46556, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46553, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27167, Miss_rate = 0.284, Pending_hits = 46592, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46584, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46595, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27172, Miss_rate = 0.284, Pending_hits = 46582, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46596, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597545
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1024348
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 903036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63927
	minimum = 6
	maximum = 32
Network latency average = 8.57148
	minimum = 6
	maximum = 32
Slowest packet = 4068306
Flit latency average = 8.68678
	minimum = 6
	maximum = 32
Slowest flit = 7610618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0434024
	minimum = 0.0380256 (at node 18)
	maximum = 0.0496835 (at node 43)
Accepted packet rate average = 0.0434024
	minimum = 0.0380256 (at node 18)
	maximum = 0.0496835 (at node 43)
Injected flit rate average = 0.0651863
	minimum = 0.0380256 (at node 18)
	maximum = 0.0993509 (at node 43)
Accepted flit rate average= 0.0651863
	minimum = 0.0492314 (at node 34)
	maximum = 0.07857 (at node 14)
Injected packet length average = 1.5019
Accepted packet length average = 1.5019
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.854 (16 samples)
	minimum = 6 (16 samples)
	maximum = 102.938 (16 samples)
Network latency average = 9.97687 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97 (16 samples)
Flit latency average = 9.86939 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.375 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0502896 (16 samples)
	minimum = 0.0446624 (16 samples)
	maximum = 0.0572363 (16 samples)
Accepted packet rate average = 0.0502896 (16 samples)
	minimum = 0.0446624 (16 samples)
	maximum = 0.0572363 (16 samples)
Injected flit rate average = 0.0960838 (16 samples)
	minimum = 0.0691037 (16 samples)
	maximum = 0.130167 (16 samples)
Accepted flit rate average = 0.0960838 (16 samples)
	minimum = 0.088204 (16 samples)
	maximum = 0.102781 (16 samples)
Injected packet size average = 1.91061 (16 samples)
Accepted packet size average = 1.91061 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 21 sec (5001 sec)
gpgpu_simulation_rate = 71291 (inst/sec)
gpgpu_simulation_rate = 1635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41889
gpu_sim_insn = 23069952
gpu_ipc =     550.7401
gpu_tot_sim_cycle = 8440998
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      44.9710
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343666
gpu_stall_icnt2sh    = 117405
partiton_reqs_in_parallel = 921531
partiton_reqs_in_parallel_total    = 96003975
partiton_level_parallism =      21.9994
partiton_level_parallism_total  =      11.4827
partiton_reqs_in_parallel_util = 921531
partiton_reqs_in_parallel_util_total    = 96003975
gpu_sim_cycle_parition_util = 41889
gpu_tot_sim_cycle_parition_util    = 4378718
partiton_level_parallism_util =      21.9994
partiton_level_parallism_util_total  =      21.9258
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     446.0317 GB/Sec
L2_BW_total  =      25.8082 GB/Sec
gpu_total_sim_rate=72845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32566, 31941, 32393, 32016, 32361, 31968, 32391, 31703, 32147, 31679, 32142, 31557, 32097, 31441, 31967, 31232, 31917, 31218, 31717, 30955, 31811, 31034, 31650, 30833, 31541, 31026, 31565, 30791, 31451, 30820, 31334, 30575, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 434431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197453
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1770038	W0_Idle:208067639	W0_Scoreboard:15633400	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 396 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 8440997 
mrq_lat_table:326412 	18689 	28463 	53358 	106472 	156570 	221568 	118981 	73125 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1336934 	808251 	134734 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1925525 	198163 	15561 	4970 	88516 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1072998 	476452 	26458 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	66048 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1204 	112 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  7.690673  7.718343  6.422649  6.535457  6.436722  6.764449  7.997423  7.795226  6.349495  6.431493  5.991437  6.179236  7.059158  7.559218  6.043925  6.210173 
dram[1]:  7.590909  7.916262  6.191634  6.580145  6.437306  6.668455  7.405018  7.639606  6.262948  6.595588  6.145936  6.305221  7.183295  7.376191  5.839640  6.114259 
dram[2]:  7.281250  7.809352  6.124278  6.505630  6.640257  6.658432  7.655980  7.579268  6.228940  6.663482  5.904315  6.278443  7.264084  7.524909  5.830478  6.217099 
dram[3]:  7.656874  7.856453  6.118726  6.202544  6.189243  6.497908  7.547445  7.696030  6.368528  6.505700  6.209693  6.410805  6.803728  7.152074  5.887067  5.967772 
dram[4]:  7.432802  8.068153  6.126815  6.010407  6.173783  6.650589  7.450180  7.535758  6.460432  6.801948  6.040423  6.116732  6.635294  7.117107  5.945004  6.014829 
dram[5]:  7.563299  7.694215  5.968926  6.322034  6.448025  6.814286  7.473494  7.800251  6.360689  6.377282  5.879439  6.314257  6.983108  7.562881  5.786987  6.174452 
dram[6]:  7.400000  7.502299  5.919851  6.079578  6.591489  6.458897  7.653893  8.127130  6.220356  6.472709  5.960227  6.250497  7.228705  6.974128  5.932420  6.120869 
dram[7]:  7.404086  7.820144  6.080537  6.039011  6.589172  6.747826  7.537059  7.825758  6.134766  6.444103  6.088178  6.199408  7.075343  7.321513  5.926874  6.170314 
dram[8]:  6.923648  7.672941  5.928037  6.439471  6.565678  6.866298  7.307421  7.860583  6.056786  6.431934  6.092144  6.387589  7.023729  7.349113  5.903373  6.101695 
dram[9]:  7.593714  7.963370  6.122587  6.307157  6.758170  6.806806  7.666255  7.719451  6.161606  6.315948  6.179941  6.138402  7.076310  7.159954  6.129489  6.093985 
dram[10]:  7.406818  7.855422  6.019943  6.323353  6.467708  6.703024  7.276670  7.832071  6.096806  6.348790  6.173700  6.274451  6.985393  7.298472  5.915982  6.180344 
average row locality = 1111686/166892 = 6.661110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3716      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3733      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3733      3735      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3871      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3709      3710      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3710      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3739      3736      3741      3739      3715      3711      3679      3678      3860      3858 
total reads: 663166
bank skew: 3897/3666 = 1.06
chip skew: 60302/60264 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2545      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2468      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448520
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        865       880       627       639      1044      1055       926       943       658       669       867       870       844       823       658       670
dram[1]:        876       895       630       639      1047      1047       933       968       667       662       882       882       809       819       661       675
dram[2]:        874       923       629       663      1024      1034       970       978       654       662       875       879       869       878       664       668
dram[3]:        875       888       627       644      1021      1025       972      1016       661       668       871       878       864       872       664       700
dram[4]:        881       889       633       655      1073      1079       953       959       662       660       874       898       846       792       676       678
dram[5]:        875       882       629       638      1072      1079       983       960       659       670       837       838       784       790       676       678
dram[6]:        880       882       650       637      1087      1086       952       960       658       663       836       837       783       791       671       681
dram[7]:        887       891       630       640      1077      1084      1004      1009       660       661       834       831       784       796       673       669
dram[8]:        881       846       642       680      1073      1110       986       995       682       659       820       822       804       809       652       658
dram[9]:        844       850       645       653      1116      1086       954       923       669       672       821       823       808       810       665       689
dram[10]:        858       862       642       630      1047      1055       913       919       664       669       868       875       805       813       663       669
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816928 n_act=14958 n_pre=14942 n_req=101082 n_rd=241132 n_write=121770 bw_util=0.08841
n_activity=912916 dram_eff=0.795
bk0: 15560a 8007764i bk1: 15560a 8000066i bk2: 15216a 8009555i bk3: 15220a 7998971i bk4: 14940a 8010397i bk5: 14944a 8003873i bk6: 14936a 8020952i bk7: 14948a 8013904i bk8: 14948a 8018769i bk9: 14940a 8011813i bk10: 14864a 8005431i bk11: 14888a 7997653i bk12: 14712a 8009025i bk13: 14672a 8003926i bk14: 15392a 8008229i bk15: 15392a 7999785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816804 n_act=15068 n_pre=15052 n_req=101067 n_rd=241104 n_write=121702 bw_util=0.08838
n_activity=913452 dram_eff=0.7944
bk0: 15552a 8005887i bk1: 15576a 7998610i bk2: 15236a 8007419i bk3: 15232a 8001763i bk4: 14944a 8012904i bk5: 14952a 8003324i bk6: 14940a 8018212i bk7: 14940a 8009740i bk8: 14956a 8016955i bk9: 14928a 8011003i bk10: 14828a 8004309i bk11: 14840a 8000713i bk12: 14672a 8011019i bk13: 14684a 8002624i bk14: 15420a 8002456i bk15: 15404a 7995372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816772 n_act=15085 n_pre=15069 n_req=101042 n_rd=241076 n_write=121728 bw_util=0.08838
n_activity=913001 dram_eff=0.7948
bk0: 15568a 8005329i bk1: 15564a 8001900i bk2: 15224a 8005272i bk3: 15224a 7998785i bk4: 14928a 8014125i bk5: 14928a 8003869i bk6: 14944a 8020659i bk7: 14956a 8011976i bk8: 14936a 8017410i bk9: 14928a 8013701i bk10: 14876a 8002269i bk11: 14864a 8000343i bk12: 14664a 8010307i bk13: 14672a 8002838i bk14: 15400a 8003113i bk15: 15400a 7999327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816589 n_act=15232 n_pre=15216 n_req=101016 n_rd=241056 n_write=121637 bw_util=0.08836
n_activity=914204 dram_eff=0.7935
bk0: 15552a 8008515i bk1: 15564a 8002473i bk2: 15188a 8009195i bk3: 15196a 7998993i bk4: 14956a 8009121i bk5: 14960a 8001766i bk6: 14932a 8019230i bk7: 14944a 8011916i bk8: 14916a 8022580i bk9: 14932a 8014403i bk10: 14844a 8006207i bk11: 14860a 7999573i bk12: 14696a 8008047i bk13: 14708a 8002258i bk14: 15384a 8002514i bk15: 15424a 7995336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69254
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816232 n_act=15313 n_pre=15297 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.0884
n_activity=914246 dram_eff=0.7939
bk0: 15588a 8004611i bk1: 15568a 8001673i bk2: 15184a 8009252i bk3: 15220a 7995716i bk4: 14952a 8008823i bk5: 14940a 8002795i bk6: 14956a 8019365i bk7: 14948a 8009410i bk8: 14932a 8015843i bk9: 14940a 8013617i bk10: 14836a 8004460i bk11: 14852a 8000235i bk12: 14692a 8007867i bk13: 14688a 8002126i bk14: 15436a 8003563i bk15: 15464a 7995460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816603 n_act=15188 n_pre=15172 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.08837
n_activity=914609 dram_eff=0.7933
bk0: 15556a 8009895i bk1: 15556a 8001110i bk2: 15196a 8005851i bk3: 15196a 8000078i bk4: 14940a 8012535i bk5: 14944a 8005392i bk6: 14940a 8021614i bk7: 14944a 8013522i bk8: 14932a 8020060i bk9: 14948a 8012229i bk10: 14864a 8002884i bk11: 14860a 7998446i bk12: 14684a 8008554i bk13: 14672a 8002305i bk14: 15464a 8001125i bk15: 15440a 7999506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816270 n_act=15284 n_pre=15268 n_req=101063 n_rd=241192 n_write=121716 bw_util=0.08841
n_activity=914883 dram_eff=0.7933
bk0: 15568a 8005942i bk1: 15568a 7998254i bk2: 15216a 8003845i bk3: 15196a 7997431i bk4: 14936a 8015459i bk5: 14944a 8003173i bk6: 14928a 8019371i bk7: 14928a 8013058i bk8: 14964a 8016657i bk9: 14936a 8010052i bk10: 14868a 8002668i bk11: 14852a 7996268i bk12: 14680a 8011922i bk13: 14692a 8001403i bk14: 15484a 8002202i bk15: 15432a 7995443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68242
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816542 n_act=15197 n_pre=15181 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.08839
n_activity=915438 dram_eff=0.7926
bk0: 15568a 8006564i bk1: 15572a 8003567i bk2: 15192a 8007075i bk3: 15200a 7994283i bk4: 14972a 8014265i bk5: 14964a 8005247i bk6: 14932a 8018248i bk7: 14940a 8012399i bk8: 14940a 8018602i bk9: 14944a 8014194i bk10: 14852a 8003328i bk11: 14836a 7999071i bk12: 14692a 8008667i bk13: 14676a 8001492i bk14: 15448a 8002352i bk15: 15456a 7995785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816327 n_act=15252 n_pre=15236 n_req=101061 n_rd=241188 n_write=121727 bw_util=0.08841
n_activity=914255 dram_eff=0.7939
bk0: 15588a 7999618i bk1: 15564a 8000681i bk2: 15188a 8007034i bk3: 15184a 8002172i bk4: 14936a 8015358i bk5: 14956a 8005195i bk6: 14956a 8018012i bk7: 14944a 8013521i bk8: 14972a 8015530i bk9: 14940a 8014259i bk10: 14836a 8002517i bk11: 14840a 7999191i bk12: 14716a 8009171i bk13: 14708a 8003697i bk14: 15420a 8004729i bk15: 15440a 7998459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816616 n_act=15090 n_pre=15074 n_req=101106 n_rd=241192 n_write=121758 bw_util=0.08842
n_activity=913801 dram_eff=0.7944
bk0: 15560a 8004196i bk1: 15560a 8000417i bk2: 15216a 8005425i bk3: 15204a 7998429i bk4: 14936a 8014620i bk5: 14940a 8005698i bk6: 14940a 8020460i bk7: 14920a 8013459i bk8: 14928a 8017050i bk9: 14944a 8011872i bk10: 14840a 8003776i bk11: 14860a 7996006i bk12: 14716a 8011119i bk13: 14736a 8002042i bk14: 15444a 8004971i bk15: 15448a 7995725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8209730 n_nop=7816370 n_act=15226 n_pre=15210 n_req=101096 n_rd=241208 n_write=121716 bw_util=0.08841
n_activity=913354 dram_eff=0.7947
bk0: 15572a 8004648i bk1: 15564a 7999622i bk2: 15184a 8008005i bk3: 15180a 8002127i bk4: 14940a 8012972i bk5: 14944a 8005325i bk6: 14956a 8016907i bk7: 14944a 8012565i bk8: 14964a 8015499i bk9: 14956a 8010214i bk10: 14860a 8003054i bk11: 14844a 7999140i bk12: 14716a 8008756i bk13: 14712a 8003094i bk14: 15440a 8007327i bk15: 15432a 8000779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30142, Miss_rate = 0.288, Pending_hits = 49582, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49541, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49502, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49517, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49497, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49517, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49508, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49536, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49538, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30155, Miss_rate = 0.289, Pending_hits = 49544, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49546, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49530, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30161, Miss_rate = 0.289, Pending_hits = 49484, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49528, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49525, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49528, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30153, Miss_rate = 0.289, Pending_hits = 49528, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49566, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49560, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49572, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30158, Miss_rate = 0.288, Pending_hits = 49557, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49571, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663166
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1089777
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7867
	minimum = 6
	maximum = 102
Network latency average = 9.96412
	minimum = 6
	maximum = 88
Slowest packet = 4207695
Flit latency average = 9.10413
	minimum = 6
	maximum = 86
Slowest flit = 7821805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0941176
	minimum = 0.0837471 (at node 24)
	maximum = 0.107131 (at node 48)
Accepted packet rate average = 0.0941176
	minimum = 0.0837471 (at node 24)
	maximum = 0.107131 (at node 48)
Injected flit rate average = 0.188113
	minimum = 0.139634 (at node 24)
	maximum = 0.249367 (at node 48)
Accepted flit rate average= 0.188113
	minimum = 0.178094 (at node 43)
	maximum = 0.196476 (at node 19)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8501 (17 samples)
	minimum = 6 (17 samples)
	maximum = 102.882 (17 samples)
Network latency average = 9.97612 (17 samples)
	minimum = 6 (17 samples)
	maximum = 96.4706 (17 samples)
Flit latency average = 9.82437 (17 samples)
	minimum = 6 (17 samples)
	maximum = 95.7647 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0528677 (17 samples)
	minimum = 0.0469615 (17 samples)
	maximum = 0.0601713 (17 samples)
Accepted packet rate average = 0.0528677 (17 samples)
	minimum = 0.0469615 (17 samples)
	maximum = 0.0601713 (17 samples)
Injected flit rate average = 0.101497 (17 samples)
	minimum = 0.0732526 (17 samples)
	maximum = 0.137179 (17 samples)
Accepted flit rate average = 0.101497 (17 samples)
	minimum = 0.0934917 (17 samples)
	maximum = 0.108292 (17 samples)
Injected packet size average = 1.91984 (17 samples)
Accepted packet size average = 1.91984 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 51 sec (5211 sec)
gpgpu_simulation_rate = 72845 (inst/sec)
gpgpu_simulation_rate = 1619 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 31168
gpu_sim_insn = 20984576
gpu_ipc =     673.2731
gpu_tot_sim_cycle = 8694316
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      46.0743
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343666
gpu_stall_icnt2sh    = 117423
partiton_reqs_in_parallel = 685696
partiton_reqs_in_parallel_total    = 96925506
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2270
partiton_reqs_in_parallel_util = 685696
partiton_reqs_in_parallel_util_total    = 96925506
gpu_sim_cycle_parition_util = 31168
gpu_tot_sim_cycle_parition_util    = 4420607
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9264
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =     209.4201 GB/Sec
L2_BW_total  =      25.8070 GB/Sec
gpu_total_sim_rate=75525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34314, 33666, 34046, 33646, 34109, 33670, 34116, 33428, 33872, 33381, 33890, 33259, 33845, 32974, 33692, 32934, 33665, 32920, 33442, 32657, 33464, 32736, 33375, 32535, 33266, 32728, 33290, 32470, 33199, 32522, 33059, 32107, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 434431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197453
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1912243	W0_Idle:208093702	W0_Scoreboard:15870963	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 391 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 8692011 
mrq_lat_table:338257 	19435 	28623 	53488 	107918 	156582 	221568 	118981 	73125 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1399276 	814773 	134734 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1993189 	198350 	15561 	4970 	89527 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1126158 	491899 	26459 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	66304 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1267 	112 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  7.587558  7.490352  6.253891  6.337266  6.169608  6.522821  7.723927  7.673171  6.158607  6.270137  5.873733  6.002817  6.926049  7.438763  5.887691  6.041513 
dram[1]:  7.430665  7.778563  6.060207  6.413930  6.258449  6.461538  7.300813  7.516706  6.090735  6.341633  5.980226  6.102687  7.040495  7.238150  5.690373  5.941123 
dram[2]:  7.057693  7.614319  5.949168  6.273879  6.401831  6.464543  7.444445  7.386417  6.005650  6.447822  5.772645  6.104406  7.000000  7.305717  5.648276  6.023875 
dram[3]:  7.458145  7.715456  5.929824  6.036654  6.069431  6.311623  7.393654  7.617434  6.159729  6.275148  6.042776  6.206628  6.628964  6.982203  5.747147  5.807965 
dram[4]:  7.199564  7.934940  5.921587  5.841053  5.983840  6.440123  7.300464  7.409412  6.342629  6.606846  5.886932  5.996230  6.576076  6.922652  5.778559  5.905576 
dram[5]:  7.392817  7.519954  5.767505  6.097816  6.270189  6.540541  7.359485  7.710784  6.179612  6.170378  5.758590  6.176528  6.847162  7.371765  5.644940  6.018365 
dram[6]:  7.305216  7.310841  5.766816  5.921587  6.372211  6.228487  7.497013  7.900878  6.046445  6.291214  5.828911  6.099617  7.055180  6.824619  5.806708  5.987226 
dram[7]:  7.126214  7.536530  5.910846  5.868493  6.374873  6.530083  7.373974  7.728167  5.911029  6.297725  5.881810  6.037987  6.925967  7.118182  5.789427  6.013749 
dram[8]:  6.754852  7.445321  5.753805  6.287537  6.339718  6.606918  7.228735  7.670732  5.876498  6.192420  5.939309  6.212121  6.834783  7.158314  5.778464  5.973588 
dram[9]:  7.390380  7.754406  5.972119  6.131805  6.565762  6.563674  7.574699  7.574186  6.028356  6.139557  5.991533  5.934884  6.841132  7.021205  5.940325  5.947464 
dram[10]:  7.246981  7.626590  5.870082  6.095916  6.221126  6.464543  7.126840  7.723587  5.893911  6.211090  6.012264  6.101532  6.703940  7.127128  5.750219  6.059150 
average row locality = 1126025/173646 = 6.484601
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3766      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3789      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3794      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3786      3762      3764      3721      3724      3902      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3785      3788      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3929      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3771      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3760      3760      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3767      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3793      3789      3799      3793      3769      3765      3729      3724      3916      3912 
total reads: 672642
bank skew: 3955/3713 = 1.07
chip skew: 61175/61123 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2497      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2584      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2577      2595      2604      2550      2553      2644      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2599      2597      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2601      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2500      2498      2590      2592      2604      2605      2566      2555      2645      2644 
total reads: 453383
bank skew: 2659/2491 = 1.07
chip skew: 41252/41187 = 1.00
average mf latency per bank:
dram[0]:        869       884       634       645      1044      1055       928       944       663       674       871       872       847       826       663       676
dram[1]:        880       898       637       645      1047      1047       934       969       673       668       884       885       812       822       667       681
dram[2]:        877       926       635       669      1024      1034       972       979       659       667       877       881       872       881       670       674
dram[3]:        878       892       634       651      1022      1026       973      1016       666       673       874       881       867       874       670       706
dram[4]:        885       892       639       661      1074      1079       954       961       668       666       877       901       849       796       681       684
dram[5]:        879       885       636       644      1072      1078       984       961       665       676       840       841       788       793       682       684
dram[6]:        884       885       657       644      1086      1086       954       960       663       668       840       840       786       794       676       687
dram[7]:        890       894       636       646      1077      1083      1004      1009       665       666       836       834       788       799       679       676
dram[8]:        884       850       648       686      1072      1110       987       995       688       664       823       826       807       811       659       665
dram[9]:        847       854       651       660      1116      1085       955       924       674       678       824       826       811       814       670       695
dram[10]:        861       866       649       636      1047      1055       915       921       669       674       871       877       808       816       669       675
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7868417 n_act=15560 n_pre=15544 n_req=102377 n_rd=244556 n_write=123526 bw_util=0.08904
n_activity=940949 dram_eff=0.7824
bk0: 15764a 8064244i bk1: 15780a 8056124i bk2: 15424a 8065662i bk3: 15460a 8054825i bk4: 15164a 8065949i bk5: 15152a 8059483i bk6: 15164a 8076656i bk7: 15164a 8069993i bk8: 15152a 8074575i bk9: 15180a 8067503i bk10: 15064a 8061524i bk11: 15104a 8053422i bk12: 14900a 8065299i bk13: 14852a 8060423i bk14: 15624a 8064116i bk15: 15608a 8055754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7868349 n_act=15650 n_pre=15634 n_req=102358 n_rd=244508 n_write=123462 bw_util=0.08901
n_activity=940997 dram_eff=0.7821
bk0: 15772a 8062227i bk1: 15796a 8054809i bk2: 15448a 8063627i bk3: 15468a 8057722i bk4: 15152a 8068667i bk5: 15168a 8059010i bk6: 15156a 8074212i bk7: 15164a 8065734i bk8: 15184a 8072554i bk9: 15156a 8066488i bk10: 15024a 8060270i bk11: 15036a 8056582i bk12: 14856a 8067386i bk13: 14856a 8059054i bk14: 15644a 8058408i bk15: 15628a 8051174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867899 n_act=15764 n_pre=15748 n_req=102389 n_rd=244628 n_write=123564 bw_util=0.08907
n_activity=942499 dram_eff=0.7813
bk0: 15796a 8061281i bk1: 15792a 8058059i bk2: 15440a 8061176i bk3: 15440a 8054561i bk4: 15164a 8069691i bk5: 15164a 8059449i bk6: 15172a 8076592i bk7: 15192a 8067844i bk8: 15176a 8072968i bk9: 15148a 8069613i bk10: 15080a 8058323i bk11: 15080a 8056167i bk12: 14860a 8066229i bk13: 14852a 8059150i bk14: 15632a 8058798i bk15: 15640a 8054922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7868070 n_act=15836 n_pre=15820 n_req=102312 n_rd=244492 n_write=123385 bw_util=0.08899
n_activity=942670 dram_eff=0.7805
bk0: 15772a 8064787i bk1: 15788a 8058821i bk2: 15416a 8065023i bk3: 15428a 8054890i bk4: 15152a 8065220i bk5: 15188a 8057474i bk6: 15152a 8075230i bk7: 15160a 8068036i bk8: 15148a 8078307i bk9: 15144a 8070151i bk10: 15048a 8062088i bk11: 15056a 8055482i bk12: 14884a 8064334i bk13: 14896a 8058616i bk14: 15608a 8058506i bk15: 15652a 8051007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867897 n_act=15889 n_pre=15873 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.08901
n_activity=941674 dram_eff=0.7815
bk0: 15808a 8060809i bk1: 15788a 8058093i bk2: 15436a 8064937i bk3: 15432a 8051600i bk4: 15148a 8064637i bk5: 15160a 8058509i bk6: 15176a 8075314i bk7: 15156a 8065624i bk8: 15140a 8071923i bk9: 15152a 8069431i bk10: 15032a 8060403i bk11: 15044a 8056310i bk12: 14860a 8064497i bk13: 14868a 8058481i bk14: 15668a 8059331i bk15: 15676a 8051602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7868070 n_act=15791 n_pre=15775 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.08901
n_activity=942820 dram_eff=0.7806
bk0: 15768a 8066267i bk1: 15780a 8057343i bk2: 15420a 8061411i bk3: 15404a 8055843i bk4: 15156a 8068361i bk5: 15172a 8060831i bk6: 15144a 8077832i bk7: 15152a 8069693i bk8: 15156a 8075886i bk9: 15164a 8067928i bk10: 15076a 8059040i bk11: 15072a 8054581i bk12: 14876a 8064887i bk13: 14864a 8058482i bk14: 15704a 8056912i bk15: 15652a 8055631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66971
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867797 n_act=15875 n_pre=15859 n_req=102354 n_rd=244596 n_write=123476 bw_util=0.08904
n_activity=942309 dram_eff=0.7812
bk0: 15768a 8062460i bk1: 15800a 8054304i bk2: 15428a 8059914i bk3: 15404a 8053468i bk4: 15156a 8071187i bk5: 15176a 8058758i bk6: 15136a 8075405i bk7: 15164a 8068726i bk8: 15176a 8072474i bk9: 15160a 8065782i bk10: 15068a 8058741i bk11: 15060a 8052163i bk12: 14868a 8068154i bk13: 14864a 8057548i bk14: 15716a 8058159i bk15: 15652a 8051536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67122
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867837 n_act=15840 n_pre=15824 n_req=102362 n_rd=244700 n_write=123402 bw_util=0.08905
n_activity=944045 dram_eff=0.7798
bk0: 15800a 8062332i bk1: 15808a 8059511i bk2: 15428a 8062764i bk3: 15412a 8050281i bk4: 15188a 8070017i bk5: 15176a 8060950i bk6: 15152a 8074260i bk7: 15152a 8068631i bk8: 15188a 8074072i bk9: 15152a 8070155i bk10: 15084a 8059047i bk11: 15044a 8054902i bk12: 14888a 8064949i bk13: 14876a 8057701i bk14: 15684a 8058185i bk15: 15668a 8051656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6707
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867738 n_act=15875 n_pre=15859 n_req=102365 n_rd=244628 n_write=123503 bw_util=0.08905
n_activity=942904 dram_eff=0.7808
bk0: 15820a 8055680i bk1: 15796a 8056669i bk2: 15416a 8062891i bk3: 15392a 8058278i bk4: 15168a 8070965i bk5: 15184a 8060777i bk6: 15164a 8074149i bk7: 15172a 8069420i bk8: 15184a 8071391i bk9: 15160a 8069856i bk10: 15040a 8058434i bk11: 15040a 8055167i bk12: 14912a 8065356i bk13: 14904a 8059806i bk14: 15624a 8060876i bk15: 15652a 8054529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66271
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7868023 n_act=15703 n_pre=15687 n_req=102416 n_rd=244656 n_write=123534 bw_util=0.08907
n_activity=942124 dram_eff=0.7816
bk0: 15800a 8060222i bk1: 15780a 8056574i bk2: 15436a 8061337i bk3: 15404a 8054358i bk4: 15156a 8070454i bk5: 15164a 8061455i bk6: 15152a 8076698i bk7: 15140a 8069364i bk8: 15144a 8073014i bk9: 15152a 8067786i bk10: 15068a 8059700i bk11: 15076a 8051822i bk12: 14916a 8067091i bk13: 14920a 8058297i bk14: 15680a 8060711i bk15: 15668a 8051611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8267603 n_nop=7867695 n_act=15864 n_pre=15848 n_req=102414 n_rd=244700 n_write=123496 bw_util=0.08907
n_activity=941831 dram_eff=0.7819
bk0: 15816a 8060677i bk1: 15792a 8055729i bk2: 15392a 8064124i bk3: 15408a 8057815i bk4: 15180a 8068432i bk5: 15156a 8060999i bk6: 15172a 8072955i bk7: 15156a 8068600i bk8: 15196a 8071122i bk9: 15172a 8066042i bk10: 15076a 8058941i bk11: 15060a 8055028i bk12: 14916a 8064488i bk13: 14896a 8059435i bk14: 15664a 8063077i bk15: 15648a 8056873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30564, Miss_rate = 0.284, Pending_hits = 52172, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52146, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30559, Miss_rate = 0.284, Pending_hits = 52093, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 52102, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30580, Miss_rate = 0.284, Pending_hits = 52096, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52112, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30545, Miss_rate = 0.284, Pending_hits = 52107, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30578, Miss_rate = 0.284, Pending_hits = 52135, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30567, Miss_rate = 0.284, Pending_hits = 52129, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30569, Miss_rate = 0.284, Pending_hits = 52122, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52142, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 52107, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30579, Miss_rate = 0.284, Pending_hits = 52063, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 52140, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30603, Miss_rate = 0.284, Pending_hits = 52121, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52123, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30582, Miss_rate = 0.284, Pending_hits = 52116, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52180, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30588, Miss_rate = 0.284, Pending_hits = 52164, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52148, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30603, Miss_rate = 0.284, Pending_hits = 52151, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52172, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672642
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1146841
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1025526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62563
	minimum = 6
	maximum = 29
Network latency average = 8.5487
	minimum = 6
	maximum = 28
Slowest packet = 4596948
Flit latency average = 8.65309
	minimum = 6
	maximum = 28
Slowest flit = 8600444
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441903
	minimum = 0.0386627 (at node 17)
	maximum = 0.0510315 (at node 42)
Accepted packet rate average = 0.0441903
	minimum = 0.0386627 (at node 17)
	maximum = 0.0510315 (at node 42)
Injected flit rate average = 0.0664498
	minimum = 0.0388552 (at node 17)
	maximum = 0.101919 (at node 42)
Accepted flit rate average= 0.0664498
	minimum = 0.050085 (at node 40)
	maximum = 0.0799564 (at node 20)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7265 (18 samples)
	minimum = 6 (18 samples)
	maximum = 98.7778 (18 samples)
Network latency average = 9.89682 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92.6667 (18 samples)
Flit latency average = 9.7593 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0523856 (18 samples)
	minimum = 0.0465004 (18 samples)
	maximum = 0.0596636 (18 samples)
Accepted packet rate average = 0.0523856 (18 samples)
	minimum = 0.0465004 (18 samples)
	maximum = 0.0596636 (18 samples)
Injected flit rate average = 0.0995502 (18 samples)
	minimum = 0.0713416 (18 samples)
	maximum = 0.13522 (18 samples)
Accepted flit rate average = 0.0995502 (18 samples)
	minimum = 0.0910802 (18 samples)
	maximum = 0.106718 (18 samples)
Injected packet size average = 1.90033 (18 samples)
Accepted packet size average = 1.90033 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 24 sec (5304 sec)
gpgpu_simulation_rate = 75525 (inst/sec)
gpgpu_simulation_rate = 1639 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42089
gpu_sim_insn = 23071232
gpu_ipc =     548.1535
gpu_tot_sim_cycle = 8958555
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      47.2906
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343673
gpu_stall_icnt2sh    = 134042
partiton_reqs_in_parallel = 925951
partiton_reqs_in_parallel_total    = 97611202
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =      10.9992
partiton_reqs_in_parallel_util = 925951
partiton_reqs_in_parallel_util_total    = 97611202
gpu_sim_cycle_parition_util = 42089
gpu_tot_sim_cycle_parition_util    = 4451775
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9270
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     445.0653 GB/Sec
L2_BW_total  =      27.1368 GB/Sec
gpu_total_sim_rate=76818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36285, 35664, 36044, 35650, 36053, 35647, 36093, 35405, 35849, 35358, 35901, 35257, 35822, 34951, 35669, 34911, 35621, 34903, 35440, 34619, 35462, 34707, 35346, 34491, 35264, 34699, 35261, 34448, 35197, 34445, 35030, 34090, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 434541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197563
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1962570	W0_Idle:208102683	W0_Scoreboard:16916083	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 379 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 8958554 
mrq_lat_table:361825 	21512 	31896 	59674 	119465 	176386 	244778 	123916 	73665 	7964 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1497393 	913648 	135374 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	2169412 	219133 	16172 	4982 	89527 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1207863 	538210 	29515 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	132864 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1348 	116 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  7.381198  7.193775  6.101487  6.144113  6.006173  6.281106  7.324731  7.246809  6.098143  6.097002  5.737759  5.841484  6.608527  7.047619  5.760940  5.838259 
dram[1]:  6.961090  7.350103  5.801660  6.243968  6.115799  6.298245  6.929807  7.219048  5.931272  6.146928  5.774707  5.946598  6.683693  6.932790  5.448012  5.820932 
dram[2]:  6.626617  7.190763  5.729286  6.099563  6.193460  6.214221  7.033986  7.123045  5.772955  6.242754  5.554574  5.926307  6.709073  6.831326  5.454336  5.923333 
dram[3]:  7.025540  7.377709  5.765534  5.890863  6.011474  6.113799  7.040289  7.299036  5.946552  6.097259  5.770067  6.008703  6.426956  6.580521  5.606635  5.667197 
dram[4]:  6.806452  7.687836  5.763877  5.700408  5.800170  6.236264  6.993846  7.008214  6.088183  6.524125  5.692244  5.822934  6.244505  6.583575  5.600943  5.717496 
dram[5]:  7.161323  7.106151  5.640194  5.982803  6.094897  6.344507  7.212089  7.300107  6.107269  6.013937  5.563154  6.040210  6.490476  7.051814  5.551751  5.808007 
dram[6]:  6.922481  7.000000  5.610620  5.776763  6.173321  6.082962  7.156842  7.436681  5.853514  6.160571  5.606159  5.960276  6.710345  6.629016  5.637154  5.795769 
dram[7]:  6.837786  7.278455  5.766556  5.658279  6.101968  6.359477  7.096976  7.349189  5.761468  6.122449  5.717949  5.786253  6.492381  6.752230  5.665871  5.824203 
dram[8]:  6.537830  7.085064  5.591968  6.080490  6.136158  6.403377  6.889788  7.416122  5.735270  6.054386  5.739817  6.057118  6.472538  6.933943  5.626287  5.920067 
dram[9]:  7.018591  7.420725  5.911640  6.023356  6.364146  6.431947  7.063212  7.150210  5.858475  6.024412  5.875106  5.787625  6.599034  6.778770  5.719101  5.745968 
dram[10]:  6.835878  7.268763  5.742574  5.839061  6.052398  6.262867  6.763132  7.466009  5.676495  6.023519  5.855085  5.832911  6.401309  6.858292  5.545171  5.932444 
average row locality = 1221166/195022 = 6.261683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4332      4233      4243      4158      4159      4157      4159      4157      4163      4136      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4161      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4166      4169      4164      4156      4142      4140      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4155      4131      4133      4090      4092      4283      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4155      4156      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4330      4231      4225      4158      4163      4153      4154      4155      4160      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4308      4296 
dram[7]:      4335      4336      4232      4232      4167      4162      4155      4156      4167      4158      4141      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4225      4224      4160      4165      4162      4161      4166      4160      4131      4128      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4137      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4164      4159      4171      4162      4136      4135      4102      4095      4300      4293 
total reads: 738388
bank skew: 4338/4080 = 1.06
chip skew: 67167/67095 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2651      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2736      2779      2776      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2741      2770      2771      2729      2732      2815      2825 
dram[4]:      2838      2815      2725      2746      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2650      2651      2648      2657      2734      2744      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2826      2734      2739      2655      2649      2651      2642      2741      2742      2772      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2737      2726      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2660      2650      2760      2753      2773      2777      2741      2729      2820      2820 
total reads: 482778
bank skew: 2838/2642 = 1.07
chip skew: 43930/43845 = 1.00
average mf latency per bank:
dram[0]:        840       856       623       635      1003      1013       895       911       650       662       842       845       819       799       650       663
dram[1]:        850       867       625       635      1006      1006       901       933       659       654       854       855       787       797       653       667
dram[2]:        848       893       625       656       984       994       936       943       647       655       847       852       842       851       657       661
dram[3]:        849       861       623       639       982       986       937       978       653       660       844       851       836       844       657       689
dram[4]:        854       863       628       648      1030      1036       919       926       655       654       847       869       820       772       667       670
dram[5]:        849       856       625       633      1029      1035       947       927       652       663       813       814       764       770       667       670
dram[6]:        853       855       645       632      1041      1042       919       926       650       655       812       814       763       771       663       673
dram[7]:        860       865       625       635      1033      1040       967       972       652       654       809       809       764       776       664       662
dram[8]:        854       823       636       671      1030      1064       949       958       673       653       797       801       782       787       646       651
dram[9]:        820       828       640       648      1068      1042       920       891       660       664       798       801       786       789       656       679
dram[10]:        834       838       637       626      1007      1014       883       890       656       662       842       849       783       791       656       661
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7908318 n_act=17441 n_pre=17425 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.09647
n_activity=1017632 dram_eff=0.7912
bk0: 17300a 8122134i bk1: 17328a 8110384i bk2: 16932a 8123855i bk3: 16972a 8110163i bk4: 16632a 8124812i bk5: 16636a 8116257i bk6: 16628a 8134931i bk7: 16636a 8127042i bk8: 16628a 8134717i bk9: 16652a 8123619i bk10: 16544a 8119866i bk11: 16572a 8110589i bk12: 16376a 8122966i bk13: 16336a 8116161i bk14: 17144a 8120465i bk15: 17140a 8110394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7908009 n_act=17624 n_pre=17608 n_req=111024 n_rd=268440 n_write=134074 bw_util=0.09646
n_activity=1017846 dram_eff=0.7909
bk0: 17312a 8118381i bk1: 17332a 8110793i bk2: 16956a 8119225i bk3: 16968a 8115177i bk4: 16624a 8128136i bk5: 16640a 8117030i bk6: 16644a 8131621i bk7: 16640a 8124046i bk8: 16656a 8130845i bk9: 16632a 8123105i bk10: 16508a 8115890i bk11: 16524a 8113559i bk12: 16332a 8125514i bk13: 16336a 8115685i bk14: 17172a 8113267i bk15: 17164a 8106623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907436 n_act=17798 n_pre=17782 n_req=111064 n_rd=268584 n_write=134155 bw_util=0.09651
n_activity=1019322 dram_eff=0.7902
bk0: 17344a 8115798i bk1: 17336a 8112484i bk2: 16956a 8116670i bk3: 16952a 8110196i bk4: 16644a 8126764i bk5: 16656a 8116338i bk6: 16664a 8133070i bk7: 16676a 8125079i bk8: 16656a 8128790i bk9: 16624a 8126460i bk10: 16568a 8115225i bk11: 16560a 8113047i bk12: 16328a 8123685i bk13: 16320a 8114888i bk14: 17152a 8113573i bk15: 17148a 8110997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907917 n_act=17782 n_pre=17766 n_req=110940 n_rd=268380 n_write=133910 bw_util=0.09641
n_activity=1019377 dram_eff=0.7893
bk0: 17308a 8122685i bk1: 17324a 8117023i bk2: 16916a 8122121i bk3: 16932a 8111694i bk4: 16624a 8125371i bk5: 16672a 8114680i bk6: 16632a 8132601i bk7: 16632a 8127665i bk8: 16632a 8136896i bk9: 16620a 8129202i bk10: 16524a 8118965i bk11: 16532a 8113977i bk12: 16360a 8122772i bk13: 16368a 8115427i bk14: 17132a 8115663i bk15: 17172a 8109146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907476 n_act=17867 n_pre=17851 n_req=111024 n_rd=268456 n_write=134105 bw_util=0.09647
n_activity=1018421 dram_eff=0.7906
bk0: 17344a 8115061i bk1: 17308a 8115293i bk2: 16928a 8121780i bk3: 16948a 8107167i bk4: 16624a 8122642i bk5: 16628a 8116559i bk6: 16652a 8132685i bk7: 16640a 8121979i bk8: 16620a 8128985i bk9: 16624a 8129465i bk10: 16528a 8117546i bk11: 16524a 8114534i bk12: 16344a 8120999i bk13: 16344a 8114893i bk14: 17196a 8115783i bk15: 17204a 8107887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7908131 n_act=17657 n_pre=17641 n_req=110943 n_rd=268388 n_write=133938 bw_util=0.09641
n_activity=1019555 dram_eff=0.7892
bk0: 17308a 8124340i bk1: 17320a 8111867i bk2: 16924a 8119854i bk3: 16900a 8114201i bk4: 16632a 8127905i bk5: 16652a 8118624i bk6: 16612a 8138083i bk7: 16616a 8127613i bk8: 16620a 8136456i bk9: 16640a 8125369i bk10: 16548a 8116567i bk11: 16548a 8112721i bk12: 16344a 8123231i bk13: 16328a 8116838i bk14: 17220a 8114685i bk15: 17176a 8112262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907579 n_act=17824 n_pre=17808 n_req=110999 n_rd=268504 n_write=134040 bw_util=0.09647
n_activity=1019106 dram_eff=0.79
bk0: 17304a 8119444i bk1: 17348a 8110110i bk2: 16936a 8117234i bk3: 16904a 8110860i bk4: 16624a 8130526i bk5: 16656a 8116968i bk6: 16620a 8133163i bk7: 16632a 8127539i bk8: 16660a 8130395i bk9: 16640a 8123959i bk10: 16552a 8115238i bk11: 16532a 8110714i bk12: 16344a 8125915i bk13: 16336a 8115444i bk14: 17232a 8114781i bk15: 17184a 8107646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74045
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907600 n_act=17812 n_pre=17796 n_req=111001 n_rd=268608 n_write=133939 bw_util=0.09647
n_activity=1020787 dram_eff=0.7887
bk0: 17340a 8118217i bk1: 17344a 8116502i bk2: 16928a 8120904i bk3: 16928a 8104903i bk4: 16668a 8126954i bk5: 16648a 8120136i bk6: 16620a 8132251i bk7: 16624a 8126585i bk8: 16668a 8131365i bk9: 16632a 8127922i bk10: 16564a 8116076i bk11: 16524a 8110905i bk12: 16368a 8120429i bk13: 16348a 8115045i bk14: 17200a 8116293i bk15: 17204a 8107992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74329
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907705 n_act=17768 n_pre=17752 n_req=110985 n_rd=268496 n_write=134034 bw_util=0.09646
n_activity=1019751 dram_eff=0.7895
bk0: 17352a 8113443i bk1: 17328a 8113246i bk2: 16900a 8120336i bk3: 16896a 8115570i bk4: 16640a 8128921i bk5: 16660a 8119718i bk6: 16648a 8133454i bk7: 16644a 8129200i bk8: 16664a 8129516i bk9: 16640a 8128648i bk10: 16524a 8116125i bk11: 16512a 8114133i bk12: 16388a 8121937i bk13: 16380a 8118998i bk14: 17144a 8118451i bk15: 17176a 8112314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73004
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907871 n_act=17595 n_pre=17579 n_req=111073 n_rd=268572 n_write=134138 bw_util=0.09651
n_activity=1018889 dram_eff=0.7905
bk0: 17340a 8115813i bk1: 17320a 8112071i bk2: 16928a 8118942i bk3: 16916a 8110452i bk4: 16636a 8129853i bk5: 16632a 8120150i bk6: 16636a 8132938i bk7: 16624a 8125882i bk8: 16628a 8129935i bk9: 16624a 8125789i bk10: 16548a 8117079i bk11: 16548a 8108172i bk12: 16392a 8125064i bk13: 16392a 8115874i bk14: 17208a 8116474i bk15: 17200a 8107075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75125
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f69f332c8f0 :  mf: uid=25614021, sid26:w01, part=10, addr=0x800ffe80, load , size=32, unknown  status = IN_PARTITION_DRAM (8958554), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8345755 n_nop=7907334 n_act=17855 n_pre=17839 n_req=111086 n_rd=268667 n_write=134060 bw_util=0.09651
n_activity=1018612 dram_eff=0.7907
bk0: 17352a 8115024i bk1: 17348a 8109266i bk2: 16904a 8120803i bk3: 16920a 8112687i bk4: 16636a 8126672i bk5: 16640a 8118194i bk6: 16656a 8129920i bk7: 16636a 8126678i bk8: 16684a 8126424i bk9: 16648a 8123889i bk10: 16544a 8115265i bk11: 16539a 8110816i bk12: 16408a 8120770i bk13: 16380a 8116239i bk14: 17200a 8118738i bk15: 17172a 8113883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33546, Miss_rate = 0.288, Pending_hits = 55141, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55117, Reservation_fails = 215
L2_cache_bank[2]: Access = 116516, Miss = 33551, Miss_rate = 0.288, Pending_hits = 55069, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55075, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33578, Miss_rate = 0.288, Pending_hits = 55067, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55081, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33532, Miss_rate = 0.288, Pending_hits = 55078, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55107, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55099, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33555, Miss_rate = 0.288, Pending_hits = 55092, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33552, Miss_rate = 0.288, Pending_hits = 55112, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33545, Miss_rate = 0.288, Pending_hits = 55071, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55035, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 55113, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33589, Miss_rate = 0.288, Pending_hits = 55089, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55095, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33565, Miss_rate = 0.288, Pending_hits = 55084, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55152, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33579, Miss_rate = 0.288, Pending_hits = 55134, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 55120, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33596, Miss_rate = 0.288, Pending_hits = 55118, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55147, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738388
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1212196
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1090871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6537
	minimum = 6
	maximum = 92
Network latency average = 9.86545
	minimum = 6
	maximum = 75
Slowest packet = 4739752
Flit latency average = 9.01737
	minimum = 6
	maximum = 73
Slowest flit = 8817054
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0939137
	minimum = 0.083563 (at node 18)
	maximum = 0.106954 (at node 32)
Accepted packet rate average = 0.0939137
	minimum = 0.083563 (at node 18)
	maximum = 0.106954 (at node 32)
Injected flit rate average = 0.187584
	minimum = 0.139446 (at node 18)
	maximum = 0.248515 (at node 32)
Accepted flit rate average= 0.187584
	minimum = 0.177628 (at node 38)
	maximum = 0.196184 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7227 (19 samples)
	minimum = 6 (19 samples)
	maximum = 98.4211 (19 samples)
Network latency average = 9.89517 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91.7368 (19 samples)
Flit latency average = 9.72025 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0545713 (19 samples)
	minimum = 0.0484511 (19 samples)
	maximum = 0.0621525 (19 samples)
Accepted packet rate average = 0.0545713 (19 samples)
	minimum = 0.0484511 (19 samples)
	maximum = 0.0621525 (19 samples)
Injected flit rate average = 0.104184 (19 samples)
	minimum = 0.074926 (19 samples)
	maximum = 0.141183 (19 samples)
Accepted flit rate average = 0.104184 (19 samples)
	minimum = 0.0956353 (19 samples)
	maximum = 0.111427 (19 samples)
Injected packet size average = 1.90913 (19 samples)
Accepted packet size average = 1.90913 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 55 sec (5515 sec)
gpgpu_simulation_rate = 76818 (inst/sec)
gpgpu_simulation_rate = 1624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 31561
gpu_sim_insn = 20997632
gpu_ipc =     665.3031
gpu_tot_sim_cycle = 9212266
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      48.2675
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343673
gpu_stall_icnt2sh    = 134054
partiton_reqs_in_parallel = 694342
partiton_reqs_in_parallel_total    = 98537153
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7717
partiton_reqs_in_parallel_util = 694342
partiton_reqs_in_parallel_util_total    = 98537153
gpu_sim_cycle_parition_util = 31561
gpu_tot_sim_cycle_parition_util    = 4493864
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9276
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =     216.8070 GB/Sec
L2_BW_total  =      27.1322 GB/Sec
gpu_total_sim_rate=79275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
38056, 37412, 37838, 37325, 37729, 37365, 37769, 37153, 37548, 37079, 37695, 36982, 37616, 36699, 37440, 36491, 37392, 36628, 37211, 36344, 37233, 36432, 37117, 36216, 37035, 36424, 37075, 36173, 36873, 36098, 36539, 35815, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 434541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197563
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2104561	W0_Idle:208129109	W0_Scoreboard:17169765	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 375 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 9209960 
mrq_lat_table:375088 	22408 	32155 	59883 	121149 	176428 	244778 	123916 	73665 	7964 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1560843 	922390 	135374 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	2239356 	219345 	16173 	4982 	91559 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1263102 	554649 	29517 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	133376 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1412 	116 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  7.138203  6.959732  5.887594  5.929648  5.838546  6.020018  7.052041  7.067554  5.869857  5.918919  5.554675  5.665052  6.402597  6.885000  5.588372  5.702853 
dram[1]:  6.690322  7.161067  5.594317  6.098361  5.843882  6.138544  6.741463  6.988889  5.693745  5.937235  5.618971  5.738310  6.451311  6.732160  5.269146  5.677419 
dram[2]:  6.363955  6.939713  5.503882  5.861755  6.031414  6.039336  6.838105  6.976815  5.575059  6.044117  5.377778  5.720000  6.422181  6.613833  5.313885  5.770649 
dram[3]:  6.860663  7.149209  5.595711  5.687097  5.810765  5.962899  6.854167  7.049949  5.766694  5.902872  5.617363  5.821963  6.270909  6.321135  5.432453  5.511841 
dram[4]:  6.543166  7.387130  5.602859  5.547096  5.634882  5.960345  6.852329  6.830207  5.833611  6.335449  5.510638  5.642742  6.078414  6.347746  5.459909  5.594259 
dram[5]:  6.977821  6.753717  5.456303  5.785714  5.855810  6.072056  6.939638  7.142857  5.878788  5.861809  5.363150  5.822112  6.253623  6.798618  5.417229  5.652277 
dram[6]:  6.747899  6.797753  5.451041  5.609873  5.960276  5.901793  6.886114  7.132095  5.650000  6.018933  5.371647  5.809801  6.475117  6.384259  5.511823  5.565820 
dram[7]:  6.598182  7.000000  5.566246  5.498055  5.825210  6.179946  6.879482  7.153527  5.607686  5.886459  5.549129  5.629123  6.325688  6.566254  5.522571  5.683754 
dram[8]:  6.418214  6.777052  5.396486  5.907718  5.953448  6.160142  6.715953  7.144928  5.512578  5.826955  5.553968  5.916102  6.209866  6.700000  5.456472  5.784109 
dram[9]:  6.771668  7.198610  5.757154  5.819307  6.153161  6.178891  6.924774  6.908909  5.699756  5.845576  5.700326  5.635852  6.405005  6.631831  5.584818  5.600465 
dram[10]:  6.582577  7.132874  5.527800  5.653323  5.840237  6.082747  6.565877  7.155119  5.509006  5.807788  5.714869  5.667206  6.219227  6.621285  5.348630  5.758978 
average row locality = 1237519/204040 = 6.065080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4396      4297      4303      4223      4228      4221      4220      4216      4224      4200      4201      4146      4134      4353      4342 
dram[1]:      4402      4394      4305      4296      4228      4219      4225      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4306      4303      4219      4226      4227      4226      4228      4217      4207      4199      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4221      4215      4188      4196      4141      4151      4350      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4224      4213      4193      4193      4139      4142      4358      4359 
dram[5]:      4387      4403      4294      4284      4219      4226      4212      4210      4218      4219      4202      4200      4146      4135      4373      4357 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4195      4141      4141      4372      4367 
dram[7]:      4401      4399      4293      4295      4241      4221      4220      4219      4227      4221      4199      4192      4140      4136      4365      4357 
dram[8]:      4398      4403      4294      4287      4223      4228      4219      4220      4233      4224      4192      4185      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4191      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4227      4227      4239      4223      4190      4193      4155      4150      4373      4362 
total reads: 749198
bank skew: 4409/4132 = 1.07
chip skew: 68161/68065 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2775      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2857      2853      2783      2772      2697      2693      2685      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2783      2778      2693      2683      2700      2695      2791      2770      2811      2808      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2774      2774      2800      2802      2757      2758      2848      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2800      2804      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2685      2684      2686      2690      2766      2780      2813      2804      2758      2752      2859      2844 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2800      2755      2754      2854      2863 
dram[7]:      2857      2853      2765      2770      2691      2682      2687      2677      2777      2778      2804      2805      2755      2752      2853      2850 
dram[8]:      2861      2862      2770      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2764      2850      2857 
dram[10]:      2854      2852      2765      2768      2691      2688      2700      2692      2796      2787      2805      2806      2767      2756      2853      2854 
total reads: 488321
bank skew: 2869/2677 = 1.07
chip skew: 44434/44340 = 1.00
average mf latency per bank:
dram[0]:        843       858       628       640      1004      1012       896       913       655       666       844       847       821       802       655       668
dram[1]:        852       869       631       640      1005      1006       902       933       663       659       855       857       789       799       658       672
dram[2]:        849       896       629       661       984       994       936       944       652       660       848       853       844       853       662       667
dram[3]:        852       864       629       644       982       986       937       977       658       665       846       853       838       846       661       694
dram[4]:        856       866       633       653      1030      1035       920       927       659       658       849       871       822       774       672       675
dram[5]:        851       858       630       638      1029      1034       948       929       657       667       814       816       766       772       671       675
dram[6]:        856       858       650       638      1040      1042       920       927       655       660       814       817       765       774       668       677
dram[7]:        862       868       630       640      1031      1040       967       972       657       658       812       811       767       779       669       668
dram[8]:        857       826       641       676      1028      1062       950       958       678       657       799       804       785       790       650       657
dram[9]:        823       831       645       653      1067      1041       922       893       665       669       801       804       789       792       661       684
dram[10]:        837       841       642       631      1007      1013       884       890       661       666       844       851       786       794       661       666
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7959409 n_act=18247 n_pre=18231 n_req=112502 n_rd=272356 n_write=136115 bw_util=0.0972
n_activity=1050439 dram_eff=0.7777
bk0: 17540a 8178687i bk1: 17584a 8166844i bk2: 17188a 8179885i bk3: 17212a 8166406i bk4: 16892a 8181098i bk5: 16912a 8171977i bk6: 16884a 8190995i bk7: 16880a 8183461i bk8: 16864a 8190781i bk9: 16896a 8179769i bk10: 16800a 8175911i bk11: 16804a 8166721i bk12: 16584a 8179406i bk13: 16536a 8173038i bk14: 17412a 8176408i bk15: 17368a 8166896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958890 n_act=18455 n_pre=18439 n_req=112539 n_rd=272456 n_write=136118 bw_util=0.09723
n_activity=1050967 dram_eff=0.7775
bk0: 17608a 8174395i bk1: 17576a 8167482i bk2: 17220a 8175280i bk3: 17184a 8171817i bk4: 16912a 8183766i bk5: 16876a 8173375i bk6: 16900a 8187992i bk7: 16888a 8180188i bk8: 16912a 8186686i bk9: 16884a 8179042i bk10: 16756a 8172189i bk11: 16764a 8169629i bk12: 16556a 8181833i bk13: 16544a 8172242i bk14: 17444a 8169208i bk15: 17432a 8162820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958361 n_act=18639 n_pre=18623 n_req=112563 n_rd=272544 n_write=136191 bw_util=0.09727
n_activity=1052553 dram_eff=0.7767
bk0: 17636a 8171844i bk1: 17588a 8168833i bk2: 17224a 8172266i bk3: 17212a 8166063i bk4: 16876a 8183157i bk5: 16904a 8172636i bk6: 16908a 8189316i bk7: 16904a 8181448i bk8: 16912a 8184755i bk9: 16868a 8182542i bk10: 16828a 8171355i bk11: 16796a 8169196i bk12: 16572a 8179722i bk13: 16528a 8171357i bk14: 17396a 8169989i bk15: 17392a 8167350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7959078 n_act=18573 n_pre=18557 n_req=112405 n_rd=272260 n_write=135890 bw_util=0.09713
n_activity=1051461 dram_eff=0.7763
bk0: 17548a 8179286i bk1: 17568a 8173549i bk2: 17148a 8178526i bk3: 17164a 8167875i bk4: 16884a 8181495i bk5: 16892a 8171151i bk6: 16872a 8189023i bk7: 16904a 8183741i bk8: 16884a 8193015i bk9: 16860a 8185317i bk10: 16752a 8175422i bk11: 16784a 8170145i bk12: 16564a 8179445i bk13: 16604a 8171667i bk14: 17400a 8171581i bk15: 17432a 8165179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958517 n_act=18680 n_pre=18664 n_req=112508 n_rd=272380 n_write=136117 bw_util=0.09721
n_activity=1050841 dram_eff=0.7775
bk0: 17628a 8171030i bk1: 17572a 8171544i bk2: 17184a 8177987i bk3: 17164a 8163516i bk4: 16868a 8178778i bk5: 16896a 8172170i bk6: 16900a 8189223i bk7: 16884a 8178444i bk8: 16896a 8184703i bk9: 16852a 8185728i bk10: 16772a 8173756i bk11: 16772a 8170819i bk12: 16556a 8177563i bk13: 16568a 8171241i bk14: 17432a 8172245i bk15: 17436a 8164276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73937
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7959008 n_act=18520 n_pre=18504 n_req=112443 n_rd=272340 n_write=135986 bw_util=0.09717
n_activity=1052944 dram_eff=0.7756
bk0: 17548a 8180829i bk1: 17612a 8167686i bk2: 17176a 8175890i bk3: 17136a 8170444i bk4: 16876a 8183861i bk5: 16904a 8174478i bk6: 16848a 8194128i bk7: 16840a 8184182i bk8: 16872a 8192492i bk9: 16876a 8181581i bk10: 16808a 8172510i bk11: 16800a 8168757i bk12: 16584a 8179332i bk13: 16540a 8173241i bk14: 17492a 8170895i bk15: 17428a 8168548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958624 n_act=18657 n_pre=18641 n_req=112472 n_rd=272424 n_write=136012 bw_util=0.0972
n_activity=1051551 dram_eff=0.7768
bk0: 17532a 8175961i bk1: 17592a 8166650i bk2: 17200a 8173357i bk3: 17140a 8167221i bk4: 16888a 8186603i bk5: 16892a 8173080i bk6: 16864a 8189334i bk7: 16896a 8183763i bk8: 16912a 8186572i bk9: 16856a 8180377i bk10: 16788a 8171119i bk11: 16780a 8166965i bk12: 16564a 8182225i bk13: 16564a 8171637i bk14: 17488a 8171061i bk15: 17468a 8163200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958661 n_act=18621 n_pre=18605 n_req=112482 n_rd=272504 n_write=135967 bw_util=0.0972
n_activity=1053291 dram_eff=0.7756
bk0: 17604a 8174459i bk1: 17596a 8172838i bk2: 17172a 8177000i bk3: 17180a 8161152i bk4: 16964a 8182493i bk5: 16884a 8176514i bk6: 16880a 8188487i bk7: 16876a 8182934i bk8: 16908a 8187639i bk9: 16884a 8183863i bk10: 16796a 8172316i bk11: 16768a 8167081i bk12: 16560a 8176954i bk13: 16544a 8171795i bk14: 17460a 8172492i bk15: 17428a 8164473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958564 n_act=18608 n_pre=18592 n_req=112501 n_rd=272504 n_write=136090 bw_util=0.09723
n_activity=1052942 dram_eff=0.7761
bk0: 17592a 8170073i bk1: 17612a 8169341i bk2: 17176a 8176079i bk3: 17148a 8171835i bk4: 16892a 8185122i bk5: 16912a 8175798i bk6: 16876a 8189882i bk7: 16880a 8185329i bk8: 16932a 8185490i bk9: 16896a 8184477i bk10: 16768a 8172196i bk11: 16740a 8170534i bk12: 16632a 8178070i bk13: 16588a 8175464i bk14: 17420a 8174471i bk15: 17440a 8168508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71876
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7959214 n_act=18353 n_pre=18337 n_req=112509 n_rd=272380 n_write=136074 bw_util=0.0972
n_activity=1050650 dram_eff=0.7775
bk0: 17600a 8172206i bk1: 17564a 8168513i bk2: 17152a 8175501i bk3: 17160a 8166748i bk4: 16876a 8186060i bk5: 16900a 8175951i bk6: 16868a 8189456i bk7: 16872a 8182002i bk8: 16864a 8186056i bk9: 16868a 8182098i bk10: 16764a 8173480i bk11: 16780a 8164532i bk12: 16612a 8181658i bk13: 16612a 8172512i bk14: 17440a 8173073i bk15: 17448a 8163446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8404358 n_nop=7958234 n_act=18688 n_pre=18672 n_req=112595 n_rd=272644 n_write=136120 bw_util=0.09727
n_activity=1051906 dram_eff=0.7772
bk0: 17600a 8171354i bk1: 17580a 8166096i bk2: 17176a 8176707i bk3: 17172a 8168803i bk4: 16872a 8182742i bk5: 16888a 8174462i bk6: 16908a 8186127i bk7: 16908a 8182497i bk8: 16956a 8182303i bk9: 16892a 8179778i bk10: 16760a 8171794i bk11: 16772a 8167269i bk12: 16620a 8177364i bk13: 16600a 8172766i bk14: 17492a 8174378i bk15: 17448a 8169888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34041, Miss_rate = 0.284, Pending_hits = 57752, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34048, Miss_rate = 0.284, Pending_hits = 57723, Reservation_fails = 215
L2_cache_bank[2]: Access = 119867, Miss = 34077, Miss_rate = 0.284, Pending_hits = 57694, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34037, Miss_rate = 0.284, Pending_hits = 57665, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34088, Miss_rate = 0.284, Pending_hits = 57645, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34048, Miss_rate = 0.284, Pending_hits = 57661, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57669, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57693, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57698, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57673, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57720, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57663, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57606, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34047, Miss_rate = 0.284, Pending_hits = 57706, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34086, Miss_rate = 0.284, Pending_hits = 57671, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57707, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34072, Miss_rate = 0.284, Pending_hits = 57714, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34054, Miss_rate = 0.284, Pending_hits = 57759, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34044, Miss_rate = 0.284, Pending_hits = 57680, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57705, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34096, Miss_rate = 0.284, Pending_hits = 57727, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57758, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749198
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1269289
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1147964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61178
	minimum = 6
	maximum = 34
Network latency average = 8.51653
	minimum = 6
	maximum = 34
Slowest packet = 5129857
Flit latency average = 8.59545
	minimum = 6
	maximum = 34
Slowest flit = 9596969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.045749
	minimum = 0.0392744 (at node 9)
	maximum = 0.0530894 (at node 30)
Accepted packet rate average = 0.045749
	minimum = 0.0392744 (at node 9)
	maximum = 0.0530894 (at node 30)
Injected flit rate average = 0.068948
	minimum = 0.0396071 (at node 9)
	maximum = 0.105751 (at node 30)
Accepted flit rate average= 0.068948
	minimum = 0.0522338 (at node 37)
	maximum = 0.0833967 (at node 22)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6171 (20 samples)
	minimum = 6 (20 samples)
	maximum = 95.2 (20 samples)
Network latency average = 9.82624 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.85 (20 samples)
Flit latency average = 9.66401 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.15 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0541302 (20 samples)
	minimum = 0.0479923 (20 samples)
	maximum = 0.0616994 (20 samples)
Accepted packet rate average = 0.0541302 (20 samples)
	minimum = 0.0479923 (20 samples)
	maximum = 0.0616994 (20 samples)
Injected flit rate average = 0.102422 (20 samples)
	minimum = 0.0731601 (20 samples)
	maximum = 0.139411 (20 samples)
Accepted flit rate average = 0.102422 (20 samples)
	minimum = 0.0934652 (20 samples)
	maximum = 0.110025 (20 samples)
Injected packet size average = 1.89214 (20 samples)
Accepted packet size average = 1.89214 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 29 sec (5609 sec)
gpgpu_simulation_rate = 79275 (inst/sec)
gpgpu_simulation_rate = 1642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42401
gpu_sim_insn = 23073772
gpu_ipc =     544.1799
gpu_tot_sim_cycle = 9476817
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      49.3549
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343678
gpu_stall_icnt2sh    = 152055
partiton_reqs_in_parallel = 932817
partiton_reqs_in_parallel_total    = 99231495
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      10.5694
partiton_reqs_in_parallel_util = 932817
partiton_reqs_in_parallel_util_total    = 99231495
gpu_sim_cycle_parition_util = 42401
gpu_tot_sim_cycle_parition_util    = 4525425
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9282
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     444.0436 GB/Sec
L2_BW_total  =      28.3615 GB/Sec
gpu_total_sim_rate=80296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40046, 39374, 39842, 39308, 39733, 39327, 39758, 39109, 39546, 39062, 39672, 38926, 39593, 38676, 39465, 38468, 39369, 38605, 39242, 38300, 39237, 38382, 39061, 38214, 38985, 38413, 39010, 38123, 38850, 38069, 38523, 37792, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 434603
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2154540	W0_Idle:208138343	W0_Scoreboard:18227211	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 366 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 9476816 
mrq_lat_table:397249 	24561 	35629 	66232 	133087 	196698 	267798 	130015 	74271 	7968 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1656407 	1024622 	136218 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	2417633 	239112 	16733 	5015 	91559 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1344434 	601207 	32699 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	200944 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1486 	127 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  6.752381  6.537114  5.678092  5.714820  5.703988  5.780280  6.741379  6.736413  5.603423  5.703928  5.383191  5.521898  6.203333  6.489529  5.386694  5.537803 
dram[1]:  6.330097  6.916740  5.347339  5.943058  5.588456  5.929140  6.489529  6.623665  5.505839  5.798461  5.409907  5.592730  6.038180  6.298899  5.186124  5.457163 
dram[2]:  5.984745  6.566751  5.303262  5.686289  5.826155  5.791440  6.419966  6.660714  5.364798  5.810957  5.183688  5.569742  6.120988  6.231349  5.130291  5.533524 
dram[3]:  6.515455  6.789565  5.415121  5.466187  5.599398  5.798444  6.505245  6.692446  5.571323  5.797536  5.450072  5.608179  5.978313  6.145215  5.263908  5.361379 
dram[4]:  6.224782  7.153211  5.405828  5.447708  5.456347  5.774419  6.539543  6.504363  5.609955  6.190790  5.342291  5.541513  5.790661  6.091578  5.278833  5.447092 
dram[5]:  6.575885  6.357143  5.310490  5.687126  5.620272  5.915012  6.652018  6.765938  5.685045  5.705749  5.253825  5.662416  5.937799  6.526362  5.266216  5.433567 
dram[6]:  6.416119  6.526228  5.236426  5.405983  5.733591  5.734002  6.604982  6.826446  5.437320  5.825078  5.140041  5.563744  6.158940  6.122634  5.382434  5.420320 
dram[7]:  6.310734  6.669795  5.340351  5.380750  5.569724  5.913354  6.554185  6.776460  5.445487  5.701967  5.314125  5.495988  5.965545  6.188695  5.348005  5.508511 
dram[8]:  6.135686  6.483016  5.226804  5.822717  5.723077  6.043019  6.358668  6.821855  5.387580  5.678733  5.327452  5.703788  5.905138  6.433881  5.291070  5.566308 
dram[9]:  6.498339  6.837412  5.575312  5.717293  5.955128  5.929084  6.709386  6.573829  5.558997  5.699169  5.471014  5.492006  6.139918  6.305156  5.428771  5.408901 
dram[10]:  6.285370  6.743744  5.364598  5.468772  5.687069  5.832288  6.219532  6.798357  5.384506  5.612472  5.534850  5.455595  5.964856  6.297297  5.135884  5.576868 
average row locality = 1333593/228405 = 5.838721
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4785      4676      4684      4594      4595      4590      4590      4588      4597      4570      4572      4516      4505      4735      4726 
dram[1]:      4785      4780      4683      4674      4599      4592      4595      4589      4598      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4689      4682      4587      4596      4598      4599      4603      4588      4575      4569      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4590      4590      4555      4566      4510      4518      4731      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4598      4586      4569      4562      4505      4513      4741      4742 
dram[5]:      4774      4787      4669      4662      4587      4598      4580      4581      4590      4593      4571      4569      4515      4501      4755      4742 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4571      4512      4511      4754      4747 
dram[7]:      4786      4784      4673      4667      4611      4592      4592      4592      4599      4591      4574      4562      4512      4507      4744      4739 
dram[8]:      4782      4788      4667      4664      4595      4595      4591      4594      4602      4590      4564      4555      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4561      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4596      4601      4608      4600      4566      4564      4523      4519      4753      4741 
total reads: 815132
bank skew: 4796/4501 = 1.07
chip skew: 74157/74054 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3039      3029      2953      2945      2856      2855      2842      2856      2945      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2846      2862      2861      2956      2943      2988      2978      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2948      2941      2977      2977      2933      2930      3028      3034 
dram[4]:      3045      3018      2929      2941      2851      2852      2848      2861      2953      2942      2985      2980      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2843      2849      2837      2848      2937      2950      2984      2979      2931      2926      3039      3028 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2979      2928      2928      3029      3042 
dram[7]:      3033      3033      2937      2936      2858      2847      2847      2835      2943      2947      2988      2973      2933      2938      3032      3028 
dram[8]:      3041      3037      2938      2923      2845      2850      2855      2835      2946      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3042      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2855      2850      2968      2960      2978      2992      2945      2937      3033      3022 
total reads: 518461
bank skew: 3053/2835 = 1.08
chip skew: 47189/47082 = 1.00
average mf latency per bank:
dram[0]:        819       832       620       631       968       976       870       883       643       654       819       823       798       780       643       656
dram[1]:        826       844       621       630       969       970       873       903       652       648       829       831       768       777       647       660
dram[2]:        824       867       620       650       950       959       905       913       641       648       824       829       819       827       651       655
dram[3]:        827       838       619       634       948       951       905       944       646       654       821       829       813       822       649       680
dram[4]:        832       840       623       643       994       997       890       896       647       647       822       846       799       755       659       662
dram[5]:        827       833       621       629       992       996       917       898       645       655       792       794       747       753       659       661
dram[6]:        830       833       639       628      1003      1004       890       899       644       649       791       793       747       755       656       666
dram[7]:        837       842       621       631       992      1001       933       939       646       648       788       789       747       758       657       656
dram[8]:        831       803       631       664       990      1023       917       926       665       646       777       782       763       768       640       645
dram[9]:        801       808       634       642      1027      1002       891       866       653       657       778       782       767       771       649       671
dram[10]:        812       817       632       621       971       977       858       863       649       654       820       826       764       773       649       656
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998903 n_act=20464 n_pre=20448 n_req=121265 n_rd=296380 n_write=146894 bw_util=0.1045
n_activity=1127855 dram_eff=0.786
bk0: 19088a 8233645i bk1: 19140a 8219934i bk2: 18704a 8234589i bk3: 18736a 8220769i bk4: 18376a 8236870i bk5: 18380a 8228436i bk6: 18360a 8248527i bk7: 18360a 8238282i bk8: 18352a 8246733i bk9: 18388a 8235232i bk10: 18280a 8233131i bk11: 18288a 8222251i bk12: 18064a 8236391i bk13: 18020a 8229223i bk14: 18940a 8230955i bk15: 18904a 8221175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998543 n_act=20681 n_pre=20665 n_req=121245 n_rd=296376 n_write=146824 bw_util=0.1045
n_activity=1128373 dram_eff=0.7856
bk0: 19140a 8230086i bk1: 19120a 8224082i bk2: 18732a 8231013i bk3: 18696a 8229126i bk4: 18396a 8239430i bk5: 18368a 8229706i bk6: 18380a 8245811i bk7: 18356a 8236515i bk8: 18392a 8243562i bk9: 18368a 8235953i bk10: 18240a 8228458i bk11: 18236a 8227351i bk12: 18032a 8237985i bk13: 18024a 8229035i bk14: 18956a 8226450i bk15: 18940a 8218307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.814
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7997625 n_act=20970 n_pre=20954 n_req=121328 n_rd=296568 n_write=146972 bw_util=0.1046
n_activity=1129905 dram_eff=0.7851
bk0: 19184a 8225427i bk1: 19136a 8222820i bk2: 18756a 8226602i bk3: 18728a 8220273i bk4: 18348a 8239162i bk5: 18384a 8227310i bk6: 18392a 8244286i bk7: 18396a 8236927i bk8: 18412a 8240875i bk9: 18352a 8237795i bk10: 18300a 8225633i bk11: 18276a 8225268i bk12: 18040a 8234921i bk13: 18016a 8226445i bk14: 18924a 8225663i bk15: 18924a 8221348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998705 n_act=20768 n_pre=20752 n_req=121136 n_rd=296216 n_write=146648 bw_util=0.1044
n_activity=1128809 dram_eff=0.7847
bk0: 19088a 8235764i bk1: 19116a 8226892i bk2: 18664a 8234636i bk3: 18672a 8223673i bk4: 18360a 8237951i bk5: 18380a 8226332i bk6: 18356a 8245065i bk7: 18380a 8240374i bk8: 18360a 8250135i bk9: 18360a 8241080i bk10: 18220a 8231765i bk11: 18264a 8226177i bk12: 18040a 8235724i bk13: 18072a 8228432i bk14: 18924a 8226996i bk15: 18960a 8219911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998216 n_act=20835 n_pre=20819 n_req=121247 n_rd=296392 n_write=146827 bw_util=0.1045
n_activity=1128221 dram_eff=0.7857
bk0: 19168a 8225470i bk1: 19116a 8226854i bk2: 18708a 8232633i bk3: 18656a 8220374i bk4: 18344a 8236652i bk5: 18388a 8227045i bk6: 18376a 8248115i bk7: 18372a 8234732i bk8: 18392a 8241852i bk9: 18344a 8243073i bk10: 18276a 8228534i bk11: 18248a 8227097i bk12: 18020a 8234545i bk13: 18052a 8226701i bk14: 18964a 8227955i bk15: 18968a 8219385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998746 n_act=20697 n_pre=20681 n_req=121156 n_rd=296296 n_write=146669 bw_util=0.1044
n_activity=1130289 dram_eff=0.7838
bk0: 19096a 8234704i bk1: 19148a 8223354i bk2: 18676a 8232444i bk3: 18648a 8227012i bk4: 18348a 8240884i bk5: 18392a 8230122i bk6: 18320a 8251128i bk7: 18324a 8240335i bk8: 18360a 8249010i bk9: 18372a 8237859i bk10: 18284a 8229041i bk11: 18276a 8225048i bk12: 18060a 8236658i bk13: 18004a 8230369i bk14: 19020a 8225991i bk15: 18968a 8222888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79768
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998167 n_act=20895 n_pre=20879 n_req=121204 n_rd=296416 n_write=146732 bw_util=0.1045
n_activity=1128926 dram_eff=0.7851
bk0: 19092a 8230444i bk1: 19148a 8221135i bk2: 18712a 8227097i bk3: 18636a 8221895i bk4: 18348a 8243223i bk5: 18368a 8229607i bk6: 18344a 8246034i bk7: 18376a 8241460i bk8: 18396a 8243506i bk9: 18328a 8237704i bk10: 18288a 8226005i bk11: 18284a 8221610i bk12: 18048a 8237437i bk13: 18044a 8227052i bk14: 19016a 8226491i bk15: 18988a 8218399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7f69e5433410 :  mf: uid=28297216, sid09:w27, part=7, addr=0x800ffb80, load , size=32, unknown  status = IN_PARTITION_DRAM (9476816), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998066 n_act=20895 n_pre=20879 n_req=121233 n_rd=296496 n_write=146753 bw_util=0.1045
n_activity=1130748 dram_eff=0.784
bk0: 19144a 8230845i bk1: 19136a 8227509i bk2: 18692a 8231124i bk3: 18668a 8217961i bk4: 18444a 8238118i bk5: 18368a 8233054i bk6: 18368a 8244951i bk7: 18368a 8238991i bk8: 18396a 8244704i bk9: 18364a 8239882i bk10: 18296a 8226229i bk11: 18244a 8224743i bk12: 18048a 8232023i bk13: 18028a 8227607i bk14: 18976a 8228008i bk15: 18956a 8220402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80572
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998365 n_act=20780 n_pre=20764 n_req=121197 n_rd=296432 n_write=146748 bw_util=0.1045
n_activity=1130503 dram_eff=0.784
bk0: 19128a 8226776i bk1: 19152a 8225672i bk2: 18668a 8232444i bk3: 18656a 8229059i bk4: 18380a 8242290i bk5: 18380a 8234173i bk6: 18364a 8246244i bk7: 18376a 8242451i bk8: 18408a 8242630i bk9: 18360a 8242866i bk10: 18256a 8227334i bk11: 18220a 8226342i bk12: 18108a 8234468i bk13: 18052a 8233246i bk14: 18956a 8230382i bk15: 18968a 8224709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7998955 n_act=20484 n_pre=20468 n_req=121236 n_rd=296324 n_write=146858 bw_util=0.1045
n_activity=1127961 dram_eff=0.7858
bk0: 19128a 8228221i bk1: 19120a 8221933i bk2: 18660a 8232092i bk3: 18672a 8222670i bk4: 18340a 8244023i bk5: 18392a 8232262i bk6: 18344a 8247198i bk7: 18356a 8237595i bk8: 18344a 8243612i bk9: 18344a 8238048i bk10: 18244a 8230326i bk11: 18272a 8220491i bk12: 18088a 8238916i bk13: 18088a 8229673i bk14: 18968a 8229348i bk15: 18964a 8218264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81065
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8483089 n_nop=7997703 n_act=20937 n_pre=20921 n_req=121346 n_rd=296628 n_write=146900 bw_util=0.1046
n_activity=1129318 dram_eff=0.7855
bk0: 19136a 8226360i bk1: 19120a 8221160i bk2: 18672a 8233201i bk3: 18700a 8222298i bk4: 18352a 8241605i bk5: 18364a 8230565i bk6: 18384a 8242207i bk7: 18404a 8238889i bk8: 18432a 8239744i bk9: 18400a 8235822i bk10: 18264a 8227515i bk11: 18256a 8220736i bk12: 18092a 8235211i bk13: 18076a 8228476i bk14: 19012a 8229604i bk15: 18964a 8226519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60725, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37054, Miss_rate = 0.287, Pending_hits = 60689, Reservation_fails = 215
L2_cache_bank[2]: Access = 128896, Miss = 37067, Miss_rate = 0.288, Pending_hits = 60651, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37027, Miss_rate = 0.287, Pending_hits = 60628, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37089, Miss_rate = 0.288, Pending_hits = 60610, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37053, Miss_rate = 0.288, Pending_hits = 60625, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37003, Miss_rate = 0.287, Pending_hits = 60627, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37051, Miss_rate = 0.288, Pending_hits = 60658, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60663, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37036, Miss_rate = 0.287, Pending_hits = 60639, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60675, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37033, Miss_rate = 0.287, Pending_hits = 60626, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37061, Miss_rate = 0.288, Pending_hits = 60577, Reservation_fails = 189
L2_cache_bank[13]: Access = 128890, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60669, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37091, Miss_rate = 0.288, Pending_hits = 60637, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60672, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37067, Miss_rate = 0.287, Pending_hits = 60678, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60719, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37029, Miss_rate = 0.287, Pending_hits = 60642, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60673, Reservation_fails = 150
L2_cache_bank[20]: Access = 129024, Miss = 37086, Miss_rate = 0.287, Pending_hits = 60688, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60721, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815132
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1334492
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1213130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6102
	minimum = 6
	maximum = 114
Network latency average = 9.81552
	minimum = 6
	maximum = 94
Slowest packet = 5279416
Flit latency average = 8.98044
	minimum = 6
	maximum = 92
Slowest flit = 9824770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936981
	minimum = 0.0832547 (at node 11)
	maximum = 0.106663 (at node 42)
Accepted packet rate average = 0.0936981
	minimum = 0.0832547 (at node 11)
	maximum = 0.106663 (at node 42)
Injected flit rate average = 0.186918
	minimum = 0.138974 (at node 11)
	maximum = 0.247182 (at node 42)
Accepted flit rate average= 0.186918
	minimum = 0.177441 (at node 46)
	maximum = 0.194835 (at node 25)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6168 (21 samples)
	minimum = 6 (21 samples)
	maximum = 96.0952 (21 samples)
Network latency average = 9.82573 (21 samples)
	minimum = 6 (21 samples)
	maximum = 89.0952 (21 samples)
Flit latency average = 9.63146 (21 samples)
	minimum = 6 (21 samples)
	maximum = 88.3333 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0560144 (21 samples)
	minimum = 0.0496714 (21 samples)
	maximum = 0.0638405 (21 samples)
Accepted packet rate average = 0.0560144 (21 samples)
	minimum = 0.0496714 (21 samples)
	maximum = 0.0638405 (21 samples)
Injected flit rate average = 0.106445 (21 samples)
	minimum = 0.0762941 (21 samples)
	maximum = 0.144543 (21 samples)
Accepted flit rate average = 0.106445 (21 samples)
	minimum = 0.0974641 (21 samples)
	maximum = 0.114064 (21 samples)
Injected packet size average = 1.90032 (21 samples)
Accepted packet size average = 1.90032 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 5 sec (5825 sec)
gpgpu_simulation_rate = 80296 (inst/sec)
gpgpu_simulation_rate = 1626 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 32471
gpu_sim_insn = 21023547
gpu_ipc =     647.4561
gpu_tot_sim_cycle = 9852999
gpu_tot_sim_insn = 488750827
gpu_tot_ipc =      49.6043
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343678
gpu_stall_icnt2sh    = 152081
partiton_reqs_in_parallel = 714362
partiton_reqs_in_parallel_total    = 100164312
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2384
partiton_reqs_in_parallel_util = 714362
partiton_reqs_in_parallel_util_total    = 100164312
gpu_sim_cycle_parition_util = 32471
gpu_tot_sim_cycle_parition_util    = 4567826
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9287
partiton_replys_in_parallel = 78761
partiton_replys_in_parallel_total    = 2835678
L2_BW  =     229.9062 GB/Sec
L2_BW_total  =      28.0364 GB/Sec
gpu_total_sim_rate=82406

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561328
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555029
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561328
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41670, 41214, 41466, 41052, 41524, 41094, 41621, 40949, 41242, 40807, 41440, 40671, 41381, 40443, 41161, 40285, 41160, 40422, 41082, 39949, 40743, 40199, 40757, 40031, 40776, 40157, 40683, 39917, 40546, 39886, 40380, 39537, 
gpgpu_n_tot_thrd_icount = 1029618272
gpgpu_n_tot_w_icount = 32175571
gpgpu_n_stall_shd_mem = 434619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056101
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530373
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2294329	W0_Idle:208173236	W0_Scoreboard:18537771	W1:128215	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163480 {40:4087,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163480 {40:4087,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 362 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 9850695 
mrq_lat_table:413459 	25470 	36023 	66674 	135229 	196859 	267805 	130015 	74271 	7968 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1722269 	1037521 	136218 	11479 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	2492203 	239343 	16734 	5015 	95513 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1403798 	619579 	32708 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	201960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1551 	127 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  6.507413  6.248232  5.478045  5.450140  5.454545  5.517870  6.427234  6.484536  5.362298  5.516571  5.208955  5.310512  5.933228  6.147514  5.171578  5.342818 
dram[1]:  6.111624  6.529605  5.166000  5.687040  5.382374  5.709751  6.210008  6.280265  5.289565  5.547361  5.191186  5.386892  5.816358  6.028777  5.033163  5.226191 
dram[2]:  5.786492  6.307631  5.113382  5.437588  5.588018  5.612639  6.171010  6.387015  5.179919  5.547430  5.005871  5.417552  5.869938  5.989675  5.008917  5.366553 
dram[3]:  6.264659  6.446705  5.182001  5.256987  5.413917  5.584627  6.225514  6.415111  5.357593  5.582907  5.226776  5.396758  5.754760  5.923017  5.085161  5.182654 
dram[4]:  6.031131  6.861111  5.160989  5.247115  5.248611  5.592894  6.228806  6.261373  5.391854  5.968701  5.107191  5.286897  5.607143  5.894531  5.083012  5.218915 
dram[5]:  6.294117  6.088190  5.121595  5.473050  5.433813  5.721970  6.360877  6.506034  5.477762  5.508646  5.066710  5.427762  5.709531  6.237583  5.099742  5.276923 
dram[6]:  6.167576  6.297619  5.055592  5.210953  5.519766  5.523426  6.362869  6.485861  5.242652  5.607195  4.968264  5.339373  5.904464  5.859363  5.215181  5.220462 
dram[7]:  5.996223  6.363564  5.130810  5.165107  5.356184  5.679699  6.280964  6.494401  5.210061  5.469665  5.131104  5.287690  5.746951  5.904762  5.117876  5.359428 
dram[8]:  5.861993  6.242925  5.010369  5.554434  5.490552  5.748480  6.084405  6.617208  5.165205  5.432931  5.144967  5.452211  5.704066  6.128247  5.134289  5.363451 
dram[9]:  6.247836  6.549505  5.363066  5.526505  5.618128  5.705128  6.413764  6.327471  5.358042  5.454481  5.263555  5.307054  5.824750  6.051200  5.228628  5.234904 
dram[10]:  6.014394  6.446342  5.174816  5.305365  5.448450  5.573746  5.952119  6.464560  5.180350  5.387368  5.322670  5.252055  5.740516  6.058540  4.966730  5.389459 
average row locality = 1353858/241249 = 5.611870
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4841      4867      4751      4772      4673      4674      4668      4662      4667      4664      4652      4643      4588      4578      4818      4808 
dram[1]:      4867      4868      4758      4745      4679      4663      4682      4673      4668      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4767      4766      4662      4666      4675      4675      4686      4675      4648      4640      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4670      4660      4631      4641      4587      4580      4815      4819 
dram[4]:      4864      4854      4760      4745      4668      4668      4676      4668      4680      4651      4643      4645      4566      4576      4820      4822 
dram[5]:      4857      4860      4745      4745      4667      4665      4662      4655      4660      4661      4647      4644      4581      4578      4844      4822 
dram[6]:      4853      4854      4750      4739      4663      4662      4659      4682      4678      4655      4646      4642      4579      4580      4835      4827 
dram[7]:      4870      4860      4753      4751      4686      4666      4666      4665      4676      4676      4643      4632      4573      4587      4830      4811 
dram[8]:      4867      4868      4751      4745      4671      4673      4673      4662      4672      4673      4642      4629      4596      4585      4815      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4641      4644      4602      4590      4821      4815 
dram[10]:      4866      4859      4751      4737      4669      4667      4681      4678      4688      4675      4637      4640      4587      4586      4837      4814 
total reads: 828582
bank skew: 4879/4566 = 1.07
chip skew: 75372/75261 = 1.00
number of total write accesses:
dram[0]:      3059      3087      2984      2989      2887      2891      2884      2886      2985      2993      3026      3036      2965      2965      3079      3078 
dram[1]:      3072      3072      2991      2978      2894      2891      2888      2901      2986      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2883      2903      2900      3001      2986      3026      3015      2961      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2986      2983      3021      3017      2969      2960      3067      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3028      3021      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2972      2886      2888      2882      2892      2976      2985      3024      3020      2967      2957      3081      3067 
dram[6]:      3060      3081      2980      2968      2877      2883      2881      2887      2992      2982      3025      3020      2961      2961      3066      3082 
dram[7]:      3069      3069      2974      2976      2893      2888      2890      2875      2988      2987      3028      3014      2967      2977      3072      3062 
dram[8]:      3076      3073      2980      2959      2884      2892      2896      2875      2988      2982      3024      3015      2979      2965      3061      3065 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2975      2977      2888      2891      2902      2892      3010      3002      3017      3028      2979      2969      3075      3060 
total reads: 525276
bank skew: 3089/2875 = 1.07
chip skew: 47808/47695 = 1.00
average mf latency per bank:
dram[0]:        821       834       624       635       966       975       870       884       647       658       819       823       799       781       647       659
dram[1]:        828       844       625       635       968       970       872       902       655       650       829       832       769       778       651       663
dram[2]:        825       868       625       654       949       959       905       912       644       652       825       830       820       828       655       660
dram[3]:        828       839       623       638       948       952       905       943       649       657       821       829       814       823       653       684
dram[4]:        833       842       628       647       992       996       889       896       651       651       823       845       800       757       662       666
dram[5]:        828       834       625       633       989       995       915       898       649       659       793       795       748       754       663       665
dram[6]:        832       835       643       632      1001      1003       890       897       647       653       793       794       748       756       660       669
dram[7]:        838       843       625       634       992      1000       932       938       649       651       790       790       749       758       660       660
dram[8]:        832       804       635       668       989      1021       916       926       668       649       778       783       764       770       644       648
dram[9]:        802       809       638       646      1024      1000       891       865       656       660       779       783       768       772       653       675
dram[10]:        814       818       636       626       969       976       857       863       653       657       820       827       766       774       652       659
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8049388 n_act=21658 n_pre=21642 n_req=123120 n_rd=301304 n_write=149390 bw_util=0.1055
n_activity=1167695 dram_eff=0.7719
bk0: 19364a 8291295i bk1: 19468a 8276862i bk2: 19004a 8291707i bk3: 19088a 8277234i bk4: 18692a 8293510i bk5: 18696a 8285023i bk6: 18672a 8305350i bk7: 18648a 8295447i bk8: 18668a 8303428i bk9: 18656a 8292463i bk10: 18608a 8290243i bk11: 18572a 8279367i bk12: 18352a 8293416i bk13: 18312a 8286264i bk14: 19272a 8287420i bk15: 19232a 8277956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048928 n_act=21879 n_pre=21863 n_req=123123 n_rd=301360 n_write=149352 bw_util=0.1055
n_activity=1168304 dram_eff=0.7716
bk0: 19468a 8287232i bk1: 19472a 8280420i bk2: 19032a 8288124i bk3: 18980a 8286250i bk4: 18716a 8296488i bk5: 18652a 8286933i bk6: 18728a 8302426i bk7: 18692a 8292944i bk8: 18672a 8300650i bk9: 18716a 8292232i bk10: 18560a 8284922i bk11: 18520a 8284616i bk12: 18304a 8295279i bk13: 18288a 8286296i bk14: 19268a 8283450i bk15: 19292a 8274602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048406 n_act=22078 n_pre=22062 n_req=123152 n_rd=301420 n_write=149416 bw_util=0.1055
n_activity=1168905 dram_eff=0.7714
bk0: 19516a 8282494i bk1: 19440a 8279947i bk2: 19068a 8283598i bk3: 19064a 8276955i bk4: 18648a 8295930i bk5: 18664a 8284615i bk6: 18700a 8301371i bk7: 18700a 8293935i bk8: 18744a 8297532i bk9: 18700a 8294262i bk10: 18592a 8282892i bk11: 18560a 8282776i bk12: 18304a 8292268i bk13: 18300a 8283871i bk14: 19212a 8283016i bk15: 19208a 8278634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8049402 n_act=21926 n_pre=21910 n_req=122956 n_rd=301044 n_write=149100 bw_util=0.1054
n_activity=1168086 dram_eff=0.7707
bk0: 19376a 8293110i bk1: 19444a 8283717i bk2: 19000a 8291223i bk3: 18976a 8280596i bk4: 18644a 8295227i bk5: 18652a 8283517i bk6: 18668a 8302001i bk7: 18672a 8297468i bk8: 18680a 8307214i bk9: 18640a 8298446i bk10: 18524a 8288542i bk11: 18564a 8283069i bk12: 18348a 8292960i bk13: 18320a 8285999i bk14: 19260a 8283935i bk15: 19276a 8277057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048899 n_act=21998 n_pre=21982 n_req=123068 n_rd=301224 n_write=149279 bw_util=0.1055
n_activity=1166452 dram_eff=0.7724
bk0: 19456a 8282844i bk1: 19416a 8284314i bk2: 19040a 8289253i bk3: 18980a 8277013i bk4: 18672a 8293385i bk5: 18672a 8284099i bk6: 18704a 8304706i bk7: 18672a 8291980i bk8: 18720a 8298466i bk9: 18604a 8300351i bk10: 18572a 8285091i bk11: 18580a 8283671i bk12: 18264a 8292074i bk13: 18304a 8284253i bk14: 19280a 8284824i bk15: 19288a 8275752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8049445 n_act=21820 n_pre=21804 n_req=122993 n_rd=301172 n_write=149141 bw_util=0.1054
n_activity=1168682 dram_eff=0.7706
bk0: 19428a 8291602i bk1: 19440a 8280422i bk2: 18980a 8289511i bk3: 18980a 8284012i bk4: 18668a 8297870i bk5: 18660a 8287435i bk6: 18648a 8307903i bk7: 18620a 8297376i bk8: 18640a 8306129i bk9: 18644a 8295083i bk10: 18588a 8285908i bk11: 18576a 8281770i bk12: 18324a 8294027i bk13: 18312a 8287523i bk14: 19376a 8282656i bk15: 19288a 8279842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048960 n_act=22033 n_pre=22017 n_req=123010 n_rd=301216 n_write=149156 bw_util=0.1054
n_activity=1167440 dram_eff=0.7716
bk0: 19412a 8287690i bk1: 19416a 8278666i bk2: 19000a 8284260i bk3: 18956a 8278796i bk4: 18652a 8300110i bk5: 18648a 8286732i bk6: 18636a 8303079i bk7: 18728a 8297723i bk8: 18712a 8300268i bk9: 18620a 8294969i bk10: 18584a 8283001i bk11: 18568a 8278538i bk12: 18316a 8294735i bk13: 18320a 8284259i bk14: 19340a 8283510i bk15: 19308a 8275291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048581 n_act=22100 n_pre=22084 n_req=123074 n_rd=301380 n_write=149237 bw_util=0.1055
n_activity=1170400 dram_eff=0.77
bk0: 19480a 8287614i bk1: 19440a 8284534i bk2: 19012a 8288014i bk3: 19004a 8274481i bk4: 18744a 8295164i bk5: 18664a 8289881i bk6: 18664a 8302128i bk7: 18660a 8296075i bk8: 18704a 8301254i bk9: 18704a 8296554i bk10: 18572a 8283356i bk11: 18528a 8281683i bk12: 18292a 8289485i bk13: 18348a 8284408i bk14: 19320a 8284557i bk15: 19244a 8277730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79408
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048778 n_act=21982 n_pre=21966 n_req=123066 n_rd=301408 n_write=149248 bw_util=0.1055
n_activity=1170079 dram_eff=0.7703
bk0: 19468a 8283496i bk1: 19472a 8282922i bk2: 19004a 8288948i bk3: 18980a 8285723i bk4: 18684a 8298908i bk5: 18692a 8290574i bk6: 18692a 8303144i bk7: 18648a 8300046i bk8: 18688a 8299631i bk9: 18692a 8299607i bk10: 18568a 8284408i bk11: 18516a 8283158i bk12: 18384a 8291997i bk13: 18340a 8290321i bk14: 19260a 8287671i bk15: 19320a 8281428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77406
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8049370 n_act=21663 n_pre=21647 n_req=123116 n_rd=301312 n_write=149390 bw_util=0.1055
n_activity=1167326 dram_eff=0.7722
bk0: 19452a 8285437i bk1: 19436a 8279008i bk2: 18948a 8289237i bk3: 18968a 8279859i bk4: 18680a 8300202i bk5: 18728a 8289084i bk6: 18644a 8304129i bk7: 18668a 8294610i bk8: 18660a 8300514i bk9: 18676a 8294797i bk10: 18564a 8287234i bk11: 18576a 8277502i bk12: 18408a 8295573i bk13: 18360a 8286881i bk14: 19284a 8286287i bk15: 19260a 8275278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79894
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8543382 n_nop=8048308 n_act=22113 n_pre=22097 n_req=123180 n_rd=301488 n_write=149376 bw_util=0.1055
n_activity=1169002 dram_eff=0.7714
bk0: 19464a 8283051i bk1: 19436a 8278308i bk2: 19004a 8290293i bk3: 18948a 8279933i bk4: 18676a 8298394i bk5: 18668a 8287345i bk6: 18724a 8298972i bk7: 18712a 8295865i bk8: 18752a 8296504i bk9: 18700a 8292485i bk10: 18548a 8284633i bk11: 18560a 8277505i bk12: 18348a 8292701i bk13: 18344a 8286004i bk14: 19348a 8286228i bk15: 19256a 8283711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37658, Miss_rate = 0.284, Pending_hits = 63364, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63259, Reservation_fails = 215
L2_cache_bank[2]: Access = 132477, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63269, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37653, Miss_rate = 0.284, Pending_hits = 63209, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37696, Miss_rate = 0.284, Pending_hits = 63207, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37659, Miss_rate = 0.284, Pending_hits = 63217, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37625, Miss_rate = 0.284, Pending_hits = 63237, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37636, Miss_rate = 0.284, Pending_hits = 63267, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37677, Miss_rate = 0.284, Pending_hits = 63234, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37629, Miss_rate = 0.284, Pending_hits = 63225, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63275, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37630, Miss_rate = 0.284, Pending_hits = 63179, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63192, Reservation_fails = 189
L2_cache_bank[13]: Access = 132429, Miss = 37641, Miss_rate = 0.284, Pending_hits = 63283, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37697, Miss_rate = 0.284, Pending_hits = 63197, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37648, Miss_rate = 0.284, Pending_hits = 63244, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63267, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37665, Miss_rate = 0.284, Pending_hits = 63315, Reservation_fails = 136
L2_cache_bank[18]: Access = 132491, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63243, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63295, Reservation_fails = 150
L2_cache_bank[20]: Access = 132659, Miss = 37716, Miss_rate = 0.284, Pending_hits = 63296, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63276, Reservation_fails = 137
L2_total_cache_accesses = 2914439
L2_total_cache_misses = 828582
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1391550
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1270188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056101
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=6282265
icnt_total_pkts_simt_to_mem=4563047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58956
	minimum = 6
	maximum = 34
Network latency average = 8.46294
	minimum = 6
	maximum = 34
Slowest packet = 5671510
Flit latency average = 8.49834
	minimum = 6
	maximum = 34
Slowest flit = 10607089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0485131
	minimum = 0.042085 (at node 6)
	maximum = 0.0559747 (at node 48)
Accepted packet rate average = 0.0485131
	minimum = 0.042085 (at node 6)
	maximum = 0.0559747 (at node 48)
Injected flit rate average = 0.0734145
	minimum = 0.0432861 (at node 6)
	maximum = 0.111318 (at node 48)
Accepted flit rate average= 0.0734145
	minimum = 0.0562211 (at node 35)
	maximum = 0.0878503 (at node 21)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5246 (22 samples)
	minimum = 6 (22 samples)
	maximum = 93.2727 (22 samples)
Network latency average = 9.76378 (22 samples)
	minimum = 6 (22 samples)
	maximum = 86.5909 (22 samples)
Flit latency average = 9.57996 (22 samples)
	minimum = 6 (22 samples)
	maximum = 85.8636 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.0556734 (22 samples)
	minimum = 0.0493266 (22 samples)
	maximum = 0.063483 (22 samples)
Accepted packet rate average = 0.0556734 (22 samples)
	minimum = 0.0493266 (22 samples)
	maximum = 0.063483 (22 samples)
Injected flit rate average = 0.104944 (22 samples)
	minimum = 0.0747937 (22 samples)
	maximum = 0.143033 (22 samples)
Accepted flit rate average = 0.104944 (22 samples)
	minimum = 0.0955894 (22 samples)
	maximum = 0.112872 (22 samples)
Injected packet size average = 1.88499 (22 samples)
Accepted packet size average = 1.88499 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 51 sec (5931 sec)
gpgpu_simulation_rate = 82406 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43078
gpu_sim_insn = 23078842
gpu_ipc =     535.7454
gpu_tot_sim_cycle = 10118227
gpu_tot_sim_insn = 511829669
gpu_tot_ipc =      50.5849
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343749
gpu_stall_icnt2sh    = 166053
partiton_reqs_in_parallel = 947645
partiton_reqs_in_parallel_total    = 100878674
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      10.0637
partiton_reqs_in_parallel_util = 947645
partiton_reqs_in_parallel_util_total    = 100878674
gpu_sim_cycle_parition_util = 43078
gpu_tot_sim_cycle_parition_util    = 4600297
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9294
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914439
L2_BW  =     441.4085 GB/Sec
L2_BW_total  =      29.1807 GB/Sec
gpu_total_sim_rate=83102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353769
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353769
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
43659, 43191, 43476, 43035, 43534, 43110, 43604, 42947, 43225, 42811, 43429, 42633, 43424, 42441, 43138, 42289, 43170, 42379, 43053, 41947, 42711, 42197, 42692, 42041, 42765, 42128, 42699, 41894, 42529, 41890, 42390, 41562, 
gpgpu_n_tot_thrd_icount = 1078237344
gpgpu_n_tot_w_icount = 33694917
gpgpu_n_stall_shd_mem = 434640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187173
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627525
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2344419	W0_Idle:208182895	W0_Scoreboard:19627774	W1:140047	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163480 {40:4087,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163480 {40:4087,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 354 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 10118226 
mrq_lat_table:434932 	27588 	39632 	73214 	147491 	217073 	290336 	138175 	75465 	8033 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1817198 	1141689 	137721 	11493 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57 	2672218 	259478 	17195 	5016 	95513 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1487701 	664286 	35170 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	271502 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1609 	156 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  6.139030  5.942897  5.261587  5.242291  5.261688  5.372016  6.059835  6.146545  5.178030  5.353555  4.996963  5.164366  5.612881  5.853111  4.982353  5.195317 
dram[1]:  5.763870  6.170413  4.972505  5.490391  5.164758  5.483412  5.955915  5.937134  5.086175  5.400394  4.980606  5.142857  5.507138  5.694522  4.930029  5.083484 
dram[2]:  5.514839  6.020538  4.965970  5.189644  5.380637  5.363997  5.857246  6.097671  4.982467  5.355744  4.856553  5.294004  5.633519  5.695989  4.847214  5.236025 
dram[3]:  5.967606  6.082916  4.990361  5.111317  5.148666  5.309103  5.923245  6.126515  5.146708  5.419802  5.012210  5.230720  5.460917  5.577824  4.909355  5.038141 
dram[4]:  5.703083  6.480887  4.927554  5.069240  5.105429  5.446980  5.886149  5.978613  5.166353  5.736695  4.917612  5.099752  5.394667  5.579780  4.929528  5.061041 
dram[5]:  5.895284  5.787899  5.004250  5.298784  5.241580  5.476996  5.991117  6.217024  5.262348  5.294574  4.913381  5.205826  5.460917  5.816092  4.934379  5.108696 
dram[6]:  5.783526  5.880607  4.955688  5.051924  5.324984  5.372679  6.004457  6.161609  5.033680  5.401186  4.833138  5.149749  5.583046  5.612344  5.008279  5.046401 
dram[7]:  5.693645  5.977512  4.947526  5.006650  5.175796  5.454239  5.982288  6.221709  5.049785  5.298132  4.944844  5.116033  5.518064  5.658536  4.944510  5.191646 
dram[8]:  5.612393  5.889889  4.861927  5.305324  5.295812  5.489506  5.813754  6.191278  5.014661  5.255769  4.954819  5.255605  5.481456  5.802575  4.963006  5.143378 
dram[9]:  5.854883  6.216947  5.101422  5.295586  5.401202  5.459933  6.091046  6.123579  5.159348  5.249681  5.052243  5.169076  5.460402  5.784034  5.038691  5.095181 
dram[10]:  5.678881  6.074339  4.964072  5.137632  5.287859  5.434228  5.718816  6.183270  5.008511  5.200504  5.094234  5.065151  5.486486  5.812186  4.830102  5.212963 
average row locality = 1452025/269569 = 5.386469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5228      5252      5128      5149      5046      5049      5044      5038      5041      5037      5021      5017      4959      4945      5204      5179 
dram[1]:      5258      5256      5144      5129      5052      5038      5052      5048      5042      5050      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5149      5146      5040      5040      5050      5045      5061      5044      5019      5014      4950      4944      5188      5185 
dram[3]:      5233      5251      5134      5118      5037      5035      5039      5040      5044      5039      5008      5014      4958      4951      5195      5199 
dram[4]:      5251      5240      5143      5121      5035      5047      5054      5042      5055      5032      5022      5020      4942      4948      5205      5204 
dram[5]:      5246      5245      5119      5127      5037      5037      5038      5036      5044      5033      5017      5017      4950      4948      5225      5208 
dram[6]:      5239      5244      5127      5120      5036      5041      5033      5060      5053      5032      5017      5017      4950      4952      5214      5215 
dram[7]:      5257      5247      5137      5127      5054      5037      5045      5039      5050      5055      5023      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5131      5127      5042      5048      5048      5037      5047      5045      5017      5002      4968      4958      5201      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5037      5032      5045      5043      5012      5018      4972      4962      5208      5200 
dram[10]:      5258      5243      5131      5119      5044      5040      5053      5056      5059      5057      5011      5020      4959      4957      5216      5202 
total reads: 895011
bank skew: 5269/4942 = 1.07
chip skew: 81425/81295 = 1.00
number of total write accesses:
dram[0]:      3250      3282      3159      3181      3057      3052      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3261      3253      3175      3156      3067      3061      3054      3074      3162      3164      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3173      3074      3065      3074      3071      3180      3161      3208      3197      3151      3150      3251      3245 
dram[3]:      3241      3259      3150      3147      3067      3072      3064      3047      3165      3172      3202      3193      3146      3148      3254      3255 
dram[4]:      3258      3237      3155      3152      3052      3069      3063      3065      3175      3160      3215      3211      3150      3165      3259      3253 
dram[5]:      3255      3269      3123      3155      3056      3058      3056      3071      3160      3163      3208      3203      3154      3148      3272      3252 
dram[6]:      3257      3277      3149      3150      3042      3061      3049      3061      3167      3167      3209      3202      3151      3141      3255      3268 
dram[7]:      3255      3259      3160      3154      3072      3068      3061      3043      3166      3173      3225      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3144      3144      3050      3060      3068      3055      3162      3154      3208      3202      3161      3154      3251      3255 
dram[9]:      3261      3265      3131      3155      3050      3053      3058      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3159      3168      3057      3057      3062      3075      3180      3191      3206      3221      3161      3151      3256      3243 
total reads: 557014
bank skew: 3282/3042 = 1.08
chip skew: 50708/50580 = 1.00
average mf latency per bank:
dram[0]:        800       812       616       626       934       943       844       858       637       648       798       802       778       762       637       650
dram[1]:        806       821       615       627       936       939       848       875       645       641       806       810       750       758       641       653
dram[2]:        804       845       617       643       918       927       878       886       635       642       803       809       798       805       644       649
dram[3]:        807       817       614       629       916       921       878       915       639       647       799       808       793       801       642       672
dram[4]:        811       819       618       637       960       961       863       870       640       641       801       822       780       739       652       655
dram[5]:        805       813       617       624       957       962       886       870       638       648       773       775       731       736       651       654
dram[6]:        810       813       634       623       968       969       864       871       637       643       773       774       731       740       649       658
dram[7]:        816       821       617       626       959       967       903       910       639       643       769       771       732       741       651       649
dram[8]:        810       785       626       656       957       986       888       895       657       640       759       764       746       751       633       638
dram[9]:        782       789       629       636       990       967       864       842       645       649       760       764       749       754       643       663
dram[10]:        792       798       626       617       938       945       834       839       643       646       798       803       748       757       642       649
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f69e7e44440 :  mf: uid=31008902, sid04:w00, part=0, addr=0x800fffe0, load , size=32, unknown  status = IN_PARTITION_DRAM (10118226), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8089261 n_act=24190 n_pre=24174 n_req=131992 n_rd=325346 n_write=160399 bw_util=0.1127
n_activity=1246422 dram_eff=0.7794
bk0: 20912a 8345798i bk1: 21008a 8330306i bk2: 20512a 8347574i bk3: 20596a 8328705i bk4: 20184a 8350438i bk5: 20196a 8342124i bk6: 20176a 8360168i bk7: 20152a 8350930i bk8: 20164a 8358614i bk9: 20148a 8348568i bk10: 20084a 8346443i bk11: 20066a 8334773i bk12: 19836a 8347872i bk13: 19780a 8343441i bk14: 20816a 8339938i bk15: 20716a 8333856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89285
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088498 n_act=24472 n_pre=24456 n_req=132051 n_rd=325548 n_write=160396 bw_util=0.1127
n_activity=1247055 dram_eff=0.7793
bk0: 21032a 8339515i bk1: 21024a 8334504i bk2: 20576a 8341015i bk3: 20516a 8339277i bk4: 20208a 8350991i bk5: 20152a 8340400i bk6: 20208a 8358569i bk7: 20192a 8346870i bk8: 20168a 8355598i bk9: 20200a 8346888i bk10: 20060a 8338979i bk11: 20020a 8337884i bk12: 19800a 8349108i bk13: 19780a 8340446i bk14: 20796a 8338878i bk15: 20816a 8328742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8087985 n_act=24618 n_pre=24602 n_req=132093 n_rd=325560 n_write=160605 bw_util=0.1128
n_activity=1247740 dram_eff=0.7793
bk0: 21076a 8334405i bk1: 20984a 8333241i bk2: 20596a 8337897i bk3: 20584a 8329190i bk4: 20160a 8350726i bk5: 20160a 8337717i bk6: 20200a 8356573i bk7: 20180a 8349974i bk8: 20244a 8350427i bk9: 20176a 8349065i bk10: 20076a 8338916i bk11: 20056a 8337494i bk12: 19800a 8347760i bk13: 19776a 8338416i bk14: 20752a 8336392i bk15: 20740a 8334000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088934 n_act=24537 n_pre=24521 n_req=131877 n_rd=325180 n_write=160198 bw_util=0.1126
n_activity=1246981 dram_eff=0.7785
bk0: 20932a 8346386i bk1: 21004a 8337125i bk2: 20536a 8344537i bk3: 20472a 8336629i bk4: 20148a 8348155i bk5: 20140a 8337400i bk6: 20156a 8358819i bk7: 20160a 8354157i bk8: 20176a 8361599i bk9: 20156a 8352457i bk10: 20032a 8342683i bk11: 20056a 8339083i bk12: 19832a 8348346i bk13: 19804a 8341145i bk14: 20780a 8339231i bk15: 20796a 8332008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088466 n_act=24577 n_pre=24561 n_req=132000 n_rd=325444 n_write=160322 bw_util=0.1127
n_activity=1245127 dram_eff=0.7803
bk0: 21004a 8337331i bk1: 20960a 8338785i bk2: 20572a 8342108i bk3: 20484a 8333618i bk4: 20140a 8350831i bk5: 20188a 8338123i bk6: 20216a 8360103i bk7: 20168a 8348427i bk8: 20220a 8354055i bk9: 20128a 8354917i bk10: 20088a 8336231i bk11: 20080a 8338181i bk12: 19768a 8348700i bk13: 19792a 8337960i bk14: 20820a 8338955i bk15: 20816a 8330979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88484
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088977 n_act=24414 n_pre=24398 n_req=131930 n_rd=325308 n_write=160273 bw_util=0.1126
n_activity=1247385 dram_eff=0.7786
bk0: 20984a 8342845i bk1: 20980a 8332946i bk2: 20476a 8346946i bk3: 20508a 8338513i bk4: 20148a 8354036i bk5: 20148a 8343072i bk6: 20152a 8363054i bk7: 20144a 8351886i bk8: 20176a 8358350i bk9: 20132a 8349988i bk10: 20068a 8341033i bk11: 20068a 8335912i bk12: 19800a 8349931i bk13: 19792a 8342786i bk14: 20900a 8336915i bk15: 20832a 8334198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86612
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x800ffa80, atomic=0 1 entries : 0x7f69dc0c7460 :  mf: uid=31008900, sid18:w29, part=6, addr=0x800ffae0, load , size=32, unknown  status = IN_PARTITION_DRAM (10118223), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088424 n_act=24628 n_pre=24612 n_req=131956 n_rd=325400 n_write=160306 bw_util=0.1126
n_activity=1246178 dram_eff=0.7795
bk0: 20956a 8339539i bk1: 20976a 8329916i bk2: 20508a 8339462i bk3: 20480a 8332138i bk4: 20144a 8356548i bk5: 20164a 8340482i bk6: 20132a 8357892i bk7: 20240a 8350949i bk8: 20212a 8354767i bk9: 20128a 8349972i bk10: 20068a 8338184i bk11: 20068a 8333579i bk12: 19800a 8349955i bk13: 19808a 8339128i bk14: 20856a 8337557i bk15: 20860a 8328719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088126 n_act=24652 n_pre=24636 n_req=132040 n_rd=325548 n_write=160408 bw_util=0.1127
n_activity=1249181 dram_eff=0.778
bk0: 21028a 8340744i bk1: 20988a 8336853i bk2: 20548a 8341136i bk3: 20508a 8328935i bk4: 20216a 8348816i bk5: 20148a 8342602i bk6: 20180a 8355531i bk7: 20156a 8351866i bk8: 20200a 8355058i bk9: 20220a 8349098i bk10: 20092a 8335212i bk11: 20036a 8336217i bk12: 19788a 8344328i bk13: 19828a 8338605i bk14: 20828a 8337848i bk15: 20784a 8330280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89135
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8088409 n_act=24578 n_pre=24562 n_req=131969 n_rd=325556 n_write=160265 bw_util=0.1127
n_activity=1248820 dram_eff=0.778
bk0: 21016a 8338179i bk1: 21012a 8339029i bk2: 20524a 8344433i bk3: 20508a 8339456i bk4: 20168a 8354526i bk5: 20192a 8346225i bk6: 20192a 8357079i bk7: 20148a 8354684i bk8: 20188a 8354733i bk9: 20180a 8355965i bk10: 20068a 8338749i bk11: 20008a 8336643i bk12: 19872a 8347193i bk13: 19832a 8345929i bk14: 20804a 8341871i bk15: 20844a 8332421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8089139 n_act=24245 n_pre=24229 n_req=131984 n_rd=325452 n_write=160305 bw_util=0.1127
n_activity=1245999 dram_eff=0.7797
bk0: 21008a 8339655i bk1: 20984a 8333861i bk2: 20472a 8344313i bk3: 20488a 8334122i bk4: 20164a 8357312i bk5: 20220a 8345092i bk6: 20148a 8359526i bk7: 20128a 8352417i bk8: 20180a 8356324i bk9: 20172a 8351564i bk10: 20048a 8343225i bk11: 20072a 8334411i bk12: 19888a 8349987i bk13: 19848a 8342439i bk14: 20832a 8339688i bk15: 20800a 8330833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8623370 n_nop=8087908 n_act=24659 n_pre=24643 n_req=132133 n_rd=325700 n_write=160460 bw_util=0.1128
n_activity=1247696 dram_eff=0.7793
bk0: 21032a 8335719i bk1: 20972a 8333210i bk2: 20524a 8343554i bk3: 20476a 8332745i bk4: 20176a 8352971i bk5: 20160a 8343905i bk6: 20212a 8355923i bk7: 20224a 8350550i bk8: 20236a 8353656i bk9: 20228a 8345485i bk10: 20044a 8338451i bk11: 20080a 8330538i bk12: 19836a 8347135i bk13: 19828a 8340745i bk14: 20864a 8340164i bk15: 20808a 8337278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40671, Miss_rate = 0.287, Pending_hits = 66312, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40666, Miss_rate = 0.287, Pending_hits = 66203, Reservation_fails = 215
L2_cache_bank[2]: Access = 141601, Miss = 40712, Miss_rate = 0.288, Pending_hits = 66228, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40675, Miss_rate = 0.287, Pending_hits = 66163, Reservation_fails = 197
L2_cache_bank[4]: Access = 141665, Miss = 40726, Miss_rate = 0.287, Pending_hits = 66163, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40664, Miss_rate = 0.287, Pending_hits = 66173, Reservation_fails = 181
L2_cache_bank[6]: Access = 141463, Miss = 40648, Miss_rate = 0.287, Pending_hits = 66202, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40647, Miss_rate = 0.287, Pending_hits = 66222, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40707, Miss_rate = 0.287, Pending_hits = 66189, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40654, Miss_rate = 0.287, Pending_hits = 66186, Reservation_fails = 134
L2_cache_bank[10]: Access = 141589, Miss = 40676, Miss_rate = 0.287, Pending_hits = 66226, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40651, Miss_rate = 0.287, Pending_hits = 66136, Reservation_fails = 174
L2_cache_bank[12]: Access = 141503, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66149, Reservation_fails = 189
L2_cache_bank[13]: Access = 141557, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66250, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40720, Miss_rate = 0.287, Pending_hits = 66148, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40667, Miss_rate = 0.287, Pending_hits = 66194, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66230, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66264, Reservation_fails = 136
L2_cache_bank[18]: Access = 141607, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66202, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66258, Reservation_fails = 150
L2_cache_bank[20]: Access = 141770, Miss = 40731, Miss_rate = 0.287, Pending_hits = 66249, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66242, Reservation_fails = 137
L2_total_cache_accesses = 3115053
L2_total_cache_misses = 895011
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1456589
L2_total_cache_reservation_fails = 3780
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1335072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187173
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=6745023
icnt_total_pkts_simt_to_mem=4898756
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3649
	minimum = 6
	maximum = 62
Network latency average = 9.67733
	minimum = 6
	maximum = 56
Slowest packet = 5833990
Flit latency average = 8.85308
	minimum = 6
	maximum = 54
Slowest flit = 11574955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.093142
	minimum = 0.0827704 (at node 2)
	maximum = 0.106112 (at node 38)
Accepted packet rate average = 0.093142
	minimum = 0.0827704 (at node 2)
	maximum = 0.106112 (at node 38)
Injected flit rate average = 0.185358
	minimum = 0.138496 (at node 2)
	maximum = 0.244423 (at node 38)
Accepted flit rate average= 0.185358
	minimum = 0.176405 (at node 40)
	maximum = 0.192551 (at node 7)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5177 (23 samples)
	minimum = 6 (23 samples)
	maximum = 91.913 (23 samples)
Network latency average = 9.76002 (23 samples)
	minimum = 6 (23 samples)
	maximum = 85.2609 (23 samples)
Flit latency average = 9.54835 (23 samples)
	minimum = 6 (23 samples)
	maximum = 84.4783 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0573025 (23 samples)
	minimum = 0.0507807 (23 samples)
	maximum = 0.0653364 (23 samples)
Accepted packet rate average = 0.0573025 (23 samples)
	minimum = 0.0507807 (23 samples)
	maximum = 0.0653364 (23 samples)
Injected flit rate average = 0.10844 (23 samples)
	minimum = 0.0775634 (23 samples)
	maximum = 0.147441 (23 samples)
Accepted flit rate average = 0.10844 (23 samples)
	minimum = 0.0991031 (23 samples)
	maximum = 0.116337 (23 samples)
Injected packet size average = 1.89242 (23 samples)
Accepted packet size average = 1.89242 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 39 sec (6159 sec)
gpgpu_simulation_rate = 83102 (inst/sec)
gpgpu_simulation_rate = 1642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 34661
gpu_sim_insn = 21075254
gpu_ipc =     608.0394
gpu_tot_sim_cycle = 10375038
gpu_tot_sim_insn = 532904923
gpu_tot_ipc =      51.3641
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343749
gpu_stall_icnt2sh    = 166074
partiton_reqs_in_parallel = 762542
partiton_reqs_in_parallel_total    = 101826319
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.8880
partiton_reqs_in_parallel_util = 762542
partiton_reqs_in_parallel_util_total    = 101826319
gpu_sim_cycle_parition_util = 34661
gpu_tot_sim_cycle_parition_util    = 4643375
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9299
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115053
L2_BW  =     250.7711 GB/Sec
L2_BW_total  =      29.2962 GB/Sec
gpu_total_sim_rate=84884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196285
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189986
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196285
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
45539, 45023, 45428, 44843, 45319, 44921, 45461, 44707, 45154, 44812, 45309, 44465, 45324, 44347, 44972, 44026, 45027, 44094, 44815, 43756, 44634, 44029, 44549, 43728, 44455, 44011, 44723, 43680, 44409, 43602, 44319, 43490, 
gpgpu_n_tot_thrd_icount = 1125931008
gpgpu_n_tot_w_icount = 35185344
gpgpu_n_stall_shd_mem = 434768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276873
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700509
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197790
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2480218	W0_Idle:208208447	W0_Scoreboard:20036088	W1:252451	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326200 {40:8155,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326200 {40:8155,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 351 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 10372726 
mrq_lat_table:456864 	28552 	40266 	74176 	150965 	217616 	290362 	138175 	75465 	8033 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1886136 	1164454 	137721 	11493 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2756039 	259745 	17197 	5016 	103121 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1556658 	685014 	35185 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	273505 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1679 	156 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  5.820081  5.631715  5.032200  4.941995  4.951555  5.116481  5.700000  5.781971  4.932153  5.048193  4.784123  4.926100  5.237674  5.563219  4.811173  4.923870 
dram[1]:  5.393676  5.774451  4.746921  5.216935  4.924450  5.185301  5.550268  5.617886  4.808376  5.133660  4.777841  4.904455  5.235705  5.365996  4.676056  4.841279 
dram[2]:  5.256488  5.694938  4.713492  4.914402  5.067196  5.071166  5.528000  5.821956  4.737881  5.078835  4.621488  4.969231  5.280153  5.346055  4.631664  5.048235 
dram[3]:  5.645751  5.695738  4.786932  4.847701  4.904875  5.008470  5.570370  5.859175  4.895784  5.179566  4.780446  4.942739  5.216593  5.256834  4.697052  4.781476 
dram[4]:  5.441306  6.089499  4.640394  4.858213  4.840469  5.194969  5.535070  5.587441  4.897316  5.428200  4.681159  4.824813  5.118707  5.231206  4.669908  4.770591 
dram[5]:  5.510476  5.463814  4.735096  5.011282  4.937947  5.198363  5.618107  5.828753  4.933451  5.025271  4.675028  4.934590  5.143657  5.469496  4.729360  4.863021 
dram[6]:  5.432957  5.606727  4.743099  4.810502  5.065846  5.130435  5.691563  5.852088  4.785511  5.095180  4.629630  4.901582  5.246663  5.351985  4.807693  4.863021 
dram[7]:  5.352434  5.649283  4.726663  4.764673  4.938058  5.101601  5.657769  5.900430  4.809879  5.026978  4.701901  4.888042  5.253503  5.317919  4.707743  4.942726 
dram[8]:  5.282067  5.579794  4.625548  5.056423  5.047853  5.184953  5.477829  5.852377  4.758797  4.964434  4.724507  5.014389  5.205161  5.462706  4.728171  4.848740 
dram[9]:  5.506979  5.812583  4.805587  5.004742  5.074324  5.139838  5.761705  5.822489  4.926471  4.930123  4.827566  4.898483  5.157338  5.453166  4.808143  4.878187 
dram[10]:  5.384139  5.757979  4.744108  4.869891  5.082563  5.186047  5.407843  5.882269  4.752821  4.941901  4.808596  4.825588  5.212846  5.522408  4.626474  4.985516 
average row locality = 1480560/289834 = 5.108304
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5338      5364      5229      5280      5167      5155      5161      5157      5144      5150      5122      5127      5079      5036      5297      5289 
dram[1]:      5381      5371      5253      5232      5156      5138      5166      5165      5162      5153      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5266      5269      5165      5147      5163      5146      5171      5154      5126      5139      5064      5056      5297      5285 
dram[3]:      5345      5371      5230      5235      5135      5154      5153      5139      5143      5143      5106      5119      5048      5061      5295      5311 
dram[4]:      5355      5354      5264      5225      5148      5144      5168      5153      5166      5140      5125      5133      5039      5063      5324      5319 
dram[5]:      5369      5360      5236      5232      5162      5145      5144      5151      5153      5134      5124      5120      5058      5049      5328      5318 
dram[6]:      5362      5342      5222      5228      5138      5151      5133      5163      5163      5136      5116      5113      5053      5035      5319      5311 
dram[7]:      5377      5351      5241      5237      5168      5162      5152      5137      5153      5162      5126      5098      5049      5062      5322      5320 
dram[8]:      5370      5367      5238      5233      5134      5155      5159      5138      5167      5160      5124      5108      5063      5065      5309      5341 
dram[9]:      5370      5363      5245      5231      5155      5161      5139      5137      5141      5159      5107      5131      5076      5062      5315      5301 
dram[10]:      5365      5349      5242      5236      5141      5145      5158      5167      5185      5174      5128      5130      5064      5057      5323      5307 
total reads: 914094
bank skew: 5381/5035 = 1.07
chip skew: 83177/82985 = 1.00
number of total write accesses:
dram[0]:      3299      3337      3210      3240      3112      3103      3104      3117      3216      3230      3255      3272      3207      3192      3315      3313 
dram[1]:      3319      3308      3225      3209      3122      3117      3115      3127      3219      3220      3253      3254      3197      3216      3314      3316 
dram[2]:      3336      3307      3223      3228      3130      3119      3129      3127      3234      3221      3262      3259      3210      3209      3304      3297 
dram[3]:      3293      3315      3195      3200      3115      3125      3119      3099      3219      3222      3255      3254      3189      3208      3310      3310 
dram[4]:      3313      3287      3214      3204      3105      3116      3118      3122      3228      3214      3273      3267      3197      3218      3320      3311 
dram[5]:      3310      3322      3183      3207      3114      3110      3109      3120      3224      3218      3263      3254      3213      3199      3322      3309 
dram[6]:      3309      3326      3197      3200      3094      3109      3097      3106      3226      3215      3259      3254      3200      3191      3306      3316 
dram[7]:      3310      3315      3215      3206      3123      3123      3114      3100      3221      3223      3281      3241      3199      3218      3312      3310 
dram[8]:      3319      3304      3199      3191      3094      3115      3118      3108      3218      3215      3262      3256      3208      3211      3301      3314 
dram[9]:      3309      3321      3184      3212      3106      3109      3106      3096      3234      3237      3264      3265      3217      3205      3306      3309 
dram[10]:      3325      3311      3212      3223      3108      3106      3116      3127      3237      3247      3263      3281      3214      3199      3310      3298 
total reads: 566466
bank skew: 3337/3094 = 1.08
chip skew: 51595/51405 = 1.00
average mf latency per bank:
dram[0]:        799       811       619       628       930       940       843       855       639       649       798       800       775       762       640       651
dram[1]:        804       820       619       630       933       936       845       872       646       643       805       808       750       757       643       654
dram[2]:        803       843       619       646       915       924       875       884       638       644       802       806       795       802       646       652
dram[3]:        806       815       618       631       915       917       875       912       641       649       798       805       792       798       644       674
dram[4]:        810       818       620       640       956       958       860       868       643       643       799       820       779       737       653       657
dram[5]:        804       811       619       627       951       958       885       868       640       650       772       774       729       736       654       655
dram[6]:        808       813       637       626       964       965       863       870       639       646       772       774       730       740       652       660
dram[7]:        814       819       620       629       955       962       901       907       641       645       768       771       732       740       652       651
dram[8]:        809       784       629       659       955       982       886       893       658       642       758       763       746       750       636       639
dram[9]:        781       788       631       638       985       962       863       841       647       650       760       763       748       754       645       665
dram[10]:        791       797       629       620       935       942       833       837       645       648       796       801       747       757       645       652
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8139484 n_act=26007 n_pre=25991 n_req=134617 n_rd=332380 n_write=163867 bw_util=0.1142
n_activity=1295862 dram_eff=0.7659
bk0: 21352a 8405286i bk1: 21456a 8389396i bk2: 20916a 8407178i bk3: 21120a 8386849i bk4: 20668a 8408807i bk5: 20620a 8401464i bk6: 20644a 8419125i bk7: 20628a 8409719i bk8: 20576a 8417803i bk9: 20600a 8407122i bk10: 20488a 8405838i bk11: 20508a 8393680i bk12: 20316a 8406112i bk13: 20144a 8403015i bk14: 21188a 8399911i bk15: 21156a 8392462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138673 n_act=26336 n_pre=26320 n_req=134665 n_rd=332536 n_write=163864 bw_util=0.1143
n_activity=1296185 dram_eff=0.7659
bk0: 21524a 8397675i bk1: 21484a 8392881i bk2: 21012a 8400259i bk3: 20928a 8398290i bk4: 20624a 8410150i bk5: 20552a 8399228i bk6: 20664a 8416906i bk7: 20660a 8405876i bk8: 20648a 8413968i bk9: 20612a 8405695i bk10: 20452a 8398501i bk11: 20452a 8397343i bk12: 20176a 8408467i bk13: 20212a 8399348i bk14: 21272a 8397181i bk15: 21264a 8387524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87641
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8137876 n_act=26494 n_pre=26478 n_req=134772 n_rd=332708 n_write=164173 bw_util=0.1144
n_activity=1297817 dram_eff=0.7657
bk0: 21496a 8393549i bk1: 21420a 8392437i bk2: 21064a 8396679i bk3: 21076a 8387296i bk4: 20660a 8408767i bk5: 20588a 8396214i bk6: 20652a 8415660i bk7: 20584a 8409389i bk8: 20684a 8409296i bk9: 20616a 8407683i bk10: 20504a 8397749i bk11: 20556a 8395574i bk12: 20256a 8406558i bk13: 20224a 8396724i bk14: 21188a 8395327i bk15: 21140a 8393623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88699
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8139543 n_act=26334 n_pre=26318 n_req=134416 n_rd=331952 n_write=163582 bw_util=0.1141
n_activity=1296276 dram_eff=0.7646
bk0: 21380a 8405574i bk1: 21484a 8395663i bk2: 20920a 8404253i bk3: 20940a 8395443i bk4: 20540a 8407436i bk5: 20616a 8395990i bk6: 20612a 8417693i bk7: 20556a 8414015i bk8: 20572a 8421009i bk9: 20572a 8411893i bk10: 20424a 8401846i bk11: 20476a 8397764i bk12: 20192a 8408503i bk13: 20244a 8400015i bk14: 21180a 8398485i bk15: 21244a 8390793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138497 n_act=26487 n_pre=26471 n_req=134627 n_rd=332480 n_write=163794 bw_util=0.1142
n_activity=1295287 dram_eff=0.7663
bk0: 21420a 8397010i bk1: 21416a 8397918i bk2: 21056a 8399994i bk3: 20900a 8392699i bk4: 20592a 8409527i bk5: 20576a 8397816i bk6: 20672a 8418813i bk7: 20612a 8406796i bk8: 20664a 8412764i bk9: 20560a 8413960i bk10: 20500a 8395161i bk11: 20532a 8396772i bk12: 20156a 8408065i bk13: 20252a 8396535i bk14: 21296a 8397279i bk15: 21276a 8389366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138948 n_act=26348 n_pre=26332 n_req=134560 n_rd=332332 n_write=163769 bw_util=0.1142
n_activity=1298320 dram_eff=0.7642
bk0: 21476a 8401447i bk1: 21440a 8391650i bk2: 20944a 8405454i bk3: 20928a 8397554i bk4: 20648a 8412259i bk5: 20580a 8402470i bk6: 20576a 8422296i bk7: 20604a 8411100i bk8: 20612a 8416716i bk9: 20536a 8409283i bk10: 20496a 8400034i bk11: 20480a 8395199i bk12: 20232a 8408809i bk13: 20196a 8401928i bk14: 21312a 8396312i bk15: 21272a 8393039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85431
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8139605 n_act=26349 n_pre=26333 n_req=134390 n_rd=331940 n_write=163502 bw_util=0.1141
n_activity=1294626 dram_eff=0.7654
bk0: 21448a 8398130i bk1: 21368a 8389847i bk2: 20888a 8399308i bk3: 20912a 8391605i bk4: 20552a 8415999i bk5: 20604a 8400039i bk6: 20532a 8417824i bk7: 20652a 8410721i bk8: 20652a 8413718i bk9: 20544a 8409063i bk10: 20464a 8397673i bk11: 20452a 8392915i bk12: 20212a 8409043i bk13: 20140a 8399331i bk14: 21276a 8397179i bk15: 21244a 8388542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86761
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138461 n_act=26488 n_pre=26472 n_req=134628 n_rd=332468 n_write=163840 bw_util=0.1143
n_activity=1298387 dram_eff=0.7645
bk0: 21508a 8399338i bk1: 21404a 8396071i bk2: 20964a 8400042i bk3: 20948a 8387888i bk4: 20672a 8407629i bk5: 20648a 8400782i bk6: 20608a 8415040i bk7: 20548a 8411547i bk8: 20612a 8414449i bk9: 20648a 8408556i bk10: 20504a 8394352i bk11: 20392a 8395782i bk12: 20196a 8403984i bk13: 20248a 8397710i bk14: 21288a 8396422i bk15: 21280a 8388981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138672 n_act=26436 n_pre=26420 n_req=134564 n_rd=332524 n_write=163677 bw_util=0.1142
n_activity=1298854 dram_eff=0.7641
bk0: 21480a 8396615i bk1: 21468a 8398085i bk2: 20952a 8403404i bk3: 20932a 8398622i bk4: 20536a 8414296i bk5: 20620a 8405046i bk6: 20636a 8416308i bk7: 20552a 8414136i bk8: 20668a 8413499i bk9: 20640a 8414623i bk10: 20496a 8397772i bk11: 20432a 8395926i bk12: 20252a 8406761i bk13: 20260a 8405043i bk14: 21236a 8400877i bk15: 21364a 8390514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84262
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8139380 n_act=26126 n_pre=26110 n_req=134573 n_rd=332372 n_write=163741 bw_util=0.1142
n_activity=1296002 dram_eff=0.7656
bk0: 21480a 8398894i bk1: 21452a 8392364i bk2: 20980a 8402604i bk3: 20924a 8392844i bk4: 20620a 8415934i bk5: 20644a 8403761i bk6: 20556a 8419129i bk7: 20548a 8411833i bk8: 20564a 8416011i bk9: 20636a 8410017i bk10: 20428a 8402561i bk11: 20524a 8393108i bk12: 20304a 8409145i bk13: 20248a 8401641i bk14: 21260a 8399280i bk15: 21204a 8390218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86078
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8687729 n_nop=8138265 n_act=26430 n_pre=26414 n_req=134748 n_rd=332684 n_write=163936 bw_util=0.1143
n_activity=1297110 dram_eff=0.7657
bk0: 21460a 8394738i bk1: 21396a 8392358i bk2: 20968a 8402662i bk3: 20944a 8391285i bk4: 20564a 8412721i bk5: 20580a 8403205i bk6: 20632a 8414930i bk7: 20668a 8410209i bk8: 20740a 8412286i bk9: 20696a 8404136i bk10: 20512a 8396980i bk11: 20520a 8389089i bk12: 20256a 8406187i bk13: 20228a 8400249i bk14: 21292a 8399409i bk15: 21228a 8396465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41537, Miss_rate = 0.285, Pending_hits = 68964, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41558, Miss_rate = 0.285, Pending_hits = 68868, Reservation_fails = 215
L2_cache_bank[2]: Access = 145799, Miss = 41593, Miss_rate = 0.285, Pending_hits = 68842, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41541, Miss_rate = 0.285, Pending_hits = 68794, Reservation_fails = 197
L2_cache_bank[4]: Access = 145915, Miss = 41626, Miss_rate = 0.285, Pending_hits = 68834, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41551, Miss_rate = 0.285, Pending_hits = 68837, Reservation_fails = 181
L2_cache_bank[6]: Access = 145487, Miss = 41455, Miss_rate = 0.285, Pending_hits = 68811, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41533, Miss_rate = 0.285, Pending_hits = 68857, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41589, Miss_rate = 0.285, Pending_hits = 68832, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68846, Reservation_fails = 134
L2_cache_bank[10]: Access = 145832, Miss = 41574, Miss_rate = 0.285, Pending_hits = 68864, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41509, Miss_rate = 0.285, Pending_hits = 68786, Reservation_fails = 174
L2_cache_bank[12]: Access = 145593, Miss = 41506, Miss_rate = 0.285, Pending_hits = 68810, Reservation_fails = 189
L2_cache_bank[13]: Access = 145616, Miss = 41479, Miss_rate = 0.285, Pending_hits = 68842, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41588, Miss_rate = 0.285, Pending_hits = 68780, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41529, Miss_rate = 0.285, Pending_hits = 68835, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41564, Miss_rate = 0.285, Pending_hits = 68889, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41567, Miss_rate = 0.285, Pending_hits = 68947, Reservation_fails = 136
L2_cache_bank[18]: Access = 145783, Miss = 41548, Miss_rate = 0.285, Pending_hits = 68871, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41545, Miss_rate = 0.285, Pending_hits = 68922, Reservation_fails = 150
L2_cache_bank[20]: Access = 145926, Miss = 41606, Miss_rate = 0.285, Pending_hits = 68915, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41565, Miss_rate = 0.285, Pending_hits = 68891, Reservation_fails = 137
L2_total_cache_accesses = 3206756
L2_total_cache_misses = 914094
L2_total_cache_miss_rate = 0.2851
L2_total_cache_pending_hits = 1514837
L2_total_cache_reservation_fails = 3780
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1393320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276873
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=6926738
icnt_total_pkts_simt_to_mem=4996530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51342
	minimum = 6
	maximum = 32
Network latency average = 8.36538
	minimum = 6
	maximum = 32
Slowest packet = 6230721
Flit latency average = 8.3222
	minimum = 6
	maximum = 32
Slowest flit = 11644394
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0529158
	minimum = 0.0458598 (at node 26)
	maximum = 0.0613099 (at node 32)
Accepted packet rate average = 0.0529158
	minimum = 0.0458598 (at node 26)
	maximum = 0.0613099 (at node 32)
Injected flit rate average = 0.0806373
	minimum = 0.0484132 (at node 26)
	maximum = 0.121567 (at node 32)
Accepted flit rate average= 0.0806373
	minimum = 0.0616705 (at node 34)
	maximum = 0.0973456 (at node 3)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4342 (24 samples)
	minimum = 6 (24 samples)
	maximum = 89.4167 (24 samples)
Network latency average = 9.70191 (24 samples)
	minimum = 6 (24 samples)
	maximum = 83.0417 (24 samples)
Flit latency average = 9.49726 (24 samples)
	minimum = 6 (24 samples)
	maximum = 82.2917 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0571197 (24 samples)
	minimum = 0.0505756 (24 samples)
	maximum = 0.0651686 (24 samples)
Accepted packet rate average = 0.0571197 (24 samples)
	minimum = 0.0505756 (24 samples)
	maximum = 0.0651686 (24 samples)
Injected flit rate average = 0.107282 (24 samples)
	minimum = 0.0763488 (24 samples)
	maximum = 0.146363 (24 samples)
Accepted flit rate average = 0.107282 (24 samples)
	minimum = 0.0975434 (24 samples)
	maximum = 0.115545 (24 samples)
Injected packet size average = 1.87819 (24 samples)
Accepted packet size average = 1.87819 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 38 sec (6278 sec)
gpgpu_simulation_rate = 84884 (inst/sec)
gpgpu_simulation_rate = 1652 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44361
gpu_sim_insn = 23088912
gpu_ipc =     520.4777
gpu_tot_sim_cycle = 10641549
gpu_tot_sim_insn = 555993835
gpu_tot_ipc =      52.2475
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 343791
gpu_stall_icnt2sh    = 177591
partiton_reqs_in_parallel = 975900
partiton_reqs_in_parallel_total    = 102588861
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =       9.7321
partiton_reqs_in_parallel_util = 975900
partiton_reqs_in_parallel_util_total    = 102588861
gpu_sim_cycle_parition_util = 44361
gpu_tot_sim_cycle_parition_util    = 4678036
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.9305
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206756
L2_BW  =     436.8854 GB/Sec
L2_BW_total  =      30.3837 GB/Sec
gpu_total_sim_rate=85248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994513
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988214
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994513
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47522, 47051, 47477, 46811, 47359, 46920, 47483, 46777, 47221, 46795, 47283, 46514, 47340, 46350, 46979, 46063, 47010, 46108, 46831, 45766, 46680, 46003, 46556, 45708, 46429, 45964, 46715, 45702, 46473, 45603, 46383, 45485, 
gpgpu_n_tot_thrd_icount = 1174920448
gpgpu_n_tot_w_icount = 36716264
gpgpu_n_stall_shd_mem = 434799
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407945
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797661
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2530086	W0_Idle:208218571	W0_Scoreboard:21186850	W1:275353	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326200 {40:8155,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326200 {40:8155,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1684 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 345 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 10641548 
mrq_lat_table:480351 	30774 	43946 	80773 	162970 	236606 	312295 	148919 	77858 	8310 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1983499 	1268672 	140535 	11570 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	68 	2938826 	280751 	17857 	5029 	103121 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1642271 	728264 	37394 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	346905 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1719 	205 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  5.494055  5.388664  4.837172  4.789889  4.807379  4.938936  5.394143  5.520548  4.744963  4.912425  4.623518  4.781799  5.024390  5.342840  4.668699  4.798117 
dram[1]:  5.163243  5.579675  4.626020  5.020011  4.787453  4.966835  5.347037  5.424465  4.688645  5.028652  4.613285  4.723101  5.049885  5.163158  4.522037  4.696429 
dram[2]:  5.065360  5.466312  4.602733  4.743737  4.891832  4.956254  5.294435  5.615385  4.612538  4.927353  4.463451  4.804708  5.076923  5.178991  4.481247  4.898133 
dram[3]:  5.405152  5.441969  4.723885  4.706005  4.793047  4.838252  5.306770  5.590591  4.780749  4.996087  4.631032  4.789192  5.046418  5.073521  4.560238  4.659241 
dram[4]:  5.216018  5.794856  4.539810  4.721174  4.710933  5.000000  5.297136  5.421117  4.732877  5.252644  4.562088  4.684238  4.915273  5.143521  4.587593  4.647177 
dram[5]:  5.251131  5.244921  4.597754  4.832798  4.754575  4.990945  5.288623  5.571069  4.773091  4.890899  4.523473  4.810986  4.955132  5.202719  4.563179  4.700663 
dram[6]:  5.228991  5.383140  4.614278  4.668912  4.926133  4.935268  5.455782  5.530000  4.652828  4.947836  4.514617  4.743372  5.088134  5.152900  4.669367  4.690937 
dram[7]:  5.128729  5.413793  4.570995  4.685685  4.779634  4.969153  5.351270  5.668815  4.696017  4.860163  4.552405  4.762821  5.042383  5.115540  4.572489  4.792924 
dram[8]:  5.099945  5.374493  4.549069  4.868392  4.886604  5.027873  5.256228  5.642583  4.594069  4.816909  4.607692  4.859706  5.046803  5.260559  4.589437  4.728900 
dram[9]:  5.245475  5.515708  4.639403  4.840385  4.912027  4.979178  5.500623  5.562776  4.725211  4.790909  4.686779  4.736814  4.974157  5.256105  4.642498  4.755429 
dram[10]:  5.145626  5.554087  4.585490  4.695337  4.886981  5.011357  5.240379  5.651592  4.590608  4.796916  4.612455  4.684896  5.008494  5.288024  4.530251  4.841412 
average row locality = 1582934/320697 = 4.935918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5765      5615      5664      5549      5533      5541      5544      5530      5539      5505      5513      5456      5411      5683      5675 
dram[1]:      5777      5769      5642      5618      5538      5521      5547      5554      5544      5536      5496      5492      5417      5420      5711      5697 
dram[2]:      5769      5746      5660      5663      5546      5529      5539      5525      5548      5534      5508      5520      5437      5427      5690      5678 
dram[3]:      5736      5764      5619      5619      5519      5536      5536      5519      5524      5523      5479      5499      5417      5435      5688      5700 
dram[4]:      5748      5748      5651      5613      5530      5530      5557      5530      5551      5520      5512      5511      5417      5437      5720      5706 
dram[5]:      5765      5758      5630      5613      5541      5524      5523      5536      5530      5514      5503      5492      5433      5417      5712      5708 
dram[6]:      5757      5738      5599      5612      5523      5532      5524      5546      5547      5508      5497      5494      5434      5409      5711      5698 
dram[7]:      5771      5747      5629      5624      5549      5544      5535      5516      5538      5540      5507      5473      5420      5440      5713      5705 
dram[8]:      5766      5766      5631      5622      5511      5540      5544      5524      5557      5541      5509      5486      5441      5439      5703      5729 
dram[9]:      5764      5768      5633      5623      5535      5546      5522      5524      5526      5530      5486      5512      5448      5432      5700      5688 
dram[10]:      5764      5741      5634      5629      5521      5528      5544      5552      5563      5558      5502      5510      5435      5430      5711      5694 
total reads: 981687
bank skew: 5777/5409 = 1.07
chip skew: 89319/89113 = 1.00
number of total write accesses:
dram[0]:      3510      3552      3416      3432      3311      3283      3300      3322      3419      3436      3460      3472      3402      3394      3505      3499 
dram[1]:      3522      3510      3425      3413      3314      3315      3297      3315      3416      3415      3463      3463      3390      3409      3523      3508 
dram[2]:      3531      3503      3435      3426      3318      3308      3308      3308      3428      3419      3468      3460      3407      3398      3510      3506 
dram[3]:      3496      3520      3380      3393      3305      3318      3321      3275      3416      3415      3445      3452      3389      3398      3510      3502 
dram[4]:      3500      3489      3415      3395      3303      3320      3321      3301      3432      3420      3489      3464      3401      3415      3524      3514 
dram[5]:      3519      3536      3377      3405      3293      3295      3309      3322      3410      3407      3458      3442      3402      3386      3533      3510 
dram[6]:      3514      3521      3385      3399      3280      3312      3298      3302      3419      3408      3460      3452      3399      3387      3511      3515 
dram[7]:      3512      3516      3417      3410      3322      3316      3316      3282      3422      3427      3484      3443      3384      3415      3528      3507 
dram[8]:      3521      3505      3408      3404      3280      3299      3318      3301      3429      3404      3476      3451      3401      3404      3508      3516 
dram[9]:      3510      3537      3386      3414      3287      3302      3301      3293      3433      3429      3447      3469      3406      3393      3520      3509 
dram[10]:      3529      3501      3404      3433      3300      3297      3307      3321      3430      3465      3460      3485      3410      3401      3499      3495 
total reads: 601247
bank skew: 3552/3275 = 1.08
chip skew: 54737/54535 = 1.00
average mf latency per bank:
dram[0]:        779       791       610       619       900       913       819       831       629       639       777       781       757       746       630       642
dram[1]:        784       799       611       622       903       906       823       847       637       635       784       788       734       742       633       645
dram[2]:        783       821       611       636       887       897       852       859       629       634       781       786       775       784       636       641
dram[3]:        787       795       613       623       886       889       849       886       632       639       779       786       774       779       635       663
dram[4]:        791       798       612       631       926       926       835       847       633       634       778       799       761       724       646       648
dram[5]:        784       791       611       618       922       928       858       842       630       640       753       756       715       721       643       645
dram[6]:        789       794       628       617       933       934       837       846       629       637       754       756       715       725       641       650
dram[7]:        794       800       612       622       923       932       872       882       632       635       750       753       717       724       642       642
dram[8]:        788       766       622       647       925       952       860       869       646       633       741       746       731       735       627       631
dram[9]:        763       768       622       628       953       931       838       818       637       640       742       744       733       738       635       655
dram[10]:        772       779       619       611       906       913       812       816       635       638       776       781       732       741       635       642
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f69de201e30 :  mf: uid=33776485, sid07:w01, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (10641548), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179813 n_act=28873 n_pre=28857 n_req=143967 n_rd=357012 n_write=175545 bw_util=0.1214
n_activity=1377201 dram_eff=0.7734
bk0: 22924a 8456830i bk1: 23060a 8439979i bk2: 22460a 8459528i bk3: 22656a 8441322i bk4: 22196a 8462148i bk5: 22132a 8455610i bk6: 22164a 8472479i bk7: 22176a 8463414i bk8: 22120a 8469326i bk9: 22156a 8456404i bk10: 22020a 8458640i bk11: 22048a 8446035i bk12: 21824a 8460170i bk13: 21644a 8457295i bk14: 22732a 8453218i bk15: 22700a 8446714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179286 n_act=29125 n_pre=29109 n_req=143977 n_rd=357116 n_write=175464 bw_util=0.1215
n_activity=1377654 dram_eff=0.7732
bk0: 23108a 8450199i bk1: 23076a 8445388i bk2: 22568a 8451663i bk3: 22472a 8449293i bk4: 22152a 8463221i bk5: 22084a 8450580i bk6: 22188a 8472950i bk7: 22216a 8459962i bk8: 22176a 8467731i bk9: 22144a 8458703i bk10: 21984a 8450035i bk11: 21968a 8448998i bk12: 21668a 8464144i bk13: 21680a 8455144i bk14: 22844a 8449320i bk15: 22788a 8443790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800ff680, atomic=0 1 entries : 0x7f69de463200 :  mf: uid=33776483, sid16:w18, part=2, addr=0x800ff6c0, load , size=32, unknown  status = IN_PARTITION_DRAM (10641548), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8178583 n_act=29276 n_pre=29260 n_req=144052 n_rd=357276 n_write=175705 bw_util=0.1215
n_activity=1379101 dram_eff=0.7729
bk0: 23076a 8447711i bk1: 22984a 8446411i bk2: 22640a 8448423i bk3: 22652a 8439904i bk4: 22184a 8461047i bk5: 22116a 8449256i bk6: 22156a 8470735i bk7: 22100a 8464079i bk8: 22192a 8462428i bk9: 22136a 8460336i bk10: 22032a 8450669i bk11: 22080a 8449604i bk12: 21748a 8461169i bk13: 21708a 8451587i bk14: 22760a 8447703i bk15: 22712a 8444140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98289
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8180472 n_act=29080 n_pre=29064 n_req=143648 n_rd=356452 n_write=175032 bw_util=0.1212
n_activity=1377289 dram_eff=0.7718
bk0: 22944a 8458126i bk1: 23056a 8449904i bk2: 22476a 8458962i bk3: 22476a 8449327i bk4: 22076a 8461613i bk5: 22144a 8449244i bk6: 22144a 8470044i bk7: 22076a 8469493i bk8: 22096a 8475961i bk9: 22092a 8466406i bk10: 21916a 8455572i bk11: 21996a 8451375i bk12: 21668a 8463797i bk13: 21740a 8455666i bk14: 22752a 8451459i bk15: 22800a 8443062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179023 n_act=29225 n_pre=29209 n_req=143984 n_rd=357124 n_write=175519 bw_util=0.1215
n_activity=1376612 dram_eff=0.7738
bk0: 22992a 8451833i bk1: 22992a 8449149i bk2: 22604a 8453820i bk3: 22452a 8446826i bk4: 22120a 8461882i bk5: 22120a 8449072i bk6: 22228a 8469761i bk7: 22120a 8461131i bk8: 22204a 8466271i bk9: 22080a 8467577i bk10: 22048a 8447281i bk11: 22044a 8451471i bk12: 21668a 8461319i bk13: 21748a 8450947i bk14: 22880a 8448048i bk15: 22824a 8440791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179461 n_act=29247 n_pre=29231 n_req=143803 n_rd=356796 n_write=175365 bw_util=0.1214
n_activity=1379612 dram_eff=0.7715
bk0: 23060a 8454505i bk1: 23032a 8443601i bk2: 22520a 8458255i bk3: 22452a 8451914i bk4: 22164a 8465623i bk5: 22096a 8456682i bk6: 22092a 8477155i bk7: 22144a 8464734i bk8: 22120a 8471918i bk9: 22056a 8462353i bk10: 22012a 8456456i bk11: 21968a 8452018i bk12: 21732a 8464883i bk13: 21668a 8458011i bk14: 22848a 8449413i bk15: 22832a 8446554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8180097 n_act=29147 n_pre=29131 n_req=143691 n_rd=356516 n_write=175209 bw_util=0.1213
n_activity=1375814 dram_eff=0.773
bk0: 23028a 8450122i bk1: 22952a 8444417i bk2: 22396a 8454983i bk3: 22448a 8443021i bk4: 22092a 8469827i bk5: 22128a 8450260i bk6: 22096a 8469768i bk7: 22184a 8463700i bk8: 22188a 8466497i bk9: 22032a 8464145i bk10: 21988a 8452423i bk11: 21976a 8446980i bk12: 21736a 8464034i bk13: 21636a 8452932i bk14: 22844a 8448253i bk15: 22792a 8440577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9674
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8178883 n_act=29293 n_pre=29277 n_req=143952 n_rd=357004 n_write=175643 bw_util=0.1215
n_activity=1379739 dram_eff=0.7721
bk0: 23084a 8451652i bk1: 22988a 8449014i bk2: 22516a 8451415i bk3: 22496a 8441756i bk4: 22196a 8460491i bk5: 22176a 8453355i bk6: 22140a 8467926i bk7: 22064a 8466044i bk8: 22152a 8468037i bk9: 22160a 8461090i bk10: 22028a 8445505i bk11: 21892a 8450513i bk12: 21680a 8460125i bk13: 21760a 8452666i bk14: 22852a 8447654i bk15: 22820a 8442803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179163 n_act=29191 n_pre=29175 n_req=143934 n_rd=357236 n_write=175335 bw_util=0.1215
n_activity=1380071 dram_eff=0.7718
bk0: 23064a 8450143i bk1: 23064a 8450560i bk2: 22524a 8454637i bk3: 22488a 8449439i bk4: 22044a 8466608i bk5: 22160a 8458511i bk6: 22176a 8468621i bk7: 22096a 8466754i bk8: 22228a 8464109i bk9: 22164a 8466706i bk10: 22036a 8448280i bk11: 21944a 8447258i bk12: 21764a 8461008i bk13: 21756a 8459296i bk14: 22812a 8452166i bk15: 22916a 8443872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95091
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8179828 n_act=28975 n_pre=28959 n_req=143873 n_rd=356948 n_write=175390 bw_util=0.1214
n_activity=1377224 dram_eff=0.7731
bk0: 23056a 8452204i bk1: 23072a 8443197i bk2: 22532a 8455803i bk3: 22492a 8445279i bk4: 22140a 8471267i bk5: 22184a 8454937i bk6: 22088a 8473646i bk7: 22096a 8464882i bk8: 22104a 8469349i bk9: 22120a 8465052i bk10: 21944a 8459025i bk11: 22048a 8447583i bk12: 21792a 8464781i bk13: 21728a 8457623i bk14: 22800a 8452327i bk15: 22752a 8443005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95252
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8770100 n_nop=8178731 n_act=29266 n_pre=29250 n_req=144053 n_rd=357264 n_write=175589 bw_util=0.1215
n_activity=1378398 dram_eff=0.7731
bk0: 23056a 8447812i bk1: 22964a 8447457i bk2: 22536a 8456270i bk3: 22516a 8443256i bk4: 22084a 8464530i bk5: 22112a 8456053i bk6: 22176a 8468688i bk7: 22208a 8464918i bk8: 22252a 8467237i bk9: 22232a 8455204i bk10: 22008a 8449890i bk11: 22040a 8440302i bk12: 21740a 8460870i bk13: 21720a 8453738i bk14: 22844a 8453869i bk15: 22776a 8450466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44610, Miss_rate = 0.288, Pending_hits = 71938, Reservation_fails = 136
L2_cache_bank[1]: Access = 155224, Miss = 44644, Miss_rate = 0.288, Pending_hits = 71847, Reservation_fails = 216
L2_cache_bank[2]: Access = 155097, Miss = 44672, Miss_rate = 0.288, Pending_hits = 71804, Reservation_fails = 190
L2_cache_bank[3]: Access = 155038, Miss = 44607, Miss_rate = 0.288, Pending_hits = 71757, Reservation_fails = 197
L2_cache_bank[4]: Access = 155206, Miss = 44697, Miss_rate = 0.288, Pending_hits = 71791, Reservation_fails = 165
L2_cache_bank[5]: Access = 155048, Miss = 44622, Miss_rate = 0.288, Pending_hits = 71802, Reservation_fails = 182
L2_cache_bank[6]: Access = 154780, Miss = 44518, Miss_rate = 0.288, Pending_hits = 71777, Reservation_fails = 190
L2_cache_bank[7]: Access = 154932, Miss = 44595, Miss_rate = 0.288, Pending_hits = 71816, Reservation_fails = 157
L2_cache_bank[8]: Access = 155116, Miss = 44686, Miss_rate = 0.288, Pending_hits = 71827, Reservation_fails = 212
L2_cache_bank[9]: Access = 154978, Miss = 44595, Miss_rate = 0.288, Pending_hits = 71789, Reservation_fails = 135
L2_cache_bank[10]: Access = 155089, Miss = 44637, Miss_rate = 0.288, Pending_hits = 71825, Reservation_fails = 176
L2_cache_bank[11]: Access = 154985, Miss = 44562, Miss_rate = 0.288, Pending_hits = 71749, Reservation_fails = 174
L2_cache_bank[12]: Access = 154892, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71781, Reservation_fails = 189
L2_cache_bank[13]: Access = 154891, Miss = 44537, Miss_rate = 0.288, Pending_hits = 71796, Reservation_fails = 196
L2_cache_bank[14]: Access = 155177, Miss = 44662, Miss_rate = 0.288, Pending_hits = 71750, Reservation_fails = 228
L2_cache_bank[15]: Access = 154987, Miss = 44589, Miss_rate = 0.288, Pending_hits = 71788, Reservation_fails = 166
L2_cache_bank[16]: Access = 155135, Miss = 44662, Miss_rate = 0.288, Pending_hits = 71869, Reservation_fails = 153
L2_cache_bank[17]: Access = 155086, Miss = 44647, Miss_rate = 0.288, Pending_hits = 71901, Reservation_fails = 136
L2_cache_bank[18]: Access = 155039, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71832, Reservation_fails = 144
L2_cache_bank[19]: Access = 155047, Miss = 44623, Miss_rate = 0.288, Pending_hits = 71886, Reservation_fails = 151
L2_cache_bank[20]: Access = 155219, Miss = 44674, Miss_rate = 0.288, Pending_hits = 71873, Reservation_fails = 161
L2_cache_bank[21]: Access = 155139, Miss = 44642, Miss_rate = 0.288, Pending_hits = 71857, Reservation_fails = 138
L2_total_cache_accesses = 3411228
L2_total_cache_misses = 981687
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1580055
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1457880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407945
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=7393354
icnt_total_pkts_simt_to_mem=5340002
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2655
	minimum = 6
	maximum = 73
Network latency average = 9.62585
	minimum = 6
	maximum = 68
Slowest packet = 6418822
Flit latency average = 8.81446
	minimum = 6
	maximum = 66
Slowest flit = 11934499
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921876
	minimum = 0.0816276 (at node 4)
	maximum = 0.105162 (at node 44)
Accepted packet rate average = 0.0921876
	minimum = 0.0816276 (at node 4)
	maximum = 0.105162 (at node 44)
Injected flit rate average = 0.182617
	minimum = 0.136925 (at node 4)
	maximum = 0.239472 (at node 44)
Accepted flit rate average= 0.182617
	minimum = 0.175113 (at node 46)
	maximum = 0.18892 (at node 13)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4274 (25 samples)
	minimum = 6 (25 samples)
	maximum = 88.76 (25 samples)
Network latency average = 9.69887 (25 samples)
	minimum = 6 (25 samples)
	maximum = 82.44 (25 samples)
Flit latency average = 9.46995 (25 samples)
	minimum = 6 (25 samples)
	maximum = 81.64 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0585224 (25 samples)
	minimum = 0.0518177 (25 samples)
	maximum = 0.0667684 (25 samples)
Accepted packet rate average = 0.0585224 (25 samples)
	minimum = 0.0518177 (25 samples)
	maximum = 0.0667684 (25 samples)
Injected flit rate average = 0.110295 (25 samples)
	minimum = 0.0787719 (25 samples)
	maximum = 0.150088 (25 samples)
Accepted flit rate average = 0.110295 (25 samples)
	minimum = 0.100646 (25 samples)
	maximum = 0.11848 (25 samples)
Injected packet size average = 1.88467 (25 samples)
Accepted packet size average = 1.88467 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 42 sec (6522 sec)
gpgpu_simulation_rate = 85248 (inst/sec)
gpgpu_simulation_rate = 1631 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39811
gpu_sim_insn = 21177975
gpu_ipc =     531.9630
gpu_tot_sim_cycle = 10903510
gpu_tot_sim_insn = 577171810
gpu_tot_ipc =      52.9345
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 343791
gpu_stall_icnt2sh    = 177687
partiton_reqs_in_parallel = 875842
partiton_reqs_in_parallel_total    = 103564761
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5786
partiton_reqs_in_parallel_util = 875842
partiton_reqs_in_parallel_util_total    = 103564761
gpu_sim_cycle_parition_util = 39811
gpu_tot_sim_cycle_parition_util    = 4722397
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9311
partiton_replys_in_parallel = 117128
partiton_replys_in_parallel_total    = 3411228
L2_BW  =     278.8641 GB/Sec
L2_BW_total  =      30.6719 GB/Sec
gpu_total_sim_rate=86506

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891046
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
49436, 48942, 49460, 48965, 49443, 48883, 49187, 48949, 49400, 48686, 49056, 48284, 49496, 48358, 49253, 48098, 48711, 48239, 48843, 47824, 48551, 47965, 48683, 47743, 48156, 47924, 48514, 47569, 48387, 47633, 48254, 47257, 
gpgpu_n_tot_thrd_icount = 1226132832
gpgpu_n_tot_w_icount = 38316651
gpgpu_n_stall_shd_mem = 435274
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521141
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894814
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2654949	W0_Idle:208240428	W0_Scoreboard:21815458	W1:492929	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650080 {40:16252,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650080 {40:16252,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1684 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 341 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 10901203 
mrq_lat_table:511131 	31850 	45203 	82902 	169089 	238778 	312658 	148924 	77858 	8310 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2058371 	1310928 	140535 	11570 	780 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70 	3041446 	281021 	17859 	5029 	117355 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1729781 	753889 	37455 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	350837 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1798 	206 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  5.054904  4.940691  4.489125  4.455889  4.465686  4.618293  4.979726  5.075682  4.428434  4.575397  4.314192  4.452967  4.673512  4.974105  4.339926  4.470588 
dram[1]:  4.778278  5.087280  4.327442  4.643000  4.441951  4.622517  4.982976  5.022590  4.386851  4.635632  4.367095  4.389338  4.694026  4.809676  4.219555  4.355076 
dram[2]:  4.666341  5.068837  4.317739  4.406796  4.492875  4.628120  4.898761  5.133069  4.294556  4.635033  4.188919  4.453230  4.669913  4.764953  4.209893  4.557330 
dram[3]:  4.953573  4.989556  4.416747  4.422212  4.505478  4.518150  4.917793  5.158766  4.465986  4.613113  4.335383  4.468416  4.643625  4.738880  4.223361  4.365482 
dram[4]:  4.874485  5.214912  4.239180  4.409351  4.413139  4.603935  4.898496  5.011596  4.351974  4.829217  4.301351  4.383738  4.566095  4.750000  4.256157  4.301904 
dram[5]:  4.834260  4.847639  4.305219  4.490310  4.434783  4.625830  4.873927  5.143665  4.487041  4.565087  4.260648  4.487292  4.647180  4.797771  4.233096  4.356127 
dram[6]:  4.828441  5.000000  4.285450  4.305053  4.601630  4.629913  5.053013  5.099271  4.307046  4.590886  4.200182  4.415547  4.709025  4.755532  4.361457  4.334399 
dram[7]:  4.750124  4.944502  4.253315  4.353601  4.438383  4.630856  4.946225  5.177447  4.340075  4.554896  4.294364  4.444714  4.676653  4.714434  4.258180  4.462736 
dram[8]:  4.685630  4.940291  4.198738  4.504610  4.512705  4.687694  4.875936  5.113547  4.297398  4.450507  4.332395  4.532872  4.646068  4.864026  4.260342  4.348084 
dram[9]:  4.839858  5.048600  4.324173  4.435445  4.581689  4.654536  5.136286  5.075546  4.447891  4.456522  4.380611  4.428915  4.628179  4.903523  4.334705  4.394432 
dram[10]:  4.730598  5.178239  4.269637  4.398012  4.552261  4.639755  4.860962  5.232625  4.274238  4.471807  4.340255  4.402003  4.663417  4.892125  4.231767  4.531700 
average row locality = 1626835/354892 = 4.584028
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5893      5941      5792      5839      5723      5688      5713      5723      5692      5710      5694      5678      5617      5558      5851      5841 
dram[1]:      5940      5960      5805      5795      5718      5693      5709      5724      5717      5712      5653      5679      5567      5568      5889      5882 
dram[2]:      5952      5917      5813      5834      5737      5706      5712      5685      5722      5693      5681      5699      5618      5606      5855      5843 
dram[3]:      5917      5951      5776      5772      5666      5698      5704      5683      5700      5717      5643      5674      5602      5582      5869      5880 
dram[4]:      5903      5937      5813      5771      5690      5725      5728      5702      5741      5691      5673      5682      5569      5601      5896      5891 
dram[5]:      5963      5931      5787      5786      5715      5695      5701      5699      5689      5669      5670      5662      5591      5570      5904      5895 
dram[6]:      5936      5907      5782      5798      5680      5693      5688      5715      5733      5684      5679      5668      5602      5561      5872      5882 
dram[7]:      5951      5933      5803      5822      5717      5701      5721      5693      5725      5705      5663      5643      5590      5618      5888      5875 
dram[8]:      5940      5920      5828      5800      5703      5700      5730      5715      5739      5735      5674      5643      5603      5609      5879      5923 
dram[9]:      5930      5933      5819      5813      5700      5709      5680      5699      5676      5720      5649      5671      5616      5584      5880      5871 
dram[10]:      5954      5891      5805      5789      5691      5705      5715      5721      5747      5740      5663      5673      5595      5593      5877      5860 
total reads: 1011849
bank skew: 5963/5558 = 1.07
chip skew: 92141/91834 = 1.00
number of total write accesses:
dram[0]:      3590      3639      3496      3505      3387      3350      3375      3398      3497      3514      3547      3553      3487      3470      3584      3583 
dram[1]:      3607      3599      3499      3491      3388      3381      3365      3392      3491      3499      3531      3543      3469      3479      3605      3599 
dram[2]:      3614      3582      3509      3504      3406      3379      3385      3380      3507      3489      3543      3537      3493      3476      3592      3577 
dram[3]:      3579      3604      3455      3466      3381      3388      3389      3350      3491      3500      3522      3522      3467      3474      3604      3580 
dram[4]:      3573      3575      3492      3471      3379      3400      3393      3374      3520      3499      3562      3537      3481      3500      3608      3599 
dram[5]:      3604      3614      3452      3482      3363      3367      3384      3395      3487      3484      3533      3519      3471      3469      3612      3597 
dram[6]:      3605      3598      3466      3488      3353      3377      3367      3377      3497      3484      3553      3534      3477      3465      3588      3606 
dram[7]:      3592      3600      3499      3486      3395      3394      3385      3352      3502      3505      3557      3522      3464      3495      3612      3586 
dram[8]:      3614      3595      3489      3484      3354      3366      3388      3382      3509      3482      3554      3527      3494      3477      3596      3608 
dram[9]:      3590      3624      3465      3497      3358      3372      3365      3371      3500      3505      3524      3550      3483      3463      3600      3599 
dram[10]:      3616      3580      3490      3504      3368      3375      3375      3389      3511      3539      3534      3558      3494      3477      3581      3575 
total reads: 614986
bank skew: 3639/3350 = 1.09
chip skew: 55975/55772 = 1.00
average mf latency per bank:
dram[0]:        776       786       611       620       893       907       814       826       630       639       772       777       753       742       630       642
dram[1]:        780       794       612       623       896       900       819       842       638       634       781       782       730       739       632       643
dram[2]:        778       817       613       637       878       890       846       854       629       635       777       781       769       779       636       642
dram[3]:        782       790       614       624       881       884       844       880       632       638       775       782       768       775       634       662
dram[4]:        788       793       613       632       919       917       830       842       632       634       775       795       757       720       646       647
dram[5]:        779       787       611       619       915       921       852       837       631       640       749       753       712       718       642       643
dram[6]:        783       790       628       617       926       927       833       841       629       637       749       751       712       721       641       649
dram[7]:        789       795       613       622       916       925       866       876       632       635       747       750       714       720       641       642
dram[8]:        783       762       622       647       916       945       854       862       646       633       737       743       726       731       627       630
dram[9]:        759       764       622       628       946       924       834       813       637       640       739       741       729       736       635       653
dram[10]:        767       776       619       613       900       906       808       812       635       639       772       777       728       738       635       641
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8231729 n_act=31952 n_pre=31936 n_req=147928 n_rd=367812 n_write=180593 bw_util=0.124
n_activity=1441582 dram_eff=0.7608
bk0: 23572a 8521355i bk1: 23764a 8503830i bk2: 23168a 8523468i bk3: 23356a 8505238i bk4: 22892a 8526701i bk5: 22752a 8521072i bk6: 22852a 8537406i bk7: 22892a 8528006i bk8: 22768a 8533920i bk9: 22840a 8521388i bk10: 22776a 8522469i bk11: 22712a 8510627i bk12: 22468a 8525198i bk13: 22232a 8522974i bk14: 23404a 8517252i bk15: 23364a 8511100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8231172 n_act=32199 n_pre=32183 n_req=147949 n_rd=368044 n_write=180424 bw_util=0.124
n_activity=1442176 dram_eff=0.7606
bk0: 23760a 8514302i bk1: 23840a 8508796i bk2: 23220a 8516293i bk3: 23180a 8512855i bk4: 22872a 8527481i bk5: 22772a 8515898i bk6: 22836a 8538149i bk7: 22896a 8525003i bk8: 22868a 8532813i bk9: 22848a 8522543i bk10: 22612a 8515879i bk11: 22716a 8513313i bk12: 22268a 8529255i bk13: 22272a 8521016i bk14: 23556a 8513529i bk15: 23528a 8507229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8230287 n_act=32397 n_pre=32381 n_req=148046 n_rd=368292 n_write=180665 bw_util=0.1241
n_activity=1444861 dram_eff=0.7599
bk0: 23808a 8510849i bk1: 23668a 8511229i bk2: 23252a 8513128i bk3: 23336a 8504221i bk4: 22948a 8524448i bk5: 22824a 8514104i bk6: 22848a 8535626i bk7: 22740a 8528943i bk8: 22888a 8526777i bk9: 22772a 8525761i bk10: 22724a 8515716i bk11: 22796a 8513901i bk12: 22472a 8525248i bk13: 22424a 8515822i bk14: 23420a 8512314i bk15: 23372a 8509039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8232458 n_act=32132 n_pre=32116 n_req=147606 n_rd=367336 n_write=179980 bw_util=0.1238
n_activity=1441965 dram_eff=0.7591
bk0: 23668a 8521837i bk1: 23804a 8513717i bk2: 23104a 8523455i bk3: 23088a 8514604i bk4: 22664a 8527198i bk5: 22792a 8514465i bk6: 22816a 8534821i bk7: 22732a 8534662i bk8: 22800a 8540462i bk9: 22868a 8530023i bk10: 22572a 8520067i bk11: 22696a 8515780i bk12: 22408a 8527549i bk13: 22328a 8520889i bk14: 23476a 8514436i bk15: 23520a 8506993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8230653 n_act=32387 n_pre=32371 n_req=147976 n_rd=368052 n_write=180559 bw_util=0.1241
n_activity=1441858 dram_eff=0.761
bk0: 23612a 8516892i bk1: 23748a 8512343i bk2: 23252a 8518491i bk3: 23084a 8511658i bk4: 22760a 8526590i bk5: 22900a 8512690i bk6: 22912a 8534663i bk7: 22808a 8525846i bk8: 22964a 8528882i bk9: 22764a 8531663i bk10: 22692a 8512060i bk11: 22728a 8516313i bk12: 22276a 8525968i bk13: 22404a 8515369i bk14: 23584a 8511874i bk15: 23564a 8504208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8231423 n_act=32313 n_pre=32297 n_req=147760 n_rd=367708 n_write=180281 bw_util=0.1239
n_activity=1444087 dram_eff=0.7589
bk0: 23852a 8517561i bk1: 23724a 8507773i bk2: 23148a 8522785i bk3: 23144a 8516310i bk4: 22860a 8530205i bk5: 22780a 8521579i bk6: 22804a 8541990i bk7: 22796a 8529609i bk8: 22756a 8537029i bk9: 22676a 8527348i bk10: 22680a 8521235i bk11: 22648a 8515985i bk12: 22364a 8530934i bk13: 22280a 8522559i bk14: 23616a 8513028i bk15: 23580a 8509892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92942
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8231627 n_act=32295 n_pre=32279 n_req=147715 n_rd=367520 n_write=180301 bw_util=0.1239
n_activity=1440547 dram_eff=0.7606
bk0: 23744a 8513420i bk1: 23628a 8509229i bk2: 23128a 8518465i bk3: 23192a 8506014i bk4: 22720a 8534916i bk5: 22772a 8515758i bk6: 22752a 8535233i bk7: 22860a 8528382i bk8: 22932a 8529730i bk9: 22736a 8528614i bk10: 22716a 8515595i bk11: 22672a 8511169i bk12: 22408a 8528540i bk13: 22244a 8517661i bk14: 23488a 8513244i bk15: 23528a 8503825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95645
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8230335 n_act=32444 n_pre=32428 n_req=147994 n_rd=368192 n_write=180623 bw_util=0.1241
n_activity=1444833 dram_eff=0.7597
bk0: 23804a 8515676i bk1: 23732a 8512404i bk2: 23212a 8514701i bk3: 23288a 8505187i bk4: 22868a 8524718i bk5: 22804a 8517639i bk6: 22884a 8532352i bk7: 22772a 8530272i bk8: 22900a 8531525i bk9: 22820a 8525476i bk10: 22652a 8510765i bk11: 22572a 8514762i bk12: 22360a 8524510i bk13: 22472a 8516710i bk14: 23552a 8511178i bk15: 23500a 8506757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97421
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8230057 n_act=32453 n_pre=32437 n_req=148060 n_rd=368564 n_write=180511 bw_util=0.1242
n_activity=1446414 dram_eff=0.7592
bk0: 23760a 8513382i bk1: 23680a 8514572i bk2: 23312a 8517383i bk3: 23200a 8513199i bk4: 22812a 8530568i bk5: 22800a 8524003i bk6: 22920a 8533274i bk7: 22860a 8530443i bk8: 22956a 8528331i bk9: 22940a 8529992i bk10: 22696a 8512576i bk11: 22572a 8511911i bk12: 22412a 8524727i bk13: 22436a 8524366i bk14: 23516a 8515719i bk15: 23692a 8506712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8231840 n_act=32044 n_pre=32028 n_req=147816 n_rd=367800 n_write=180310 bw_util=0.124
n_activity=1442221 dram_eff=0.7601
bk0: 23720a 8516661i bk1: 23732a 8507176i bk2: 23276a 8519847i bk3: 23252a 8508415i bk4: 22800a 8535921i bk5: 22836a 8520299i bk6: 22720a 8539232i bk7: 22796a 8528863i bk8: 22704a 8535403i bk9: 22880a 8529044i bk10: 22596a 8523625i bk11: 22684a 8512390i bk12: 22464a 8529823i bk13: 22336a 8523754i bk14: 23520a 8516920i bk15: 23484a 8506610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8844022 n_nop=8230903 n_act=32277 n_pre=32261 n_req=147985 n_rd=368076 n_write=180505 bw_util=0.1241
n_activity=1442814 dram_eff=0.7604
bk0: 23816a 8511253i bk1: 23564a 8512674i bk2: 23220a 8520092i bk3: 23156a 8508153i bk4: 22764a 8528921i bk5: 22820a 8519940i bk6: 22860a 8533747i bk7: 22884a 8530361i bk8: 22988a 8531663i bk9: 22960a 8519627i bk10: 22652a 8515374i bk11: 22692a 8505605i bk12: 22380a 8525869i bk13: 22372a 8518717i bk14: 23508a 8518281i bk15: 23440a 8514833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45975, Miss_rate = 0.287, Pending_hits = 74731, Reservation_fails = 136
L2_cache_bank[1]: Access = 160487, Miss = 45978, Miss_rate = 0.286, Pending_hits = 74615, Reservation_fails = 216
L2_cache_bank[2]: Access = 160351, Miss = 45998, Miss_rate = 0.287, Pending_hits = 74589, Reservation_fails = 190
L2_cache_bank[3]: Access = 160422, Miss = 46013, Miss_rate = 0.287, Pending_hits = 74561, Reservation_fails = 197
L2_cache_bank[4]: Access = 160565, Miss = 46090, Miss_rate = 0.287, Pending_hits = 74564, Reservation_fails = 165
L2_cache_bank[5]: Access = 160355, Miss = 45983, Miss_rate = 0.287, Pending_hits = 74598, Reservation_fails = 182
L2_cache_bank[6]: Access = 160090, Miss = 45877, Miss_rate = 0.287, Pending_hits = 74569, Reservation_fails = 190
L2_cache_bank[7]: Access = 160213, Miss = 45957, Miss_rate = 0.287, Pending_hits = 74602, Reservation_fails = 157
L2_cache_bank[8]: Access = 160402, Miss = 46013, Miss_rate = 0.287, Pending_hits = 74616, Reservation_fails = 212
L2_cache_bank[9]: Access = 160372, Miss = 46000, Miss_rate = 0.287, Pending_hits = 74570, Reservation_fails = 135
L2_cache_bank[10]: Access = 160417, Miss = 46020, Miss_rate = 0.287, Pending_hits = 74622, Reservation_fails = 176
L2_cache_bank[11]: Access = 160224, Miss = 45907, Miss_rate = 0.287, Pending_hits = 74530, Reservation_fails = 174
L2_cache_bank[12]: Access = 160224, Miss = 45972, Miss_rate = 0.287, Pending_hits = 74548, Reservation_fails = 189
L2_cache_bank[13]: Access = 160175, Miss = 45908, Miss_rate = 0.287, Pending_hits = 74586, Reservation_fails = 196
L2_cache_bank[14]: Access = 160538, Miss = 46058, Miss_rate = 0.287, Pending_hits = 74561, Reservation_fails = 228
L2_cache_bank[15]: Access = 160347, Miss = 45990, Miss_rate = 0.287, Pending_hits = 74572, Reservation_fails = 166
L2_cache_bank[16]: Access = 160602, Miss = 46096, Miss_rate = 0.287, Pending_hits = 74690, Reservation_fails = 153
L2_cache_bank[17]: Access = 160529, Miss = 46045, Miss_rate = 0.287, Pending_hits = 74689, Reservation_fails = 136
L2_cache_bank[18]: Access = 160261, Miss = 45950, Miss_rate = 0.287, Pending_hits = 74600, Reservation_fails = 144
L2_cache_bank[19]: Access = 160392, Miss = 46000, Miss_rate = 0.287, Pending_hits = 74667, Reservation_fails = 151
L2_cache_bank[20]: Access = 160526, Miss = 46047, Miss_rate = 0.287, Pending_hits = 74666, Reservation_fails = 161
L2_cache_bank[21]: Access = 160396, Miss = 45972, Miss_rate = 0.287, Pending_hits = 74629, Reservation_fails = 138
L2_total_cache_accesses = 3528356
L2_total_cache_misses = 1011849
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1641375
L2_total_cache_reservation_fails = 3792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1519200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3791
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521141
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=7624823
icnt_total_pkts_simt_to_mem=5469159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46227
	minimum = 6
	maximum = 36
Network latency average = 8.27009
	minimum = 6
	maximum = 33
Slowest packet = 6822624
Flit latency average = 8.14147
	minimum = 6
	maximum = 32
Slowest flit = 12733524
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0588435
	minimum = 0.0509043 (at node 12)
	maximum = 0.0686637 (at node 44)
Accepted packet rate average = 0.0588435
	minimum = 0.0509043 (at node 12)
	maximum = 0.0686637 (at node 44)
Injected flit rate average = 0.0905868
	minimum = 0.0556393 (at node 12)
	maximum = 0.135519 (at node 44)
Accepted flit rate average= 0.0905868
	minimum = 0.0719794 (at node 46)
	maximum = 0.106732 (at node 9)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3519 (26 samples)
	minimum = 6 (26 samples)
	maximum = 86.7308 (26 samples)
Network latency average = 9.64392 (26 samples)
	minimum = 6 (26 samples)
	maximum = 80.5385 (26 samples)
Flit latency average = 9.41886 (26 samples)
	minimum = 6 (26 samples)
	maximum = 79.7308 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0585348 (26 samples)
	minimum = 0.0517826 (26 samples)
	maximum = 0.0668413 (26 samples)
Accepted packet rate average = 0.0585348 (26 samples)
	minimum = 0.0517826 (26 samples)
	maximum = 0.0668413 (26 samples)
Injected flit rate average = 0.109537 (26 samples)
	minimum = 0.0778821 (26 samples)
	maximum = 0.149527 (26 samples)
Accepted flit rate average = 0.109537 (26 samples)
	minimum = 0.0995436 (26 samples)
	maximum = 0.118029 (26 samples)
Injected packet size average = 1.87132 (26 samples)
Accepted packet size average = 1.87132 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 12 sec (6672 sec)
gpgpu_simulation_rate = 86506 (inst/sec)
gpgpu_simulation_rate = 1634 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47126
gpu_sim_insn = 23108742
gpu_ipc =     490.3608
gpu_tot_sim_cycle = 11172786
gpu_tot_sim_insn = 600280552
gpu_tot_ipc =      53.7270
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 343903
gpu_stall_icnt2sh    = 187818
partiton_reqs_in_parallel = 1036660
partiton_reqs_in_parallel_total    = 104440603
partiton_level_parallism =      21.9976
partiton_level_parallism_total  =       9.4406
partiton_reqs_in_parallel_util = 1036660
partiton_reqs_in_parallel_util_total    = 104440603
gpu_sim_cycle_parition_util = 47126
gpu_tot_sim_cycle_parition_util    = 4762208
partiton_level_parallism_util =      21.9976
partiton_level_parallism_util_total  =      21.9318
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528356
L2_BW  =     425.8381 GB/Sec
L2_BW_total  =      31.7289 GB/Sec
gpu_total_sim_rate=86483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700152
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
51468, 51003, 51512, 50986, 51501, 50917, 51140, 50995, 51407, 50615, 51171, 50288, 51590, 50407, 51281, 50138, 50796, 50216, 50796, 49852, 50513, 49981, 50546, 49732, 50250, 49943, 50527, 49616, 50454, 49661, 50309, 49285, 
gpgpu_n_tot_thrd_icount = 1275818464
gpgpu_n_tot_w_icount = 39869327
gpgpu_n_stall_shd_mem = 435295
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652213
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991966
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198317
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2704224	W0_Idle:208252410	W0_Scoreboard:23096112	W1:535625	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650080 {40:16252,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650080 {40:16252,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2530 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 336 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 11172785 
mrq_lat_table:538787 	34095 	48802 	89584 	180712 	256644 	333645 	162427 	83130 	9848 	326 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2160788 	1413973 	146550 	11805 	792 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	74 	3231903 	301541 	18586 	5035 	117365 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1819694 	793163 	39340 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	431489 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1838 	261 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  4.919456  4.837825  4.414070  4.380053  4.387461  4.601046  4.822421  4.983120  4.339231  4.499088  4.234865  4.402319  4.586679  4.877778  4.297055  4.432349 
dram[1]:  4.635497  4.925157  4.257057  4.564598  4.371185  4.510213  4.873996  4.920282  4.321350  4.538533  4.270117  4.325858  4.604684  4.708150  4.168719  4.322939 
dram[2]:  4.540444  4.907551  4.240426  4.337103  4.455251  4.544304  4.754147  5.017598  4.259179  4.514259  4.141236  4.375833  4.611085  4.599336  4.150370  4.471321 
dram[3]:  4.907818  4.893576  4.313786  4.433244  4.469746  4.523234  4.781881  5.043319  4.410153  4.539347  4.264143  4.459447  4.546523  4.687864  4.174074  4.300085 
dram[4]:  4.707829  5.038138  4.205932  4.343185  4.363964  4.529549  4.709038  4.912032  4.248711  4.718885  4.233705  4.310994  4.457354  4.664268  4.159147  4.233180 
dram[5]:  4.712310  4.688132  4.240788  4.395204  4.346738  4.513766  4.716578  5.007732  4.408621  4.444293  4.176871  4.390660  4.495119  4.686560  4.155674  4.251469 
dram[6]:  4.722891  4.844540  4.235420  4.256971  4.499767  4.528038  4.931298  4.990256  4.211358  4.456324  4.182782  4.353853  4.590241  4.650847  4.295745  4.298431 
dram[7]:  4.644161  4.857347  4.209924  4.312066  4.399819  4.616114  4.817507  5.013464  4.271466  4.501599  4.253564  4.412798  4.609069  4.668264  4.204226  4.406100 
dram[8]:  4.620018  4.809749  4.147145  4.383186  4.408946  4.636668  4.757060  4.955725  4.212947  4.349978  4.240430  4.405941  4.524254  4.717412  4.196103  4.273875 
dram[9]:  4.758072  4.927985  4.244330  4.348054  4.483078  4.595170  4.955920  4.959079  4.359043  4.398301  4.288217  4.334945  4.514179  4.824763  4.288804  4.350258 
dram[10]:  4.627264  5.059530  4.250107  4.325348  4.504408  4.584906  4.754163  5.090814  4.204855  4.403991  4.272767  4.330118  4.551336  4.766240  4.162829  4.489087 
average row locality = 1738012/386281 = 4.499346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6306      6350      6193      6240      6110      6084      6105      6115      6078      6103      6081      6072      6006      5951      6254      6238 
dram[1]:      6353      6368      6208      6197      6109      6092      6106      6120      6112      6098      6045      6062      5953      5951      6299      6289 
dram[2]:      6362      6321      6215      6235      6127      6093      6110      6075      6117      6086      6067      6081      6011      5987      6263      6247 
dram[3]:      6337      6359      6166      6181      6062      6100      6092      6076      6093      6114      6035      6068      5984      5963      6280      6277 
dram[4]:      6308      6344      6208      6166      6083      6113      6115      6102      6127      6084      6063      6070      5959      5991      6296      6291 
dram[5]:      6371      6338      6192      6185      6109      6080      6090      6090      6086      6058      6058      6045      5971      5956      6301      6300 
dram[6]:      6350      6318      6183      6203      6073      6088      6086      6112      6120      6077      6069      6061      5982      5935      6276      6290 
dram[7]:      6361      6339      6202      6216      6109      6097      6116      6086      6114      6099      6058      6033      5974      6012      6293      6282 
dram[8]:      6346      6328      6227      6194      6088      6094      6130      6108      6138      6120      6064      6030      5984      5993      6281      6323 
dram[9]:      6340      6340      6218      6207      6091      6104      6072      6089      6074      6112      6038      6065      5999      5972      6284      6270 
dram[10]:      6362      6303      6201      6190      6089      6103      6106      6116      6134      6139      6047      6068      5981      5982      6288      6269 
total reads: 1081497
bank skew: 6371/5935 = 1.07
chip skew: 98448/98187 = 1.00
number of total write accesses:
dram[0]:      3833      3882      3721      3729      3617      3592      3617      3627      3733      3759      3782      3798      3704      3707      3814      3819 
dram[1]:      3859      3832      3745      3731      3630      3623      3603      3632      3745      3737      3772      3775      3680      3696      3856      3831 
dram[2]:      3854      3818      3750      3736      3630      3600      3636      3619      3743      3728      3785      3769      3723      3713      3839      3809 
dram[3]:      3832      3849      3691      3714      3615      3634      3620      3587      3724      3750      3764      3774      3691      3694      3863      3811 
dram[4]:      3795      3828      3718      3680      3605      3621      3628      3614      3764      3736      3810      3772      3709      3734      3844      3839 
dram[5]:      3850      3854      3706      3713      3619      3593      3612      3625      3732      3715      3766      3733      3698      3703      3843      3827 
dram[6]:      3842      3841      3694      3720      3588      3602      3604      3619      3743      3718      3794      3770      3708      3669      3819      3850 
dram[7]:      3819      3842      3725      3719      3619      3643      3625      3595      3736      3755      3789      3759      3682      3726      3856      3830 
dram[8]:      3855      3835      3722      3712      3572      3592      3641      3630      3754      3724      3795      3760      3716      3706      3840      3836 
dram[9]:      3828      3856      3701      3737      3579      3601      3597      3606      3760      3727      3752      3797      3711      3692      3829      3840 
dram[10]:      3855      3811      3723      3741      3618      3617      3602      3638      3739      3792      3759      3810      3727      3703      3836      3809 
total reads: 656516
bank skew: 3882/3572 = 1.09
chip skew: 59780/59581 = 1.00
average mf latency per bank:
dram[0]:        757       768       604       612       865       880       791       804       620       630       753       758       738       727       621       634
dram[1]:        760       775       605       616       869       874       799       821       626       625       761       765       717       724       622       633
dram[2]:        759       796       604       627       853       865       821       831       621       625       757       762       752       762       626       633
dram[3]:        762       771       605       618       856       862       823       856       623       631       755       764       752       761       624       652
dram[4]:        768       773       607       623       889       890       807       818       622       624       755       775       739       706       635       637
dram[5]:        760       768       603       610       884       893       829       815       620       630       730       736       700       704       632       633
dram[6]:        763       770       618       611       899       900       811       818       619       627       731       734       697       708       630       639
dram[7]:        769       777       605       613       888       895       841       850       622       625       729       734       702       708       632       633
dram[8]:        764       746       613       636       889       917       830       837       634       624       720       726       710       717       617       622
dram[9]:        741       746       614       619       915       895       810       794       625       631       722       725       715       720       625       642
dram[10]:        749       757       611       604       872       878       787       791       624       628       754       758       712       722       625       632
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8275340 n_act=34723 n_pre=34707 n_req=158020 n_rd=393144 n_write=193613 bw_util=0.1314
n_activity=1527939 dram_eff=0.768
bk0: 25224a 8572079i bk1: 25400a 8554575i bk2: 24772a 8578038i bk3: 24960a 8558626i bk4: 24440a 8579162i bk5: 24336a 8573304i bk6: 24420a 8589881i bk7: 24460a 8580411i bk8: 24312a 8585139i bk9: 24412a 8572505i bk10: 24324a 8577658i bk11: 24288a 8564413i bk12: 24024a 8580762i bk13: 23804a 8576909i bk14: 25016a 8569397i bk15: 24952a 8562891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8274305 n_act=35082 n_pre=35066 n_req=158109 n_rd=393448 n_write=193626 bw_util=0.1315
n_activity=1528553 dram_eff=0.7681
bk0: 25412a 8564779i bk1: 25472a 8561676i bk2: 24832a 8567987i bk3: 24788a 8565443i bk4: 24436a 8579716i bk5: 24368a 8564802i bk6: 24424a 8589605i bk7: 24480a 8576592i bk8: 24448a 8583769i bk9: 24392a 8574793i bk10: 24180a 8568534i bk11: 24248a 8567018i bk12: 23812a 8585106i bk13: 23804a 8576359i bk14: 25196a 8563837i bk15: 25156a 8558778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8273531 n_act=35292 n_pre=35276 n_req=158149 n_rd=393588 n_write=193840 bw_util=0.1315
n_activity=1531309 dram_eff=0.7672
bk0: 25448a 8563158i bk1: 25284a 8563554i bk2: 24860a 8566213i bk3: 24940a 8558821i bk4: 24508a 8577781i bk5: 24372a 8566040i bk6: 24440a 8586913i bk7: 24300a 8582115i bk8: 24468a 8577812i bk9: 24344a 8578066i bk10: 24268a 8569923i bk11: 24324a 8568131i bk12: 24044a 8580555i bk13: 23948a 8569319i bk14: 25052a 8560501i bk15: 24988a 8559221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8275955 n_act=34807 n_pre=34791 n_req=157800 n_rd=392748 n_write=193226 bw_util=0.1312
n_activity=1528530 dram_eff=0.7667
bk0: 25348a 8573782i bk1: 25436a 8564712i bk2: 24664a 8577152i bk3: 24724a 8566257i bk4: 24248a 8578165i bk5: 24400a 8564158i bk6: 24368a 8588066i bk7: 24304a 8586817i bk8: 24372a 8592373i bk9: 24456a 8578633i bk10: 24140a 8573102i bk11: 24272a 8566557i bk12: 23936a 8582371i bk13: 23852a 8574990i bk14: 25120a 8562474i bk15: 25108a 8558092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8274123 n_act=35317 n_pre=35301 n_req=158017 n_rd=393280 n_write=193506 bw_util=0.1314
n_activity=1528307 dram_eff=0.7679
bk0: 25232a 8571437i bk1: 25376a 8566349i bk2: 24832a 8574878i bk3: 24664a 8567926i bk4: 24332a 8580553i bk5: 24452a 8566759i bk6: 24460a 8588446i bk7: 24408a 8579681i bk8: 24508a 8581997i bk9: 24336a 8585026i bk10: 24252a 8565558i bk11: 24280a 8571111i bk12: 23836a 8582370i bk13: 23964a 8569836i bk14: 25184a 8565266i bk15: 25164a 8555186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8274598 n_act=35347 n_pre=35331 n_req=157819 n_rd=392920 n_write=193331 bw_util=0.1313
n_activity=1530421 dram_eff=0.7661
bk0: 25484a 8571396i bk1: 25352a 8561781i bk2: 24768a 8576185i bk3: 24740a 8571119i bk4: 24436a 8582784i bk5: 24320a 8576686i bk6: 24360a 8596447i bk7: 24360a 8583668i bk8: 24344a 8589804i bk9: 24232a 8581071i bk10: 24232a 8577259i bk11: 24180a 8573701i bk12: 23884a 8586710i bk13: 23824a 8579060i bk14: 25204a 8567216i bk15: 25200a 8563611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8275072 n_act=35161 n_pre=35145 n_req=157804 n_rd=392892 n_write=193257 bw_util=0.1313
n_activity=1527034 dram_eff=0.7677
bk0: 25400a 8566539i bk1: 25272a 8562722i bk2: 24732a 8572509i bk3: 24812a 8558403i bk4: 24292a 8584431i bk5: 24352a 8565774i bk6: 24344a 8589751i bk7: 24448a 8581121i bk8: 24480a 8582334i bk9: 24308a 8579473i bk10: 24276a 8569355i bk11: 24244a 8565604i bk12: 23928a 8584406i bk13: 23740a 8575380i bk14: 25104a 8565930i bk15: 25160a 8554781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8274086 n_act=35143 n_pre=35127 n_req=158111 n_rd=393564 n_write=193607 bw_util=0.1315
n_activity=1531270 dram_eff=0.7669
bk0: 25444a 8570399i bk1: 25356a 8564589i bk2: 24808a 8570314i bk3: 24864a 8559279i bk4: 24436a 8577474i bk5: 24388a 8569107i bk6: 24464a 8584271i bk7: 24344a 8581200i bk8: 24456a 8585305i bk9: 24396a 8575741i bk10: 24232a 8566447i bk11: 24132a 8569787i bk12: 23896a 8580332i bk13: 24048a 8570367i bk14: 25172a 8561832i bk15: 25128a 8557380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8273173 n_act=35426 n_pre=35410 n_req=158138 n_rd=393792 n_write=193726 bw_util=0.1316
n_activity=1532912 dram_eff=0.7665
bk0: 25384a 8567162i bk1: 25312a 8567043i bk2: 24908a 8572478i bk3: 24776a 8566898i bk4: 24352a 8586569i bk5: 24376a 8576507i bk6: 24520a 8584671i bk7: 24432a 8582995i bk8: 24552a 8579321i bk9: 24480a 8581235i bk10: 24256a 8567520i bk11: 24120a 8565575i bk12: 23936a 8582380i bk13: 23972a 8577699i bk14: 25124a 8568006i bk15: 25292a 8559176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8275413 n_act=34892 n_pre=34876 n_req=157888 n_rd=393100 n_write=193246 bw_util=0.1313
n_activity=1528623 dram_eff=0.7672
bk0: 25360a 8571961i bk1: 25360a 8560905i bk2: 24872a 8573915i bk3: 24828a 8560712i bk4: 24364a 8590265i bk5: 24416a 8572265i bk6: 24288a 8593490i bk7: 24356a 8584437i bk8: 24296a 8585242i bk9: 24448a 8582639i bk10: 24152a 8579528i bk11: 24260a 8565671i bk12: 23996a 8584912i bk13: 23888a 8579417i bk14: 25136a 8569620i bk15: 25080a 8559963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06596
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f69d5b444b0 :  mf: uid=36652677, sid04:w24, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (11172785), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8931527 n_nop=8274233 n_act=35092 n_pre=35076 n_req=158158 n_rd=393511 n_write=193615 bw_util=0.1315
n_activity=1529322 dram_eff=0.7678
bk0: 25448a 8564193i bk1: 25212a 8565878i bk2: 24804a 8575978i bk3: 24760a 8561457i bk4: 24356a 8581355i bk5: 24412a 8570331i bk6: 24424a 8587416i bk7: 24464a 8582490i bk8: 24536a 8586101i bk9: 24556a 8569888i bk10: 24188a 8569230i bk11: 24271a 8559305i bk12: 23924a 8582309i bk13: 23928a 8574707i bk14: 25152a 8567397i bk15: 25076a 8564882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49133, Miss_rate = 0.289, Pending_hits = 77746, Reservation_fails = 137
L2_cache_bank[1]: Access = 170104, Miss = 49153, Miss_rate = 0.289, Pending_hits = 77653, Reservation_fails = 219
L2_cache_bank[2]: Access = 169993, Miss = 49185, Miss_rate = 0.289, Pending_hits = 77654, Reservation_fails = 191
L2_cache_bank[3]: Access = 170014, Miss = 49177, Miss_rate = 0.289, Pending_hits = 77599, Reservation_fails = 198
L2_cache_bank[4]: Access = 170194, Miss = 49272, Miss_rate = 0.290, Pending_hits = 77596, Reservation_fails = 167
L2_cache_bank[5]: Access = 169957, Miss = 49125, Miss_rate = 0.289, Pending_hits = 77619, Reservation_fails = 183
L2_cache_bank[6]: Access = 169739, Miss = 49049, Miss_rate = 0.289, Pending_hits = 77595, Reservation_fails = 192
L2_cache_bank[7]: Access = 169897, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77649, Reservation_fails = 160
L2_cache_bank[8]: Access = 169983, Miss = 49159, Miss_rate = 0.289, Pending_hits = 77636, Reservation_fails = 213
L2_cache_bank[9]: Access = 169982, Miss = 49161, Miss_rate = 0.289, Pending_hits = 77612, Reservation_fails = 136
L2_cache_bank[10]: Access = 170027, Miss = 49178, Miss_rate = 0.289, Pending_hits = 77670, Reservation_fails = 176
L2_cache_bank[11]: Access = 169798, Miss = 49052, Miss_rate = 0.289, Pending_hits = 77575, Reservation_fails = 175
L2_cache_bank[12]: Access = 169853, Miss = 49139, Miss_rate = 0.289, Pending_hits = 77577, Reservation_fails = 192
L2_cache_bank[13]: Access = 169775, Miss = 49084, Miss_rate = 0.289, Pending_hits = 77620, Reservation_fails = 197
L2_cache_bank[14]: Access = 170139, Miss = 49227, Miss_rate = 0.289, Pending_hits = 77591, Reservation_fails = 231
L2_cache_bank[15]: Access = 170008, Miss = 49164, Miss_rate = 0.289, Pending_hits = 77623, Reservation_fails = 171
L2_cache_bank[16]: Access = 170229, Miss = 49258, Miss_rate = 0.289, Pending_hits = 77723, Reservation_fails = 155
L2_cache_bank[17]: Access = 170135, Miss = 49190, Miss_rate = 0.289, Pending_hits = 77718, Reservation_fails = 136
L2_cache_bank[18]: Access = 169900, Miss = 49116, Miss_rate = 0.289, Pending_hits = 77638, Reservation_fails = 144
L2_cache_bank[19]: Access = 170021, Miss = 49159, Miss_rate = 0.289, Pending_hits = 77718, Reservation_fails = 154
L2_cache_bank[20]: Access = 170174, Miss = 49208, Miss_rate = 0.289, Pending_hits = 77704, Reservation_fails = 162
L2_cache_bank[21]: Access = 170048, Miss = 49170, Miss_rate = 0.289, Pending_hits = 77698, Reservation_fails = 138
L2_total_cache_accesses = 3740080
L2_total_cache_misses = 1081497
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1708214
L2_total_cache_reservation_fails = 3827
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1583731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3825
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652213
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=8098691
icnt_total_pkts_simt_to_mem=5827305
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99258
	minimum = 6
	maximum = 74
Network latency average = 9.42398
	minimum = 6
	maximum = 74
Slowest packet = 7344351
Flit latency average = 8.62606
	minimum = 6
	maximum = 74
Slowest flit = 13658666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0898563
	minimum = 0.0796923 (at node 0)
	maximum = 0.102748 (at node 35)
Accepted packet rate average = 0.0898563
	minimum = 0.0796923 (at node 0)
	maximum = 0.102748 (at node 35)
Injected flit rate average = 0.176555
	minimum = 0.134546 (at node 0)
	maximum = 0.229135 (at node 35)
Accepted flit rate average= 0.176555
	minimum = 0.171682 (at node 39)
	maximum = 0.181072 (at node 4)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3385 (27 samples)
	minimum = 6 (27 samples)
	maximum = 86.2593 (27 samples)
Network latency average = 9.63577 (27 samples)
	minimum = 6 (27 samples)
	maximum = 80.2963 (27 samples)
Flit latency average = 9.38949 (27 samples)
	minimum = 6 (27 samples)
	maximum = 79.5185 (27 samples)
Fragmentation average = 0.0194639 (27 samples)
	minimum = 0 (27 samples)
	maximum = 22.6296 (27 samples)
Injected packet rate average = 0.0596948 (27 samples)
	minimum = 0.0528163 (27 samples)
	maximum = 0.0681712 (27 samples)
Accepted packet rate average = 0.0596948 (27 samples)
	minimum = 0.0528163 (27 samples)
	maximum = 0.0681712 (27 samples)
Injected flit rate average = 0.112019 (27 samples)
	minimum = 0.0799808 (27 samples)
	maximum = 0.152476 (27 samples)
Accepted flit rate average = 0.112019 (27 samples)
	minimum = 0.102215 (27 samples)
	maximum = 0.120363 (27 samples)
Injected packet size average = 1.87653 (27 samples)
Accepted packet size average = 1.87653 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 41 sec (6941 sec)
gpgpu_simulation_rate = 86483 (inst/sec)
gpgpu_simulation_rate = 1609 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 49785
gpu_sim_insn = 21380248
gpu_ipc =     429.4516
gpu_tot_sim_cycle = 11444721
gpu_tot_sim_insn = 621660800
gpu_tot_ipc =      54.3186
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 343903
gpu_stall_icnt2sh    = 188356
partiton_reqs_in_parallel = 1095270
partiton_reqs_in_parallel_total    = 105477263
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3119
partiton_reqs_in_parallel_util = 1095270
partiton_reqs_in_parallel_util_total    = 105477263
gpu_sim_cycle_parition_util = 49785
gpu_tot_sim_cycle_parition_util    = 4809334
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9325
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740080
L2_BW  =     315.3660 GB/Sec
L2_BW_total  =      32.3468 GB/Sec
gpu_total_sim_rate=86848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698217
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691918
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698217
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53859, 53202, 53739, 53307, 53538, 52922, 53364, 53339, 53847, 52616, 53375, 52463, 53961, 52341, 53416, 52414, 52905, 52391, 52905, 52005, 52789, 52058, 52632, 51934, 52218, 52068, 52780, 51797, 52707, 51720, 52490, 51222, 
gpgpu_n_tot_thrd_icount = 1333644896
gpgpu_n_tot_w_icount = 41676403
gpgpu_n_stall_shd_mem = 437148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810300
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136712
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200170
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2818721	W0_Idle:208268813	W0_Scoreboard:24127896	W1:941251	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291280 {40:32282,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291280 {40:32282,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 332 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 11442410 
mrq_lat_table:583157 	35628 	51028 	93827 	191563 	263222 	336010 	162686 	83130 	9848 	326 	12 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2250571 	1489795 	146590 	11805 	792 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	80 	3372542 	301981 	18586 	5035 	141925 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1944497 	826211 	39576 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	439047 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1936 	263 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  4.389120  4.345292  4.010089  3.950876  3.958642  4.180948  4.314176  4.464993  3.929065  4.080812  3.802646  3.979899  4.125865  4.404396  3.923856  4.001905 
dram[1]:  4.182390  4.395359  3.881934  4.155117  3.944444  4.093155  4.404357  4.437445  3.902124  4.118856  3.890327  3.923726  4.143683  4.262420  3.794413  3.902809 
dram[2]:  4.112573  4.405180  3.869549  3.924386  4.005908  4.101626  4.280421  4.523084  3.887879  4.099439  3.852564  3.969088  4.125863  4.139173  3.769286  4.050329 
dram[3]:  4.339877  4.346264  3.888637  4.023828  4.049397  4.101214  4.277824  4.556514  4.002351  4.091995  3.873154  4.068787  4.085957  4.206336  3.788324  3.925635 
dram[4]:  4.242938  4.497876  3.848564  3.933257  3.953388  4.096123  4.252094  4.419510  3.872372  4.214873  3.903238  3.921899  4.015121  4.170431  3.826672  3.841149 
dram[5]:  4.211668  4.187623  3.842262  4.000778  3.965882  4.113748  4.284805  4.599087  4.026388  4.016148  3.839895  3.975078  4.057166  4.236111  3.789304  3.890735 
dram[6]:  4.283462  4.324765  3.864030  3.895432  4.073625  4.095451  4.375648  4.475685  3.872686  4.032781  3.848462  3.967817  4.120830  4.220203  3.881119  3.946816 
dram[7]:  4.187747  4.281753  3.829386  3.934120  3.999605  4.181255  4.365086  4.488424  3.855535  4.050414  3.856126  4.001959  4.201339  4.203972  3.846014  3.977778 
dram[8]:  4.176239  4.322857  3.766135  3.988390  3.989703  4.172799  4.263488  4.429817  3.842458  3.948382  3.860203  4.005514  4.121941  4.238894  3.836119  3.883925 
dram[9]:  4.286581  4.388774  3.840698  3.971901  4.032709  4.168595  4.487053  4.447183  3.999609  3.995707  3.918171  4.009412  4.092712  4.372771  3.916048  3.934304 
dram[10]:  4.227581  4.483624  3.866766  3.885479  4.078194  4.184864  4.258729  4.573556  3.875758  4.024951  3.927140  3.905068  4.127243  4.266385  3.797555  4.061580 
average row locality = 1810438/444381 = 4.074067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6597      6646      6480      6516      6403      6356      6393      6396      6393      6378      6415      6378      6288      6197      6515      6545 
dram[1]:      6647      6640      6485      6467      6403      6370      6392      6399      6411      6375      6325      6340      6233      6226      6590      6582 
dram[2]:      6643      6601      6515      6512      6418      6368      6415      6362      6404      6383      6324      6375      6300      6275      6573      6518 
dram[3]:      6630      6657      6481      6467      6352      6379      6400      6346      6370      6404      6336      6340      6291      6262      6579      6564 
dram[4]:      6583      6629      6485      6449      6374      6407      6418      6377      6425      6399      6332      6348      6243      6283      6564      6596 
dram[5]:      6685      6633      6493      6453      6382      6354      6378      6347      6380      6351      6352      6343      6255      6236      6587      6588 
dram[6]:      6631      6609      6448      6484      6368      6361      6392      6395      6394      6368      6346      6341      6281      6199      6582      6563 
dram[7]:      6647      6657      6492      6490      6381      6373      6395      6370      6415      6397      6359      6322      6234      6299      6576      6588 
dram[8]:      6630      6624      6535      6475      6383      6376      6426      6407      6439      6410      6347      6294      6270      6277      6586      6623 
dram[9]:      6635      6642      6506      6466      6397      6372      6342      6377      6348      6380      6322      6325      6278      6244      6582      6576 
dram[10]:      6634      6593      6477      6505      6381      6388      6402      6388      6389      6415      6314      6384      6266      6261      6587      6548 
total reads: 1131937
bank skew: 6685/6197 = 1.08
chip skew: 103102/102762 = 1.00
number of total write accesses:
dram[0]:      3972      4013      3854      3859      3743      3695      3741      3744      3854      3873      3932      3918      3841      3823      3946      3956 
dram[1]:      3993      3966      3872      3846      3750      3736      3716      3745      3875      3848      3891      3897      3803      3812      4004      3979 
dram[2]:      3988      3945      3867      3868      3753      3722      3751      3729      3860      3841      3893      3897      3862      3837      3981      3944 
dram[3]:      3981      3987      3820      3834      3731      3751      3747      3692      3844      3871      3893      3893      3834      3829      3998      3941 
dram[4]:      3931      3959      3833      3805      3719      3735      3736      3726      3891      3860      3914      3896      3847      3872      3967      3971 
dram[5]:      4000      3991      3835      3837      3731      3700      3717      3725      3843      3846      3889      3865      3823      3829      3970      3952 
dram[6]:      3962      3991      3811      3835      3702      3722      3742      3729      3857      3843      3914      3892      3848      3786      3963      3975 
dram[7]:      3948      3996      3855      3841      3742      3754      3732      3711      3860      3887      3933      3891      3803      3862      3989      3973 
dram[8]:      3986      3967      3852      3831      3691      3718      3768      3755      3878      3840      3925      3876      3837      3837      3971      3984 
dram[9]:      3970      3992      3837      3853      3713      3716      3709      3727      3875      3857      3877      3899      3831      3809      3960      3964 
dram[10]:      3973      3948      3855      3877      3737      3731      3721      3747      3843      3909      3873      3941      3854      3829      3974      3939 
total reads: 678501
bank skew: 4013/3691 = 1.09
chip skew: 61777/61553 = 1.00
average mf latency per bank:
dram[0]:        747       758       602       610       852       869       781       795       617       628       741       749       728       720       618       629
dram[1]:        750       766       603       614       856       862       790       812       623       623       752       756       708       717       618       628
dram[2]:        751       786       603       624       840       852       810       820       618       623       750       752       741       752       622       629
dram[3]:        752       762       602       616       844       851       810       845       620       627       746       756       740       750       620       648
dram[4]:        759       764       606       621       876       877       797       808       618       620       748       766       729       698       632       633
dram[5]:        749       758       601       608       872       881       819       807       617       626       722       727       692       696       629       630
dram[6]:        756       760       616       609       886       886       798       808       616       624       723       727       689       701       626       635
dram[7]:        760       765       603       611       875       883       831       838       619       621       720       725       695       700       628       628
dram[8]:        755       737       610       633       875       902       818       824       630       621       712       719       702       708       613       618
dram[9]:        732       737       610       618       898       882       801       783       623       627       715       719       708       713       622       638
dram[10]:        742       748       609       601       858       866       778       783       623       626       746       748       704       714       621       628
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330468 n_act=40100 n_pre=40084 n_req=164660 n_rd=411584 n_write=201733 bw_util=0.1359
n_activity=1615476 dram_eff=0.7593
bk0: 26388a 8644847i bk1: 26584a 8628477i bk2: 25920a 8651989i bk3: 26064a 8631583i bk4: 25612a 8652432i bk5: 25424a 8649175i bk6: 25572a 8663693i bk7: 25584a 8654672i bk8: 25572a 8658884i bk9: 25512a 8646957i bk10: 25660a 8649680i bk11: 25512a 8638443i bk12: 25152a 8654652i bk13: 24788a 8652558i bk14: 26060a 8643703i bk15: 26180a 8635655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330157 n_act=40359 n_pre=40343 n_req=164618 n_rd=411540 n_write=201570 bw_util=0.1359
n_activity=1616334 dram_eff=0.7586
bk0: 26588a 8638169i bk1: 26560a 8635607i bk2: 25940a 8641596i bk3: 25868a 8640709i bk4: 25612a 8653768i bk5: 25480a 8640227i bk6: 25568a 8664659i bk7: 25596a 8652174i bk8: 25644a 8655952i bk9: 25500a 8649715i bk10: 25300a 8643482i bk11: 25360a 8641173i bk12: 24932a 8660272i bk13: 24904a 8652584i bk14: 26360a 8635540i bk15: 26328a 8631195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8329107 n_act=40575 n_pre=40559 n_req=164724 n_rd=411944 n_write=201784 bw_util=0.136
n_activity=1618848 dram_eff=0.7582
bk0: 26572a 8635498i bk1: 26404a 8636761i bk2: 26060a 8640233i bk3: 26048a 8631935i bk4: 25672a 8650630i bk5: 25472a 8640104i bk6: 25660a 8661441i bk7: 25448a 8657899i bk8: 25616a 8652096i bk9: 25532a 8652023i bk10: 25296a 8646538i bk11: 25500a 8642833i bk12: 25200a 8653095i bk13: 25100a 8642733i bk14: 26292a 8632325i bk15: 26072a 8632036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330791 n_act=40202 n_pre=40186 n_req=164504 n_rd=411432 n_write=201358 bw_util=0.1358
n_activity=1616074 dram_eff=0.7584
bk0: 26520a 8645713i bk1: 26628a 8636627i bk2: 25924a 8649285i bk3: 25868a 8640197i bk4: 25408a 8652541i bk5: 25516a 8638540i bk6: 25600a 8660962i bk7: 25384a 8662593i bk8: 25480a 8666825i bk9: 25616a 8651572i bk10: 25344a 8646178i bk11: 25360a 8641618i bk12: 25164a 8654436i bk13: 25048a 8647234i bk14: 26316a 8634229i bk15: 26256a 8630599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8329753 n_act=40609 n_pre=40593 n_req=164574 n_rd=411648 n_write=201366 bw_util=0.1359
n_activity=1616240 dram_eff=0.7586
bk0: 26332a 8644939i bk1: 26516a 8639183i bk2: 25940a 8649266i bk3: 25796a 8641827i bk4: 25496a 8654751i bk5: 25628a 8641163i bk6: 25672a 8663660i bk7: 25508a 8654611i bk8: 25700a 8655357i bk9: 25596a 8658468i bk10: 25328a 8642044i bk11: 25392a 8645541i bk12: 24972a 8655835i bk13: 25132a 8642970i bk14: 26256a 8640176i bk15: 26384a 8627794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330446 n_act=40542 n_pre=40526 n_req=164370 n_rd=411268 n_write=201187 bw_util=0.1357
n_activity=1617519 dram_eff=0.7573
bk0: 26740a 8643464i bk1: 26532a 8634156i bk2: 25972a 8648566i bk3: 25812a 8644790i bk4: 25528a 8657821i bk5: 25416a 8652706i bk6: 25512a 8672289i bk7: 25388a 8660903i bk8: 25520a 8664876i bk9: 25404a 8654281i bk10: 25408a 8651788i bk11: 25372a 8646407i bk12: 25020a 8660380i bk13: 24944a 8653579i bk14: 26348a 8641036i bk15: 26352a 8637876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330966 n_act=40375 n_pre=40359 n_req=164334 n_rd=411048 n_write=201221 bw_util=0.1357
n_activity=1613409 dram_eff=0.759
bk0: 26524a 8641360i bk1: 26436a 8635245i bk2: 25792a 8647080i bk3: 25936a 8633371i bk4: 25472a 8659204i bk5: 25444a 8640908i bk6: 25568a 8662154i bk7: 25580a 8656918i bk8: 25576a 8657066i bk9: 25472a 8653460i bk10: 25384a 8645166i bk11: 25364a 8639643i bk12: 25124a 8656588i bk13: 24796a 8651145i bk14: 26328a 8637719i bk15: 26252a 8629455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8329174 n_act=40498 n_pre=40482 n_req=164772 n_rd=411980 n_write=201835 bw_util=0.136
n_activity=1618803 dram_eff=0.7584
bk0: 26588a 8643067i bk1: 26628a 8635271i bk2: 25968a 8642992i bk3: 25960a 8633656i bk4: 25524a 8652159i bk5: 25492a 8644763i bk6: 25580a 8659839i bk7: 25480a 8655856i bk8: 25660a 8658769i bk9: 25588a 8648806i bk10: 25436a 8638125i bk11: 25288a 8643451i bk12: 24936a 8656127i bk13: 25196a 8643715i bk14: 26304a 8635624i bk15: 26352a 8629193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8328217 n_act=40765 n_pre=40749 n_req=164818 n_rd=412408 n_write=201830 bw_util=0.1361
n_activity=1620806 dram_eff=0.7579
bk0: 26520a 8640925i bk1: 26496a 8639938i bk2: 26140a 8644532i bk3: 25900a 8641368i bk4: 25532a 8660578i bk5: 25504a 8650687i bk6: 25704a 8658168i bk7: 25628a 8655645i bk8: 25756a 8653163i bk9: 25640a 8655121i bk10: 25388a 8641247i bk11: 25176a 8640525i bk12: 25080a 8657681i bk13: 25108a 8651575i bk14: 26344a 8641254i bk15: 26492a 8630816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8331591 n_act=40038 n_pre=40022 n_req=164381 n_rd=411168 n_write=201150 bw_util=0.1357
n_activity=1615811 dram_eff=0.7579
bk0: 26540a 8644762i bk1: 26568a 8633935i bk2: 26024a 8646975i bk3: 25864a 8635849i bk4: 25588a 8663644i bk5: 25488a 8647566i bk6: 25368a 8669712i bk7: 25508a 8658612i bk8: 25392a 8661746i bk9: 25520a 8656342i bk10: 25288a 8653889i bk11: 25300a 8642696i bk12: 25112a 8660074i bk13: 24976a 8654924i bk14: 26328a 8642934i bk15: 26304a 8633258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05957
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9023969 n_nop=8330116 n_act=40319 n_pre=40303 n_req=164683 n_rd=411728 n_write=201503 bw_util=0.1359
n_activity=1616697 dram_eff=0.7586
bk0: 26536a 8638745i bk1: 26372a 8638011i bk2: 25908a 8649462i bk3: 26020a 8633551i bk4: 25524a 8655724i bk5: 25552a 8645858i bk6: 25608a 8661359i bk7: 25552a 8657866i bk8: 25556a 8662828i bk9: 25660a 8645418i bk10: 25256a 8644945i bk11: 25536a 8632238i bk12: 25064a 8656763i bk13: 25044a 8648270i bk14: 26348a 8639267i bk15: 26192a 8638540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09983

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51484, Miss_rate = 0.290, Pending_hits = 80766, Reservation_fails = 137
L2_cache_bank[1]: Access = 177613, Miss = 51412, Miss_rate = 0.289, Pending_hits = 80679, Reservation_fails = 219
L2_cache_bank[2]: Access = 177473, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80592, Reservation_fails = 191
L2_cache_bank[3]: Access = 177432, Miss = 51399, Miss_rate = 0.290, Pending_hits = 80564, Reservation_fails = 198
L2_cache_bank[4]: Access = 177789, Miss = 51592, Miss_rate = 0.290, Pending_hits = 80551, Reservation_fails = 167
L2_cache_bank[5]: Access = 177393, Miss = 51394, Miss_rate = 0.290, Pending_hits = 80552, Reservation_fails = 183
L2_cache_bank[6]: Access = 177500, Miss = 51439, Miss_rate = 0.290, Pending_hits = 80579, Reservation_fails = 192
L2_cache_bank[7]: Access = 177403, Miss = 51419, Miss_rate = 0.290, Pending_hits = 80604, Reservation_fails = 160
L2_cache_bank[8]: Access = 177441, Miss = 51424, Miss_rate = 0.290, Pending_hits = 80588, Reservation_fails = 213
L2_cache_bank[9]: Access = 177620, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80596, Reservation_fails = 136
L2_cache_bank[10]: Access = 177684, Miss = 51512, Miss_rate = 0.290, Pending_hits = 80684, Reservation_fails = 176
L2_cache_bank[11]: Access = 177213, Miss = 51305, Miss_rate = 0.290, Pending_hits = 80549, Reservation_fails = 175
L2_cache_bank[12]: Access = 177398, Miss = 51442, Miss_rate = 0.290, Pending_hits = 80574, Reservation_fails = 192
L2_cache_bank[13]: Access = 177163, Miss = 51320, Miss_rate = 0.290, Pending_hits = 80578, Reservation_fails = 197
L2_cache_bank[14]: Access = 177629, Miss = 51499, Miss_rate = 0.290, Pending_hits = 80580, Reservation_fails = 231
L2_cache_bank[15]: Access = 177618, Miss = 51496, Miss_rate = 0.290, Pending_hits = 80606, Reservation_fails = 171
L2_cache_bank[16]: Access = 177866, Miss = 51616, Miss_rate = 0.290, Pending_hits = 80745, Reservation_fails = 155
L2_cache_bank[17]: Access = 177658, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80675, Reservation_fails = 136
L2_cache_bank[18]: Access = 177394, Miss = 51410, Miss_rate = 0.290, Pending_hits = 80616, Reservation_fails = 144
L2_cache_bank[19]: Access = 177440, Miss = 51382, Miss_rate = 0.290, Pending_hits = 80679, Reservation_fails = 154
L2_cache_bank[20]: Access = 177615, Miss = 51450, Miss_rate = 0.290, Pending_hits = 80675, Reservation_fails = 162
L2_cache_bank[21]: Access = 177602, Miss = 51482, Miss_rate = 0.290, Pending_hits = 80688, Reservation_fails = 138
L2_total_cache_accesses = 3905725
L2_total_cache_misses = 1131937
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1773720
L2_total_cache_reservation_fails = 3827
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1649237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885930
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3825
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810300
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=8426740
icnt_total_pkts_simt_to_mem=6016538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41675
	minimum = 6
	maximum = 43
Network latency average = 8.17832
	minimum = 6
	maximum = 31
Slowest packet = 7480329
Flit latency average = 7.93958
	minimum = 6
	maximum = 30
Slowest flit = 14012232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0665448
	minimum = 0.0580803 (at node 10)
	maximum = 0.0779459 (at node 34)
Accepted packet rate average = 0.0665448
	minimum = 0.0580803 (at node 10)
	maximum = 0.0779459 (at node 34)
Injected flit rate average = 0.103904
	minimum = 0.0660246 (at node 10)
	maximum = 0.153943 (at node 34)
Accepted flit rate average= 0.103904
	minimum = 0.0848356 (at node 39)
	maximum = 0.122146 (at node 0)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2699 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.7143 (28 samples)
Network latency average = 9.58372 (28 samples)
	minimum = 6 (28 samples)
	maximum = 78.5357 (28 samples)
Flit latency average = 9.33771 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.75 (28 samples)
Fragmentation average = 0.0187688 (28 samples)
	minimum = 0 (28 samples)
	maximum = 21.8214 (28 samples)
Injected packet rate average = 0.0599395 (28 samples)
	minimum = 0.0530043 (28 samples)
	maximum = 0.0685203 (28 samples)
Accepted packet rate average = 0.0599395 (28 samples)
	minimum = 0.0530043 (28 samples)
	maximum = 0.0685203 (28 samples)
Injected flit rate average = 0.111729 (28 samples)
	minimum = 0.0794824 (28 samples)
	maximum = 0.152528 (28 samples)
Accepted flit rate average = 0.111729 (28 samples)
	minimum = 0.101595 (28 samples)
	maximum = 0.120427 (28 samples)
Injected packet size average = 1.86404 (28 samples)
Accepted packet size average = 1.86404 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 18 sec (7158 sec)
gpgpu_simulation_rate = 86848 (inst/sec)
gpgpu_simulation_rate = 1598 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50880
gpu_sim_insn = 23147352
gpu_ipc =     454.9401
gpu_tot_sim_cycle = 11717751
gpu_tot_sim_insn = 644808152
gpu_tot_ipc =      55.0283
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 343942
gpu_stall_icnt2sh    = 195253
partiton_reqs_in_parallel = 1119321
partiton_reqs_in_parallel_total    = 106572533
partiton_level_parallism =      21.9992
partiton_level_parallism_total  =       9.1905
partiton_reqs_in_parallel_util = 1119321
partiton_reqs_in_parallel_util_total    = 106572533
gpu_sim_cycle_parition_util = 50880
gpu_tot_sim_cycle_parition_util    = 4859119
partiton_level_parallism_util =      21.9992
partiton_level_parallism_util_total  =      21.9332
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905725
L2_BW  =     418.6815 GB/Sec
L2_BW_total  =      33.4111 GB/Sec
gpu_total_sim_rate=86215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526859
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526859
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
55848, 55234, 55737, 55329, 55536, 55028, 55444, 55401, 55980, 54659, 55400, 54502, 56055, 54369, 55504, 54475, 55113, 54521, 55005, 54009, 54872, 54185, 54765, 53977, 54246, 54106, 54904, 53778, 54729, 53709, 54455, 53310, 
gpgpu_n_tot_thrd_icount = 1384580832
gpgpu_n_tot_w_icount = 43268151
gpgpu_n_stall_shd_mem = 437366
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941372
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233864
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200388
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2868374	W0_Idle:208282837	W0_Scoreboard:25580532	W1:1016275	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291280 {40:32282,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291280 {40:32282,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 328 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 11717750 
mrq_lat_table:618876 	37745 	54381 	100125 	202647 	279195 	355604 	178663 	92445 	13552 	1003 	54 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2364734 	1588853 	157476 	12361 	877 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	89 	3575581 	321900 	20292 	5110 	141925 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2039168 	861354 	40834 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	532723 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1974 	327 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  4.358855  4.388289  4.025865  3.959900  4.017031  4.194239  4.303657  4.449139  3.919528  4.110487  3.843260  4.028530  4.151515  4.408172  3.926160  4.005002 
dram[1]:  4.189808  4.408878  3.887131  4.157062  4.005535  4.128909  4.420794  4.451270  3.913136  4.115631  3.920977  3.950217  4.151972  4.287830  3.829607  3.925165 
dram[2]:  4.124637  4.417875  3.885114  3.951481  4.025167  4.143131  4.289660  4.507107  3.923544  4.130106  3.880099  3.994167  4.130335  4.170987  3.820704  4.074398 
dram[3]:  4.379683  4.323429  3.907960  4.072539  4.128058  4.159893  4.287238  4.605489  4.067411  4.089419  3.914132  4.119970  4.106262  4.213474  3.824721  3.993601 
dram[4]:  4.252276  4.511386  3.875132  3.972836  4.001852  4.114611  4.251272  4.425236  3.865310  4.216840  3.953170  3.972434  4.047781  4.174971  3.833277  3.866004 
dram[5]:  4.235600  4.201109  3.872452  4.004368  4.004077  4.139167  4.263637  4.580357  4.032389  4.026238  3.871813  3.984278  4.072294  4.232136  3.833050  3.884629 
dram[6]:  4.272006  4.345224  3.863477  3.916253  4.091186  4.133129  4.404298  4.465980  3.841108  4.033654  3.861121  3.993421  4.128773  4.236067  3.937129  3.983021 
dram[7]:  4.173801  4.280827  3.842105  3.957256  4.053518  4.231850  4.380760  4.498958  3.860310  4.052999  3.877731  4.002938  4.214538  4.235938  3.896623  4.027867 
dram[8]:  4.186253  4.293895  3.773469  4.003995  4.015275  4.192846  4.278585  4.434925  3.867647  3.947785  3.856338  4.019245  4.161589  4.230980  3.868041  3.945296 
dram[9]:  4.275302  4.388932  3.858490  3.998548  4.053679  4.187355  4.437965  4.418167  4.002193  3.979607  3.951742  4.021715  4.107892  4.355664  3.897436  3.910261 
dram[10]:  4.233470  4.477309  3.894495  3.898418  4.070056  4.189294  4.249215  4.508531  3.889086  4.016000  4.003311  3.890890  4.133333  4.220133  3.802969  4.042976 
average row locality = 1934291/472889 = 4.090370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7015      7066      6898      6924      6807      6766      6794      6804      6792      6786      6811      6781      6682      6594      6925      6953 
dram[1]:      7061      7058      6891      6878      6807      6772      6796      6807      6810      6780      6724      6736      6629      6621      7002      6995 
dram[2]:      7060      7019      6922      6926      6818      6775      6819      6763      6807      6784      6726      6769      6692      6667      6988      6932 
dram[3]:      7052      7073      6890      6878      6759      6786      6803      6748      6777      6801      6739      6744      6690      6652      6996      6979 
dram[4]:      7003      7046      6902      6860      6776      6812      6824      6779      6826      6801      6732      6750      6639      6673      6971      7013 
dram[5]:      7106      7056      6904      6867      6786      6759      6779      6753      6788      6753      6749      6741      6649      6631      7003      7001 
dram[6]:      7047      7034      6851      6896      6769      6764      6801      6801      6796      6766      6744      6743      6672      6588      7001      6979 
dram[7]:      7062      7074      6897      6900      6783      6777      6796      6777      6815      6802      6757      6716      6632      6698      6996      7001 
dram[8]:      7051      7043      6941      6887      6790      6775      6834      6810      6843      6812      6741      6693      6665      6672      6997      7038 
dram[9]:      7051      7059      6916      6878      6798      6779      6742      6776      6751      6784      6722      6723      6671      6637      6991      6988 
dram[10]:      7055      7009      6888      6914      6778      6785      6809      6790      6791      6816      6713      6777      6660      6657      7000      6961 
total reads: 1203327
bank skew: 7106/6588 = 1.08
chip skew: 109592/109252 = 1.00
number of total write accesses:
dram[0]:      4257      4326      4153      4136      4043      4009      4034      4043      4167      4189      4223      4233      4141      4087      4241      4257 
dram[1]:      4285      4264      4164      4159      4048      4054      4004      4063      4182      4147      4192      4214      4108      4090      4303      4282 
dram[2]:      4291      4251      4170      4150      4058      4022      4051      4018      4175      4136      4212      4187      4146      4115      4306      4240 
dram[3]:      4287      4276      4107      4126      4040      4063      4048      3992      4144      4175      4201      4211      4130      4105      4329      4255 
dram[4]:      4206      4246      4146      4109      4029      4030      4038      4023      4194      4167      4242      4202      4120      4136      4249      4268 
dram[5]:      4292      4308      4117      4133      4017      3978      4008      4020      4168      4142      4185      4156      4110      4089      4270      4245 
dram[6]:      4261      4294      4129      4140      3999      4040      4060      4029      4155      4141      4210      4183      4133      4053      4271      4281 
dram[7]:      4249      4313      4126      4117      4048      4065      4042      4016      4156      4210      4248      4184      4094      4146      4312      4273 
dram[8]:      4277      4280      4153      4136      3987      4009      4055      4060      4203      4151      4211      4167      4126      4117      4259      4285 
dram[9]:      4270      4282      4127      4138      4001      4016      3989      4022      4199      4144      4169      4204      4104      4091      4257      4254 
dram[10]:      4278      4238      4149      4177      4028      4015      4018      4044      4149      4228      4168      4242      4128      4117      4272      4234 
total reads: 730964
bank skew: 4329/3978 = 1.09
chip skew: 66599/66238 = 1.01
average mf latency per bank:
dram[0]:        730       740       592       602       826       844       761       774       606       616       722       731       714       707       610       619
dram[1]:        733       748       594       606       830       837       771       791       613       614       734       738       693       705       607       617
dram[2]:        732       767       594       616       816       829       788       798       608       615       732       735       729       737       613       620
dram[3]:        735       745       595       608       820       827       788       824       610       618       729       737       725       736       612       640
dram[4]:        741       746       595       612       847       851       775       787       607       610       729       746       716       685       621       623
dram[5]:        732       741       593       601       845       856       796       786       606       616       704       712       680       683       617       619
dram[6]:        737       743       608       601       857       858       779       788       606       614       706       711       675       689       614       625
dram[7]:        743       747       597       604       850       858       806       818       608       612       702       709       682       689       619       624
dram[8]:        737       720       601       622       849       875       796       801       620       611       695       704       691       693       604       610
dram[9]:        715       722       602       608       870       856       779       763       611       616       699       702       694       698       611       626
dram[10]:        724       731       601       594       832       840       757       761       612       614       729       730       690       702       610       618
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8378311 n_act=42689 n_pre=42673 n_req=175937 n_rd=437592 n_write=217179 bw_util=0.1436
n_activity=1709217 dram_eff=0.7662
bk0: 28060a 8700831i bk1: 28264a 8684317i bk2: 27592a 8709203i bk3: 27696a 8689324i bk4: 27228a 8707436i bk5: 27064a 8701269i bk6: 27176a 8720262i bk7: 27216a 8709034i bk8: 27168a 8713553i bk9: 27144a 8699843i bk10: 27244a 8709354i bk11: 27124a 8696156i bk12: 26728a 8713024i bk13: 26376a 8711456i bk14: 27700a 8698254i bk15: 27812a 8687171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8378089 n_act=42921 n_pre=42905 n_req=175926 n_rd=437468 n_write=217061 bw_util=0.1436
n_activity=1709947 dram_eff=0.7656
bk0: 28244a 8695796i bk1: 28232a 8692895i bk2: 27564a 8700385i bk3: 27512a 8695868i bk4: 27228a 8709057i bk5: 27088a 8693304i bk6: 27184a 8721155i bk7: 27228a 8706006i bk8: 27240a 8710290i bk9: 27120a 8703038i bk10: 26896a 8700147i bk11: 26944a 8695676i bk12: 26516a 8719405i bk13: 26484a 8711038i bk14: 28008a 8691749i bk15: 27980a 8685711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8377196 n_act=43107 n_pre=43091 n_req=175995 n_rd=437868 n_write=217182 bw_util=0.1437
n_activity=1712515 dram_eff=0.765
bk0: 28240a 8692467i bk1: 28076a 8692129i bk2: 27688a 8697320i bk3: 27704a 8689590i bk4: 27272a 8706650i bk5: 27100a 8694940i bk6: 27276a 8718755i bk7: 27052a 8714191i bk8: 27228a 8707042i bk9: 27136a 8705658i bk10: 26904a 8704035i bk11: 27076a 8700887i bk12: 26768a 8711618i bk13: 26668a 8700202i bk14: 27952a 8687412i bk15: 27728a 8685868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8378970 n_act=42602 n_pre=42586 n_req=175856 n_rd=437468 n_write=216818 bw_util=0.1435
n_activity=1709783 dram_eff=0.7653
bk0: 28208a 8702850i bk1: 28292a 8692086i bk2: 27560a 8707848i bk3: 27512a 8697565i bk4: 27036a 8707716i bk5: 27144a 8692197i bk6: 27212a 8717450i bk7: 26992a 8717845i bk8: 27108a 8722654i bk9: 27204a 8704206i bk10: 26956a 8703826i bk11: 26976a 8699758i bk12: 26760a 8712522i bk13: 26608a 8705211i bk14: 27984a 8686481i bk15: 27916a 8684414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8377965 n_act=43159 n_pre=43143 n_req=175812 n_rd=437628 n_write=216549 bw_util=0.1435
n_activity=1709908 dram_eff=0.7652
bk0: 28012a 8705131i bk1: 28184a 8697329i bk2: 27608a 8706527i bk3: 27440a 8701254i bk4: 27104a 8712985i bk5: 27248a 8696527i bk6: 27296a 8720702i bk7: 27116a 8711411i bk8: 27304a 8710804i bk9: 27204a 8712018i bk10: 26928a 8699071i bk11: 27000a 8702168i bk12: 26556a 8716180i bk13: 26692a 8704557i bk14: 27884a 8695765i bk15: 28052a 8681712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8378467 n_act=43156 n_pre=43140 n_req=175563 n_rd=437300 n_write=216381 bw_util=0.1434
n_activity=1711168 dram_eff=0.764
bk0: 28424a 8701685i bk1: 28224a 8689109i bk2: 27616a 8706352i bk3: 27468a 8699537i bk4: 27144a 8713276i bk5: 27036a 8707597i bk6: 27116a 8728846i bk7: 27012a 8715777i bk8: 27152a 8718322i bk9: 27012a 8708165i bk10: 26996a 8711952i bk11: 26964a 8704236i bk12: 26596a 8718680i bk13: 26524a 8712827i bk14: 28012a 8697648i bk15: 28004a 8691707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8378724 n_act=42998 n_pre=42982 n_req=175631 n_rd=437008 n_write=216732 bw_util=0.1434
n_activity=1707089 dram_eff=0.7659
bk0: 28188a 8698409i bk1: 28136a 8692401i bk2: 27404a 8703987i bk3: 27584a 8689423i bk4: 27076a 8715758i bk5: 27056a 8696386i bk6: 27204a 8718076i bk7: 27204a 8710551i bk8: 27184a 8712037i bk9: 27064a 8709200i bk10: 26976a 8703406i bk11: 26972a 8697934i bk12: 26688a 8717075i bk13: 26352a 8710444i bk14: 28004a 8693778i bk15: 27916a 8682059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8377097 n_act=43056 n_pre=43040 n_req=176082 n_rd=437932 n_write=217319 bw_util=0.1437
n_activity=1712439 dram_eff=0.7653
bk0: 28248a 8700285i bk1: 28296a 8689554i bk2: 27588a 8701614i bk3: 27600a 8689733i bk4: 27132a 8708932i bk5: 27108a 8699088i bk6: 27184a 8717658i bk7: 27108a 8712820i bk8: 27260a 8712449i bk9: 27208a 8701890i bk10: 27028a 8697272i bk11: 26864a 8701875i bk12: 26528a 8713837i bk13: 26792a 8702028i bk14: 27984a 8688845i bk15: 28004a 8683353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8376194 n_act=43386 n_pre=43370 n_req=176068 n_rd=438368 n_write=217126 bw_util=0.1438
n_activity=1714431 dram_eff=0.7647
bk0: 28204a 8698147i bk1: 28172a 8694678i bk2: 27764a 8703608i bk3: 27548a 8699462i bk4: 27160a 8717928i bk5: 27100a 8707086i bk6: 27336a 8715226i bk7: 27240a 8711051i bk8: 27372a 8706967i bk9: 27248a 8709033i bk10: 26964a 8700014i bk11: 26772a 8698663i bk12: 26660a 8718714i bk13: 26688a 8710356i bk14: 27988a 8696073i bk15: 28152a 8684767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8379522 n_act=42755 n_pre=42739 n_req=175533 n_rd=437064 n_write=216364 bw_util=0.1433
n_activity=1709435 dram_eff=0.7645
bk0: 28204a 8702111i bk1: 28236a 8690647i bk2: 27664a 8705929i bk3: 27512a 8692831i bk4: 27192a 8719994i bk5: 27116a 8702259i bk6: 26968a 8728426i bk7: 27104a 8716449i bk8: 27004a 8716790i bk9: 27136a 8712873i bk10: 26888a 8713578i bk11: 26892a 8698457i bk12: 26684a 8719303i bk13: 26548a 8712798i bk14: 27964a 8698885i bk15: 27952a 8686817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9118444 n_nop=8377875 n_act=43061 n_pre=43045 n_req=175888 n_rd=437612 n_write=216851 bw_util=0.1435
n_activity=1710426 dram_eff=0.7653
bk0: 28220a 8697436i bk1: 28036a 8695342i bk2: 27552a 8707843i bk3: 27656a 8689200i bk4: 27112a 8710758i bk5: 27140a 8700775i bk6: 27236a 8718027i bk7: 27160a 8713481i bk8: 27164a 8717296i bk9: 27264a 8698886i bk10: 26852a 8703839i bk11: 27108a 8688977i bk12: 26640a 8716935i bk13: 26628a 8705503i bk14: 28000a 8694370i bk15: 27844a 8691753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54724, Miss_rate = 0.291, Pending_hits = 83964, Reservation_fails = 140
L2_cache_bank[1]: Access = 187833, Miss = 54674, Miss_rate = 0.291, Pending_hits = 83911, Reservation_fails = 225
L2_cache_bank[2]: Access = 187684, Miss = 54720, Miss_rate = 0.292, Pending_hits = 83819, Reservation_fails = 194
L2_cache_bank[3]: Access = 187677, Miss = 54647, Miss_rate = 0.291, Pending_hits = 83824, Reservation_fails = 202
L2_cache_bank[4]: Access = 188057, Miss = 54832, Miss_rate = 0.292, Pending_hits = 83801, Reservation_fails = 172
L2_cache_bank[5]: Access = 187595, Miss = 54635, Miss_rate = 0.291, Pending_hits = 83747, Reservation_fails = 187
L2_cache_bank[6]: Access = 187748, Miss = 54706, Miss_rate = 0.291, Pending_hits = 83834, Reservation_fails = 196
L2_cache_bank[7]: Access = 187666, Miss = 54661, Miss_rate = 0.291, Pending_hits = 83848, Reservation_fails = 165
L2_cache_bank[8]: Access = 187640, Miss = 54673, Miss_rate = 0.291, Pending_hits = 83826, Reservation_fails = 221
L2_cache_bank[9]: Access = 187814, Miss = 54734, Miss_rate = 0.291, Pending_hits = 83834, Reservation_fails = 139
L2_cache_bank[10]: Access = 187853, Miss = 54764, Miss_rate = 0.292, Pending_hits = 83875, Reservation_fails = 180
L2_cache_bank[11]: Access = 187384, Miss = 54561, Miss_rate = 0.291, Pending_hits = 83764, Reservation_fails = 179
L2_cache_bank[12]: Access = 187655, Miss = 54681, Miss_rate = 0.291, Pending_hits = 83800, Reservation_fails = 199
L2_cache_bank[13]: Access = 187380, Miss = 54571, Miss_rate = 0.291, Pending_hits = 83817, Reservation_fails = 204
L2_cache_bank[14]: Access = 187871, Miss = 54738, Miss_rate = 0.291, Pending_hits = 83818, Reservation_fails = 239
L2_cache_bank[15]: Access = 187859, Miss = 54745, Miss_rate = 0.291, Pending_hits = 83848, Reservation_fails = 179
L2_cache_bank[16]: Access = 188076, Miss = 54862, Miss_rate = 0.292, Pending_hits = 83995, Reservation_fails = 160
L2_cache_bank[17]: Access = 187868, Miss = 54730, Miss_rate = 0.291, Pending_hits = 83901, Reservation_fails = 139
L2_cache_bank[18]: Access = 187622, Miss = 54642, Miss_rate = 0.291, Pending_hits = 83811, Reservation_fails = 152
L2_cache_bank[19]: Access = 187584, Miss = 54624, Miss_rate = 0.291, Pending_hits = 83870, Reservation_fails = 160
L2_cache_bank[20]: Access = 187788, Miss = 54694, Miss_rate = 0.291, Pending_hits = 83882, Reservation_fails = 167
L2_cache_bank[21]: Access = 187815, Miss = 54709, Miss_rate = 0.291, Pending_hits = 83900, Reservation_fails = 142
L2_total_cache_accesses = 4130473
L2_total_cache_misses = 1203327
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1844689
L2_total_cache_reservation_fails = 3941
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1713612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 965997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3938
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941372
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=8913632
icnt_total_pkts_simt_to_mem=6401374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.7508
	minimum = 6
	maximum = 90
Network latency average = 9.24911
	minimum = 6
	maximum = 84
Slowest packet = 7816828
Flit latency average = 8.475
	minimum = 6
	maximum = 82
Slowest flit = 14769258
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0883452
	minimum = 0.0783321 (at node 12)
	maximum = 0.100905 (at node 32)
Accepted packet rate average = 0.0883452
	minimum = 0.0783321 (at node 12)
	maximum = 0.100905 (at node 32)
Injected flit rate average = 0.171332
	minimum = 0.134052 (at node 12)
	maximum = 0.218005 (at node 32)
Accepted flit rate average= 0.171332
	minimum = 0.169459 (at node 26)
	maximum = 0.172909 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.252 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.8966 (29 samples)
Network latency average = 9.57218 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.7241 (29 samples)
Flit latency average = 9.30796 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.8966 (29 samples)
Fragmentation average = 0.0181216 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.069 (29 samples)
Injected packet rate average = 0.060919 (29 samples)
	minimum = 0.0538776 (29 samples)
	maximum = 0.069637 (29 samples)
Accepted packet rate average = 0.060919 (29 samples)
	minimum = 0.0538776 (29 samples)
	maximum = 0.069637 (29 samples)
Injected flit rate average = 0.113785 (29 samples)
	minimum = 0.0813641 (29 samples)
	maximum = 0.154786 (29 samples)
Accepted flit rate average = 0.113785 (29 samples)
	minimum = 0.103935 (29 samples)
	maximum = 0.122237 (29 samples)
Injected packet size average = 1.8678 (29 samples)
Accepted packet size average = 1.8678 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 39 sec (7479 sec)
gpgpu_simulation_rate = 86215 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 68419
gpu_sim_insn = 21774098
gpu_ipc =     318.2464
gpu_tot_sim_cycle = 12008320
gpu_tot_sim_insn = 666582250
gpu_tot_ipc =      55.5100
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 343958
gpu_stall_icnt2sh    = 197472
partiton_reqs_in_parallel = 1505202
partiton_reqs_in_parallel_total    = 107691854
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =       9.0934
partiton_reqs_in_parallel_util = 1505202
partiton_reqs_in_parallel_util_total    = 107691854
gpu_sim_cycle_parition_util = 68419
gpu_tot_sim_cycle_parition_util    = 4909999
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.9341
partiton_replys_in_parallel = 255210
partiton_replys_in_parallel_total    = 4130473
L2_BW  =     353.5542 GB/Sec
L2_BW_total  =      34.6170 GB/Sec
gpu_total_sim_rate=84979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707278
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707278
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
58560, 57931, 58308, 58084, 58294, 57750, 58392, 58081, 58646, 57337, 58037, 57085, 59003, 57122, 58124, 56946, 57920, 57224, 57861, 56599, 57584, 56890, 57690, 56753, 57099, 56697, 57544, 56582, 57703, 56294, 57242, 56225, 
gpgpu_n_tot_thrd_icount = 1454286048
gpgpu_n_tot_w_icount = 45446439
gpgpu_n_stall_shd_mem = 444124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182512
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471278
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207146
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2971411	W0_Idle:208296242	W0_Scoreboard:27358472	W1:1729045	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550400 {40:63760,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550400 {40:63760,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 323 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 12005976 
mrq_lat_table:682687 	39988 	58088 	107322 	219334 	294365 	365915 	182174 	92870 	13558 	1003 	54 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2491886 	1715686 	158701 	12361 	877 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	101 	3792457 	322826 	20298 	5110 	179315 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2233208 	907419 	41869 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	546793 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2104 	334 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  3.832318  3.827184  3.584325  3.499258  3.606203  3.699547  3.798813  3.869973  3.518127  3.670032  3.448296  3.575397  3.687660  3.887898  3.486796  3.551251 
dram[1]:  3.731579  3.892393  3.472099  3.640867  3.534372  3.675096  3.888776  3.938545  3.494012  3.649294  3.465358  3.541108  3.650652  3.760224  3.415201  3.527385 
dram[2]:  3.641173  3.847980  3.474586  3.524310  3.573639  3.709156  3.784686  3.965410  3.511004  3.652804  3.486826  3.539514  3.665819  3.709020  3.439828  3.624202 
dram[3]:  3.864527  3.794469  3.479309  3.631219  3.656051  3.703311  3.798416  3.989878  3.605891  3.618886  3.502264  3.622201  3.605436  3.725707  3.422595  3.495341 
dram[4]:  3.742087  3.915718  3.468695  3.533778  3.522734  3.633386  3.786794  3.823822  3.452059  3.724281  3.543663  3.531250  3.586228  3.674626  3.470125  3.427270 
dram[5]:  3.733826  3.672628  3.461674  3.515115  3.535484  3.664955  3.741705  4.002795  3.593461  3.584988  3.474236  3.552801  3.618176  3.716005  3.426328  3.492966 
dram[6]:  3.697489  3.833440  3.426436  3.502391  3.637926  3.688488  3.884914  3.979471  3.440307  3.580914  3.476504  3.532141  3.653944  3.709234  3.485789  3.528546 
dram[7]:  3.680245  3.757267  3.416497  3.515006  3.632847  3.698240  3.861223  3.936857  3.459917  3.589029  3.459292  3.580835  3.719831  3.744798  3.477056  3.549366 
dram[8]:  3.673339  3.801454  3.352025  3.556129  3.544499  3.694364  3.802632  3.901756  3.501195  3.525393  3.460124  3.600562  3.644508  3.722114  3.438164  3.533587 
dram[9]:  3.754664  3.820391  3.429612  3.561035  3.599874  3.722457  3.890636  3.866891  3.551966  3.594032  3.515142  3.581410  3.633977  3.833165  3.450862  3.508221 
dram[10]:  3.737527  3.894053  3.497307  3.474846  3.616746  3.677090  3.742281  3.920883  3.482459  3.568347  3.573543  3.457547  3.649173  3.707380  3.415336  3.588909 
average row locality = 2057359/567397 = 3.625960
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7502      7587      7388      7438      7281      7236      7283      7298      7285      7256      7298      7271      7184      7055      7409      7437 
dram[1]:      7557      7506      7376      7381      7314      7247      7271      7282      7296      7275      7232      7218      7136      7104      7522      7485 
dram[2]:      7532      7526      7383      7393      7296      7263      7314      7255      7288      7259      7229      7254      7176      7139      7480      7461 
dram[3]:      7542      7574      7370      7355      7244      7270      7281      7243      7285      7306      7204      7220      7188      7137      7481      7507 
dram[4]:      7502      7555      7389      7338      7303      7303      7308      7284      7334      7291      7238      7231      7125      7177      7446      7528 
dram[5]:      7602      7569      7412      7388      7284      7248      7287      7236      7280      7217      7212      7235      7136      7109      7495      7475 
dram[6]:      7571      7507      7342      7379      7249      7212      7266      7241      7278      7261      7214      7244      7140      7051      7515      7480 
dram[7]:      7549      7595      7381      7384      7230      7291      7257      7260      7294      7301      7265      7190      7094      7163      7514      7524 
dram[8]:      7588      7523      7456      7371      7278      7274      7311      7300      7321      7300      7253      7160      7158      7143      7491      7543 
dram[9]:      7569      7591      7413      7359      7292      7252      7207      7283      7250      7227      7222      7227      7166      7106      7511      7479 
dram[10]:      7564      7511      7343      7417      7240      7312      7304      7298      7263      7320      7215      7268      7139      7171      7486      7440 
total reads: 1289559
bank skew: 7602/7051 = 1.08
chip skew: 117470/116950 = 1.00
number of total write accesses:
dram[0]:      4451      4549      4365      4358      4230      4203      4235      4250      4360      4378      4440      4442      4351      4286      4474      4481 
dram[1]:      4496      4467      4384      4379      4254      4234      4197      4254      4374      4348      4422      4411      4338      4297      4520      4494 
dram[2]:      4513      4472      4375      4350      4254      4202      4252      4209      4358      4335      4417      4391      4353      4333      4525      4459 
dram[3]:      4496      4500      4317      4323      4236      4251      4232      4188      4344      4383      4399      4429      4353      4327      4546      4496 
dram[4]:      4439      4478      4356      4327      4241      4233      4219      4241      4403      4366      4449      4408      4333      4365      4460      4512 
dram[5]:      4518      4547      4330      4356      4224      4172      4215      4220      4370      4341      4385      4372      4330      4314      4504      4443 
dram[6]:      4505      4507      4349      4340      4185      4226      4245      4196      4364      4334      4401      4405      4348      4277      4504      4510 
dram[7]:      4467      4556      4341      4328      4228      4266      4234      4212      4359      4410      4462      4394      4311      4356      4534      4519 
dram[8]:      4523      4501      4380      4350      4192      4197      4249      4257      4394      4362      4418      4369      4355      4336      4491      4503 
dram[9]:      4506      4512      4354      4339      4188      4202      4177      4221      4404      4335      4385      4409      4321      4290      4498      4470 
dram[10]:      4497      4471      4345      4394      4207      4212      4211      4249      4351      4427      4374      4460      4334      4333      4495      4468 
total reads: 767800
bank skew: 4556/4172 = 1.09
chip skew: 69977/69611 = 1.01
average mf latency per bank:
dram[0]:        717       724       587       596       808       825       745       757       601       610       707       716       699       694       603       611
dram[1]:        720       734       589       599       810       819       755       774       606       607       717       724       678       692       600       610
dram[2]:        718       751       589       610       797       810       770       780       602       608       717       720       713       721       605       612
dram[3]:        721       729       589       603       801       809       773       804       604       610       715       721       708       718       606       630
dram[4]:        725       731       591       607       825       831       760       768       600       603       715       731       700       672       614       615
dram[5]:        718       725       588       595       824       835       777       769       600       609       692       697       665       670       610       613
dram[6]:        720       728       602       596       837       840       764       773       599       607       694       696       663       676       606       617
dram[7]:        728       730       592       598       833       835       789       800       601       605       688       696       669       676       611       615
dram[8]:        721       707       595       616       828       853       779       783       613       604       682       691       676       679       597       604
dram[9]:        700       707       596       603       848       836       763       747       604       610       685       689       680       685       602       618
dram[10]:        710       715       595       588       814       820       742       744       605       607       713       715       678       688       602       611
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8443816 n_act=51210 n_pre=51194 n_req=187061 n_rd=468832 n_write=230435 bw_util=0.1513
n_activity=1833026 dram_eff=0.763
bk0: 30008a 8791504i bk1: 30348a 8771511i bk2: 29552a 8797858i bk3: 29752a 8777541i bk4: 29124a 8799646i bk5: 28944a 8793416i bk6: 29132a 8810720i bk7: 29192a 8798938i bk8: 29140a 8803334i bk9: 29024a 8792849i bk10: 29192a 8798283i bk11: 29084a 8785181i bk12: 28736a 8803800i bk13: 28220a 8804210i bk14: 29636a 8784130i bk15: 29748a 8774987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8443460 n_act=51467 n_pre=51451 n_req=187071 n_rd=468808 n_write=230301 bw_util=0.1512
n_activity=1833567 dram_eff=0.7626
bk0: 30228a 8784780i bk1: 30024a 8781779i bk2: 29504a 8788620i bk3: 29524a 8782835i bk4: 29256a 8796600i bk5: 28988a 8785003i bk6: 29084a 8812864i bk7: 29128a 8796511i bk8: 29184a 8800016i bk9: 29100a 8792892i bk10: 28928a 8787271i bk11: 28872a 8784770i bk12: 28544a 8805696i bk13: 28416a 8800477i bk14: 30088a 8778651i bk15: 29940a 8773137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8443149 n_act=51550 n_pre=51534 n_req=187046 n_rd=468992 n_write=230262 bw_util=0.1513
n_activity=1835856 dram_eff=0.7618
bk0: 30128a 8781217i bk1: 30104a 8779295i bk2: 29532a 8789369i bk3: 29572a 8781237i bk4: 29184a 8798267i bk5: 29052a 8789187i bk6: 29256a 8810018i bk7: 29020a 8806588i bk8: 29152a 8797768i bk9: 29036a 8794822i bk10: 28916a 8793803i bk11: 29016a 8789775i bk12: 28704a 8803122i bk13: 28556a 8790254i bk14: 29920a 8775607i bk15: 29844a 8773414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8444075 n_act=51229 n_pre=51213 n_req=187027 n_rd=468828 n_write=230142 bw_util=0.1512
n_activity=1833186 dram_eff=0.7626
bk0: 30168a 8792822i bk1: 30296a 8779789i bk2: 29480a 8798195i bk3: 29420a 8789046i bk4: 28976a 8799058i bk5: 29080a 8784486i bk6: 29124a 8808684i bk7: 28972a 8807680i bk8: 29140a 8811666i bk9: 29224a 8793759i bk10: 28816a 8795855i bk11: 28880a 8788780i bk12: 28752a 8800460i bk13: 28548a 8794293i bk14: 29924a 8774909i bk15: 30028a 8768265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41935
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8442116 n_act=51865 n_pre=51849 n_req=187182 n_rd=469408 n_write=230249 bw_util=0.1514
n_activity=1833850 dram_eff=0.763
bk0: 30008a 8792186i bk1: 30220a 8782017i bk2: 29556a 8796520i bk3: 29352a 8789464i bk4: 29212a 8799829i bk5: 29212a 8784676i bk6: 29232a 8811852i bk7: 29136a 8798464i bk8: 29336a 8798323i bk9: 29164a 8801341i bk10: 28952a 8787556i bk11: 28924a 8790149i bk12: 28500a 8804646i bk13: 28708a 8790615i bk14: 29784a 8785532i bk15: 30112a 8765270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8443144 n_act=51813 n_pre=51797 n_req=186826 n_rd=468740 n_write=229993 bw_util=0.1512
n_activity=1834570 dram_eff=0.7617
bk0: 30408a 8788405i bk1: 30276a 8773545i bk2: 29648a 8794336i bk3: 29552a 8785557i bk4: 29136a 8800482i bk5: 28992a 8799013i bk6: 29148a 8817712i bk7: 28944a 8804086i bk8: 29120a 8806472i bk9: 28868a 8797501i bk10: 28848a 8800291i bk11: 28940a 8792456i bk12: 28544a 8805923i bk13: 28436a 8800724i bk14: 29980a 8784702i bk15: 29900a 8781342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26011
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8444615 n_act=51544 n_pre=51528 n_req=186646 n_rd=467800 n_write=230000 bw_util=0.1509
n_activity=1830719 dram_eff=0.7623
bk0: 30284a 8783286i bk1: 30028a 8780905i bk2: 29368a 8791928i bk3: 29516a 8781571i bk4: 28996a 8807951i bk5: 28848a 8790304i bk6: 29064a 8810009i bk7: 28964a 8805070i bk8: 29112a 8801700i bk9: 29044a 8799757i bk10: 28856a 8794930i bk11: 28976a 8785480i bk12: 28560a 8806341i bk13: 28204a 8797314i bk14: 30060a 8781516i bk15: 29920a 8768431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31043
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8442130 n_act=51687 n_pre=51671 n_req=187269 n_rd=469168 n_write=230831 bw_util=0.1514
n_activity=1836129 dram_eff=0.7625
bk0: 30196a 8787315i bk1: 30380a 8775445i bk2: 29524a 8788827i bk3: 29536a 8778551i bk4: 28920a 8803108i bk5: 29164a 8788116i bk6: 29028a 8809589i bk7: 29040a 8804337i bk8: 29176a 8801087i bk9: 29204a 8791056i bk10: 29060a 8786053i bk11: 28760a 8790829i bk12: 28376a 8803939i bk13: 28652a 8791683i bk14: 30056a 8776304i bk15: 30096a 8767819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8440901 n_act=51996 n_pre=51980 n_req=187347 n_rd=469880 n_write=230730 bw_util=0.1516
n_activity=1838105 dram_eff=0.7623
bk0: 30352a 8781544i bk1: 30092a 8780978i bk2: 29824a 8789063i bk3: 29484a 8788278i bk4: 29112a 8806501i bk5: 29096a 8797189i bk6: 29244a 8804734i bk7: 29200a 8799354i bk8: 29284a 8798409i bk9: 29200a 8798185i bk10: 29012a 8788107i bk11: 28640a 8788727i bk12: 28632a 8805031i bk13: 28572a 8797047i bk14: 29964a 8779959i bk15: 30172a 8770519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28577
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8444475 n_act=51336 n_pre=51320 n_req=186765 n_rd=468616 n_write=229740 bw_util=0.1511
n_activity=1833278 dram_eff=0.7619
bk0: 30276a 8786749i bk1: 30364a 8775080i bk2: 29652a 8792527i bk3: 29436a 8782463i bk4: 29168a 8810053i bk5: 29008a 8793620i bk6: 28828a 8820531i bk7: 29132a 8807300i bk8: 29000a 8805078i bk9: 28908a 8805225i bk10: 28888a 8798154i bk11: 28908a 8785363i bk12: 28664a 8807574i bk13: 28424a 8801908i bk14: 30044a 8783739i bk15: 29916a 8774406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9245487 n_nop=8442714 n_act=51701 n_pre=51685 n_req=187119 n_rd=469164 n_write=230223 bw_util=0.1513
n_activity=1834136 dram_eff=0.7626
bk0: 30256a 8784429i bk1: 30044a 8781715i bk2: 29372a 8799238i bk3: 29668a 8777583i bk4: 28960a 8801679i bk5: 29248a 8788994i bk6: 29216a 8808566i bk7: 29192a 8801596i bk8: 29052a 8808334i bk9: 29280a 8788556i bk10: 28860a 8793315i bk11: 29072a 8777092i bk12: 28556a 8807366i bk13: 28684a 8793715i bk14: 29944a 8782748i bk15: 29760a 8778760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199581, Miss = 58630, Miss_rate = 0.294, Pending_hits = 87325, Reservation_fails = 140
L2_cache_bank[1]: Access = 199444, Miss = 58578, Miss_rate = 0.294, Pending_hits = 87312, Reservation_fails = 225
L2_cache_bank[2]: Access = 199390, Miss = 58704, Miss_rate = 0.294, Pending_hits = 87141, Reservation_fails = 194
L2_cache_bank[3]: Access = 199142, Miss = 58498, Miss_rate = 0.294, Pending_hits = 87143, Reservation_fails = 202
L2_cache_bank[4]: Access = 199464, Miss = 58698, Miss_rate = 0.294, Pending_hits = 87132, Reservation_fails = 172
L2_cache_bank[5]: Access = 199168, Miss = 58550, Miss_rate = 0.294, Pending_hits = 87095, Reservation_fails = 187
L2_cache_bank[6]: Access = 199364, Miss = 58595, Miss_rate = 0.294, Pending_hits = 87243, Reservation_fails = 196
L2_cache_bank[7]: Access = 199384, Miss = 58612, Miss_rate = 0.294, Pending_hits = 87203, Reservation_fails = 165
L2_cache_bank[8]: Access = 199367, Miss = 58645, Miss_rate = 0.294, Pending_hits = 87178, Reservation_fails = 221
L2_cache_bank[9]: Access = 199578, Miss = 58707, Miss_rate = 0.294, Pending_hits = 87208, Reservation_fails = 139
L2_cache_bank[10]: Access = 199466, Miss = 58708, Miss_rate = 0.294, Pending_hits = 87220, Reservation_fails = 180
L2_cache_bank[11]: Access = 198892, Miss = 58477, Miss_rate = 0.294, Pending_hits = 87106, Reservation_fails = 179
L2_cache_bank[12]: Access = 199244, Miss = 58575, Miss_rate = 0.294, Pending_hits = 87237, Reservation_fails = 199
L2_cache_bank[13]: Access = 198764, Miss = 58375, Miss_rate = 0.294, Pending_hits = 87145, Reservation_fails = 204
L2_cache_bank[14]: Access = 199344, Miss = 58584, Miss_rate = 0.294, Pending_hits = 87134, Reservation_fails = 239
L2_cache_bank[15]: Access = 199548, Miss = 58708, Miss_rate = 0.294, Pending_hits = 87220, Reservation_fails = 179
L2_cache_bank[16]: Access = 199834, Miss = 58856, Miss_rate = 0.295, Pending_hits = 87398, Reservation_fails = 160
L2_cache_bank[17]: Access = 199443, Miss = 58614, Miss_rate = 0.294, Pending_hits = 87267, Reservation_fails = 139
L2_cache_bank[18]: Access = 199414, Miss = 58630, Miss_rate = 0.294, Pending_hits = 87198, Reservation_fails = 152
L2_cache_bank[19]: Access = 199054, Miss = 58524, Miss_rate = 0.294, Pending_hits = 87221, Reservation_fails = 160
L2_cache_bank[20]: Access = 199203, Miss = 58554, Miss_rate = 0.294, Pending_hits = 87263, Reservation_fails = 167
L2_cache_bank[21]: Access = 199595, Miss = 58737, Miss_rate = 0.294, Pending_hits = 87293, Reservation_fails = 142
L2_total_cache_accesses = 4385683
L2_total_cache_misses = 1289559
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1918682
L2_total_cache_reservation_fails = 3941
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 197354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1787605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980067
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3938
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=9425791
icnt_total_pkts_simt_to_mem=6702132
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44827
	minimum = 6
	maximum = 45
Network latency average = 8.15732
	minimum = 6
	maximum = 44
Slowest packet = 8261092
Flit latency average = 7.82181
	minimum = 6
	maximum = 42
Slowest flit = 15784734
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0746026
	minimum = 0.0657132 (at node 20)
	maximum = 0.0861755 (at node 46)
Accepted packet rate average = 0.0746026
	minimum = 0.0657132 (at node 20)
	maximum = 0.0861755 (at node 46)
Injected flit rate average = 0.118815
	minimum = 0.0771794 (at node 20)
	maximum = 0.173915 (at node 46)
Accepted flit rate average= 0.118815
	minimum = 0.097934 (at node 48)
	maximum = 0.136301 (at node 17)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1919 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.5667 (30 samples)
Network latency average = 9.52502 (30 samples)
	minimum = 6 (30 samples)
	maximum = 77.5667 (30 samples)
Flit latency average = 9.25842 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.7 (30 samples)
Fragmentation average = 0.0175175 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.3667 (30 samples)
Injected packet rate average = 0.0613751 (30 samples)
	minimum = 0.0542722 (30 samples)
	maximum = 0.0701883 (30 samples)
Accepted packet rate average = 0.0613751 (30 samples)
	minimum = 0.0542722 (30 samples)
	maximum = 0.0701883 (30 samples)
Injected flit rate average = 0.113952 (30 samples)
	minimum = 0.0812246 (30 samples)
	maximum = 0.155424 (30 samples)
Accepted flit rate average = 0.113952 (30 samples)
	minimum = 0.103735 (30 samples)
	maximum = 0.122706 (30 samples)
Injected packet size average = 1.85666 (30 samples)
Accepted packet size average = 1.85666 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 44 sec (7844 sec)
gpgpu_simulation_rate = 84979 (inst/sec)
gpgpu_simulation_rate = 1530 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54972
gpu_sim_insn = 23220192
gpu_ipc =     422.4004
gpu_tot_sim_cycle = 12285442
gpu_tot_sim_insn = 689802442
gpu_tot_ipc =      56.1480
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344033
gpu_stall_icnt2sh    = 205249
partiton_reqs_in_parallel = 1209309
partiton_reqs_in_parallel_total    = 109197056
partiton_level_parallism =      21.9986
partiton_level_parallism_total  =       8.9868
partiton_reqs_in_parallel_util = 1209309
partiton_reqs_in_parallel_util_total    = 109197056
gpu_sim_cycle_parition_util = 54972
gpu_tot_sim_cycle_parition_util    = 4978418
partiton_level_parallism_util =      21.9986
partiton_level_parallism_util_total  =      21.9348
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385683
L2_BW  =     423.6589 GB/Sec
L2_BW_total  =      35.7319 GB/Sec
gpu_total_sim_rate=83917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567363
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567363
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
60678, 59993, 60528, 60211, 60439, 59859, 60552, 60168, 60840, 59349, 60140, 59173, 61190, 59286, 60248, 59129, 60074, 59405, 59998, 58759, 59840, 58940, 59940, 58876, 59325, 58789, 59684, 58818, 59803, 58400, 59278, 58352, 
gpgpu_n_tot_thrd_icount = 1507234336
gpgpu_n_tot_w_icount = 47101073
gpgpu_n_stall_shd_mem = 445450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313584
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568430
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3023190	W0_Idle:208312070	W0_Scoreboard:28974993	W1:1846033	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550400 {40:63760,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550400 {40:63760,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 262484 
averagemflatency = 320 
max_icnt2mem_latency = 262231 
max_icnt2sh_latency = 12285441 
mrq_lat_table:725411 	42056 	61423 	113426 	230075 	310312 	385914 	201955 	107137 	18046 	1899 	119 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2619171 	1817885 	174461 	12759 	945 	35 	1811 	1814 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	106 	4012907 	345052 	22806 	5373 	179573 	42250 	16109 	489 	0 	784 	31 	1812 	1813 	906 	1118 	263 	1 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2329844 	940598 	43126 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	661431 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2145 	403 	139 	3 	31 	39 	45 	15 	14 	11 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    608761    608587    629994    629982    608219    975905    976554   1010753    579669    609133   1011901   1011896    610691    610695    980493    976913 
dram[1]:    642542    580538    629973    629897    975904    975892    976539    544468    609141    983303   1011894   1011889   1008099    356225    439068    976640 
dram[2]:    614126    430010    629891    467587    613365    976081    976551    976566    608860    608659    630320    612676    385911    397697    439056    576209 
dram[3]:    608752    609125    629883    662832    975963   1006796    976543    575447    609216    609222   1011893    608702    607543    845664    976636    976548 
dram[4]:    608644    608659    629971    601694   1006851   1006996    934738   1004169    609122    608965   1011889    983612   1007699   1008180    976785    976858 
dram[5]:    608650    643341    629879    629880   1007033    583139    575375    976554    609119    609109   1011896   1011626    397744    431384    930771    977554 
dram[6]:    608645    642227    629874    629875    975963    975965    976566    577784    609108    609205    573394    611935   1007893    968766    976852    976718 
dram[7]:    608748    608628    629973    629966    976020   1006942    976460    976557    609203    590416   1011897    630168   1008044    397739    976558    977545 
dram[8]:    608661    608649    629968    662875    975911   1041255    976571    976574    608143    608652   1011903    630314   1007638   1007804    976946    574953 
dram[9]:    614952    550759    610119    629862    583414    642359    976561    976560    609111    609096    936418   1011892    397740    621308    976850    977613 
dram[10]:    468934    468936    629864    629955    975990   1006870    976552    976561    609186    609196    630077    630298    358740   1010713    977018    977098 
average row accesses per activate:
dram[0]:  3.905302  3.903944  3.646597  3.582268  3.704819  3.823860  3.867546  3.934970  3.612239  3.764973  3.533934  3.662368  3.755896  3.973727  3.561586  3.643655 
dram[1]:  3.810003  3.978234  3.570495  3.718639  3.640482  3.755664  3.948570  4.039568  3.583429  3.738582  3.564595  3.656765  3.733088  3.818439  3.505177  3.643672 
dram[2]:  3.719248  3.936732  3.559298  3.602296  3.681696  3.810189  3.881393  4.049472  3.582639  3.748941  3.580265  3.639498  3.745499  3.800933  3.543244  3.726874 
dram[3]:  3.951429  3.877520  3.554512  3.721097  3.754890  3.799506  3.876298  4.076898  3.678096  3.694855  3.582516  3.705900  3.694737  3.818295  3.534160  3.593049 
dram[4]:  3.822436  3.998132  3.559558  3.640561  3.613045  3.738867  3.845338  3.913471  3.538288  3.799390  3.637424  3.631456  3.670578  3.772741  3.565424  3.535370 
dram[5]:  3.824017  3.769074  3.556470  3.588790  3.642034  3.770133  3.814998  4.084333  3.683915  3.668646  3.578734  3.643634  3.701244  3.801436  3.517950  3.602941 
dram[6]:  3.786827  3.914582  3.520598  3.597418  3.732906  3.781211  3.950320  4.045920  3.533390  3.654888  3.555460  3.634132  3.731484  3.794598  3.570595  3.602991 
dram[7]:  3.743507  3.829838  3.498184  3.597131  3.738865  3.799324  3.927040  4.007843  3.514399  3.655958  3.545557  3.682658  3.807331  3.825897  3.556231  3.639581 
dram[8]:  3.760186  3.883742  3.436378  3.645791  3.655450  3.789571  3.869756  3.977148  3.571510  3.588946  3.531746  3.694411  3.735625  3.801121  3.519416  3.625247 
dram[9]:  3.809214  3.889524  3.507388  3.648499  3.673750  3.816060  3.920400  3.943608  3.611031  3.691321  3.603604  3.684866  3.714763  3.903920  3.515810  3.613881 
dram[10]:  3.810074  3.966028  3.574778  3.576651  3.739542  3.818717  3.828305  4.006812  3.559026  3.651339  3.652123  3.557829  3.734881  3.798392  3.518284  3.685019 
average row locality = 2197774/591945 = 3.712801
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7924      8013      7805      7852      7686      7644      7694      7709      7696      7667      7707      7672      7584      7451      7822      7849 
dram[1]:      7980      7933      7793      7798      7722      7652      7682      7693      7701      7684      7634      7623      7533      7494      7940      7901 
dram[2]:      7956      7948      7800      7809      7703      7669      7728      7666      7693      7664      7632      7658      7574      7537      7897      7872 
dram[3]:      7964      8000      7784      7773      7656      7678      7689      7654      7696      7715      7606      7622      7586      7537      7903      7923 
dram[4]:      7929      7977      7802      7754      7710      7712      7719      7692      7740      7697      7644      7634      7520      7575      7868      7947 
dram[5]:      8027      7993      7827      7804      7693      7656      7699      7646      7690      7621      7618      7640      7534      7505      7915      7894 
dram[6]:      7995      7927      7758      7794      7652      7623      7680      7652      7687      7665      7615      7649      7536      7447      7938      7891 
dram[7]:      7971      8021      7797      7801      7637      7700      7666      7669      7698      7707      7667      7585      7496      7555      7934      7944 
dram[8]:      8011      7946      7869      7788      7688      7683      7719      7706      7726      7705      7659      7562      7557      7543      7908      7961 
dram[9]:      7995      8012      7829      7776      7698      7661      7614      7692      7653      7637      7621      7633      7563      7502      7926      7902 
dram[10]:      7985      7939      7760      7837      7650      7718      7710      7708      7672      7726      7614      7667      7538      7571      7909      7861 
total reads: 1361779
bank skew: 8027/7447 = 1.08
chip skew: 124031/123509 = 1.00
number of total write accesses:
dram[0]:      4819      4952      4732      4754      4614      4600      4628      4635      4759      4780      4842      4824      4679      4649      4843      4871 
dram[1]:      4894      4861      4768      4771      4652      4614      4602      4660      4798      4758      4810      4810      4663      4641      4924      4881 
dram[2]:      4894      4870      4775      4745      4627      4596      4642      4612      4771      4730      4813      4800      4700      4683      4926      4859 
dram[3]:      4890      4885      4703      4715      4630      4640      4626      4593      4747      4781      4811      4815      4699      4693      4926      4897 
dram[4]:      4815      4861      4749      4704      4643      4630      4613      4655      4828      4765      4836      4811      4681      4743      4857      4897 
dram[5]:      4902      4950      4706      4746      4628      4563      4612      4607      4769      4735      4768      4752      4669      4671      4922      4846 
dram[6]:      4884      4905      4719      4743      4577      4613      4645      4595      4747      4747      4790      4787      4707      4635      4909      4878 
dram[7]:      4858      4943      4723      4735      4619      4663      4606      4595      4750      4811      4863      4774      4657      4707      4936      4911 
dram[8]:      4909      4882      4770      4728      4587      4599      4641      4651      4785      4763      4801      4733      4722      4670      4871      4876 
dram[9]:      4903      4909      4752      4742      4576      4600      4551      4616      4787      4740      4779      4785      4666      4647      4861      4855 
dram[10]:      4874      4903      4741      4785      4597      4605      4598      4645      4749      4820      4774      4853      4690      4713      4887      4856 
total reads: 835995
bank skew: 4952/4551 = 1.09
chip skew: 76151/75769 = 1.01
average mf latency per bank:
dram[0]:        701       706       578       588       785       802       725       739       591       600       690       702       687       681       594       602
dram[1]:        704       717       581       591       788       795       737       756       596       598       702       708       666       681       591       601
dram[2]:        702       733       581       601       775       789       749       760       591       598       701       704       702       708       595       604
dram[3]:        704       714       582       596       778       787       754       783       593       601       698       705       697       704       596       622
dram[4]:        708       715       584       598       801       808       740       751       589       592       698       715       685       661       604       608
dram[5]:        702       711       582       587       800       811       757       751       590       598       678       683       653       658       598       603
dram[6]:        703       713       593       589       812       815       745       756       588       596       678       681       653       664       595       608
dram[7]:        710       715       583       588       806       810       768       777       590       595       672       682       657       665       601       607
dram[8]:        705       691       586       606       803       827       758       763       602       593       667       677       663       667       588       595
dram[9]:        685       692       587       595       823       812       742       730       593       599       671       676       668       673       593       607
dram[10]:        695       700       587       581       790       798       725       727       594       598       696       700       665       675       594       602
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    255431     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660    182772     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    262484    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8496845 n_act=53460 n_pre=53444 n_req=199756 n_rd=495100 n_write=248712 bw_util=0.1591
n_activity=1934373 dram_eff=0.769
bk0: 31696a 8854036i bk1: 32052a 8833818i bk2: 31220a 8860947i bk3: 31408a 8839728i bk4: 30744a 8860913i bk5: 30576a 8852156i bk6: 30776a 8871787i bk7: 30836a 8857434i bk8: 30784a 8864433i bk9: 30668a 8851145i bk10: 30828a 8860900i bk11: 30688a 8846378i bk12: 30336a 8869705i bk13: 29804a 8866004i bk14: 31288a 8845544i bk15: 31396a 8832990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8496471 n_act=53657 n_pre=53641 n_req=199870 n_rd=495052 n_write=248740 bw_util=0.1591
n_activity=1934802 dram_eff=0.7689
bk0: 31920a 8846795i bk1: 31732a 8843873i bk2: 31172a 8853081i bk3: 31192a 8844982i bk4: 30888a 8856802i bk5: 30608a 8843847i bk6: 30728a 8872573i bk7: 30772a 8855379i bk8: 30804a 8858985i bk9: 30736a 8849292i bk10: 30536a 8850323i bk11: 30492a 8846601i bk12: 30132a 8872313i bk13: 29976a 8863938i bk14: 31760a 8837354i bk15: 31604a 8831572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8496188 n_act=53727 n_pre=53711 n_req=199849 n_rd=495224 n_write=248711 bw_util=0.1592
n_activity=1937182 dram_eff=0.7681
bk0: 31824a 8843949i bk1: 31792a 8839389i bk2: 31200a 8854285i bk3: 31236a 8843034i bk4: 30812a 8859598i bk5: 30676a 8848331i bk6: 30912a 8871914i bk7: 30664a 8865148i bk8: 30772a 8857865i bk9: 30656a 8854443i bk10: 30528a 8856350i bk11: 30632a 8851295i bk12: 30296a 8867429i bk13: 30148a 8852291i bk14: 31588a 8836571i bk15: 31488a 8833042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64488
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8496890 n_act=53453 n_pre=53437 n_req=199837 n_rd=495144 n_write=248637 bw_util=0.1591
n_activity=1934459 dram_eff=0.769
bk0: 31856a 8854469i bk1: 32000a 8840467i bk2: 31136a 8860071i bk3: 31092a 8849648i bk4: 30624a 8859073i bk5: 30712a 8843580i bk6: 30756a 8867667i bk7: 30616a 8865021i bk8: 30784a 8871095i bk9: 30860a 8851655i bk10: 30424a 8856870i bk11: 30488a 8848349i bk12: 30344a 8864431i bk13: 30148a 8857532i bk14: 31612a 8836875i bk15: 31692a 8824511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8495041 n_act=54056 n_pre=54040 n_req=200008 n_rd=495680 n_write=248744 bw_util=0.1593
n_activity=1935125 dram_eff=0.7694
bk0: 31716a 8854246i bk1: 31908a 8842364i bk2: 31208a 8860010i bk3: 31016a 8852007i bk4: 30840a 8859617i bk5: 30848a 8844518i bk6: 30876a 8872511i bk7: 30768a 8856188i bk8: 30960a 8856161i bk9: 30788a 8858414i bk10: 30576a 8850312i bk11: 30536a 8851275i bk12: 30080a 8870100i bk13: 30300a 8852261i bk14: 31472a 8845790i bk15: 31788a 8824837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8496150 n_act=53984 n_pre=53968 n_req=199608 n_rd=495048 n_write=248411 bw_util=0.1591
n_activity=1935887 dram_eff=0.7681
bk0: 32108a 8850842i bk1: 31972a 8832326i bk2: 31308a 8857117i bk3: 31216a 8846172i bk4: 30772a 8858555i bk5: 30624a 8855602i bk6: 30796a 8878262i bk7: 30584a 8863084i bk8: 30760a 8867353i bk9: 30484a 8855820i bk10: 30472a 8864082i bk11: 30560a 8853107i bk12: 30136a 8871357i bk13: 30020a 8862797i bk14: 31660a 8845302i bk15: 31576a 8840096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8497705 n_act=53800 n_pre=53784 n_req=199390 n_rd=494036 n_write=248236 bw_util=0.1588
n_activity=1931984 dram_eff=0.7684
bk0: 31980a 8847093i bk1: 31708a 8842104i bk2: 31032a 8855827i bk3: 31176a 8842421i bk4: 30608a 8869368i bk5: 30492a 8848691i bk6: 30720a 8871643i bk7: 30608a 8864276i bk8: 30748a 8863198i bk9: 30660a 8856979i bk10: 30460a 8858307i bk11: 30596a 8847613i bk12: 30144a 8870638i bk13: 29788a 8861767i bk14: 31752a 8842901i bk15: 31564a 8828016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8495090 n_act=53997 n_pre=53981 n_req=199999 n_rd=495392 n_write=249101 bw_util=0.1593
n_activity=1937464 dram_eff=0.7685
bk0: 31884a 8849945i bk1: 32084a 8836132i bk2: 31188a 8851677i bk3: 31204a 8838191i bk4: 30548a 8865394i bk5: 30800a 8848050i bk6: 30664a 8871907i bk7: 30676a 8864000i bk8: 30792a 8861186i bk9: 30828a 8847673i bk10: 30668a 8849551i bk11: 30340a 8853693i bk12: 29984a 8868172i bk13: 30220a 8855214i bk14: 31736a 8835693i bk15: 31776a 8826483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63014
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8494069 n_act=54255 n_pre=54239 n_req=200019 n_rd=496124 n_write=248874 bw_util=0.1594
n_activity=1939397 dram_eff=0.7683
bk0: 32044a 8845651i bk1: 31784a 8843168i bk2: 31476a 8854228i bk3: 31152a 8851210i bk4: 30752a 8867900i bk5: 30732a 8855424i bk6: 30876a 8867010i bk7: 30824a 8859438i bk8: 30904a 8858454i bk9: 30820a 8855999i bk10: 30636a 8851231i bk11: 30248a 8850651i bk12: 30228a 8869841i bk13: 30172a 8861590i bk14: 31632a 8841969i bk15: 31844a 8831654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52153
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8497362 n_act=53684 n_pre=53668 n_req=199483 n_rd=494856 n_write=247991 bw_util=0.1589
n_activity=1934589 dram_eff=0.768
bk0: 31980a 8849317i bk1: 32048a 8834953i bk2: 31316a 8853926i bk3: 31104a 8843239i bk4: 30792a 8871387i bk5: 30644a 8852510i bk6: 30456a 8881145i bk7: 30768a 8865994i bk8: 30612a 8864980i bk9: 30548a 8863910i bk10: 30484a 8862430i bk11: 30532a 8846532i bk12: 30252a 8872758i bk13: 30008a 8865563i bk14: 31704a 8845135i bk15: 31608a 8833975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9347561 n_nop=8495639 n_act=53872 n_pre=53856 n_req=199955 n_rd=495460 n_write=248734 bw_util=0.1592
n_activity=1935453 dram_eff=0.769
bk0: 31940a 8847102i bk1: 31756a 8840889i bk2: 31040a 8861922i bk3: 31348a 8838786i bk4: 30600a 8863415i bk5: 30872a 8847774i bk6: 30840a 8870139i bk7: 30832a 8860134i bk8: 30688a 8867691i bk9: 30904a 8845291i bk10: 30456a 8855581i bk11: 30668a 8836270i bk12: 30152a 8872910i bk13: 30284a 8855708i bk14: 31636a 8842301i bk15: 31444a 8833866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210682, Miss = 61918, Miss_rate = 0.294, Pending_hits = 90884, Reservation_fails = 154
L2_cache_bank[1]: Access = 210635, Miss = 61857, Miss_rate = 0.294, Pending_hits = 90949, Reservation_fails = 236
L2_cache_bank[2]: Access = 210588, Miss = 61985, Miss_rate = 0.294, Pending_hits = 90782, Reservation_fails = 207
L2_cache_bank[3]: Access = 210325, Miss = 61778, Miss_rate = 0.294, Pending_hits = 90780, Reservation_fails = 217
L2_cache_bank[4]: Access = 210626, Miss = 61983, Miss_rate = 0.294, Pending_hits = 90765, Reservation_fails = 185
L2_cache_bank[5]: Access = 210387, Miss = 61823, Miss_rate = 0.294, Pending_hits = 90748, Reservation_fails = 197
L2_cache_bank[6]: Access = 210540, Miss = 61884, Miss_rate = 0.294, Pending_hits = 90851, Reservation_fails = 208
L2_cache_bank[7]: Access = 210545, Miss = 61902, Miss_rate = 0.294, Pending_hits = 90861, Reservation_fails = 174
L2_cache_bank[8]: Access = 210564, Miss = 61932, Miss_rate = 0.294, Pending_hits = 90811, Reservation_fails = 231
L2_cache_bank[9]: Access = 210739, Miss = 61988, Miss_rate = 0.294, Pending_hits = 90859, Reservation_fails = 152
L2_cache_bank[10]: Access = 210611, Miss = 62003, Miss_rate = 0.294, Pending_hits = 90858, Reservation_fails = 195
L2_cache_bank[11]: Access = 210046, Miss = 61759, Miss_rate = 0.294, Pending_hits = 90713, Reservation_fails = 193
L2_cache_bank[12]: Access = 210391, Miss = 61861, Miss_rate = 0.294, Pending_hits = 90866, Reservation_fails = 221
L2_cache_bank[13]: Access = 209951, Miss = 61648, Miss_rate = 0.294, Pending_hits = 90774, Reservation_fails = 217
L2_cache_bank[14]: Access = 210529, Miss = 61866, Miss_rate = 0.294, Pending_hits = 90737, Reservation_fails = 254
L2_cache_bank[15]: Access = 210685, Miss = 61982, Miss_rate = 0.294, Pending_hits = 90863, Reservation_fails = 192
L2_cache_bank[16]: Access = 210979, Miss = 62137, Miss_rate = 0.295, Pending_hits = 91022, Reservation_fails = 172
L2_cache_bank[17]: Access = 210553, Miss = 61894, Miss_rate = 0.294, Pending_hits = 90850, Reservation_fails = 151
L2_cache_bank[18]: Access = 210527, Miss = 61899, Miss_rate = 0.294, Pending_hits = 90796, Reservation_fails = 167
L2_cache_bank[19]: Access = 210258, Miss = 61815, Miss_rate = 0.294, Pending_hits = 90865, Reservation_fails = 164
L2_cache_bank[20]: Access = 210362, Miss = 61838, Miss_rate = 0.294, Pending_hits = 90884, Reservation_fails = 183
L2_cache_bank[21]: Access = 210870, Miss = 62027, Miss_rate = 0.294, Pending_hits = 90967, Reservation_fails = 158
L2_total_cache_accesses = 4631393
L2_total_cache_misses = 1361779
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1998485
L2_total_cache_reservation_fails = 4228
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 200000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1851810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146459
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4224
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=9933645
icnt_total_pkts_simt_to_mem=7130877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.6971
	minimum = 6
	maximum = 118
Network latency average = 9.19877
	minimum = 6
	maximum = 106
Slowest packet = 9180016
Flit latency average = 8.45052
	minimum = 6
	maximum = 104
Slowest flit = 16906653
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0893954
	minimum = 0.0791956 (at node 15)
	maximum = 0.102553 (at node 49)
Accepted packet rate average = 0.0893954
	minimum = 0.0791956 (at node 15)
	maximum = 0.102553 (at node 49)
Injected flit rate average = 0.170379
	minimum = 0.138081 (at node 9)
	maximum = 0.210937 (at node 49)
Accepted flit rate average= 0.170379
	minimum = 0.163185 (at node 7)
	maximum = 0.179457 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1759 (31 samples)
	minimum = 6 (31 samples)
	maximum = 84.6774 (31 samples)
Network latency average = 9.5145 (31 samples)
	minimum = 6 (31 samples)
	maximum = 78.4839 (31 samples)
Flit latency average = 9.23236 (31 samples)
	minimum = 6 (31 samples)
	maximum = 77.5806 (31 samples)
Fragmentation average = 0.0169524 (31 samples)
	minimum = 0 (31 samples)
	maximum = 19.7097 (31 samples)
Injected packet rate average = 0.062279 (31 samples)
	minimum = 0.0550761 (31 samples)
	maximum = 0.0712323 (31 samples)
Accepted packet rate average = 0.062279 (31 samples)
	minimum = 0.0550761 (31 samples)
	maximum = 0.0712323 (31 samples)
Injected flit rate average = 0.115773 (31 samples)
	minimum = 0.0830587 (31 samples)
	maximum = 0.157214 (31 samples)
Accepted flit rate average = 0.115773 (31 samples)
	minimum = 0.105653 (31 samples)
	maximum = 0.124536 (31 samples)
Injected packet size average = 1.85894 (31 samples)
Accepted packet size average = 1.85894 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 0 sec (8220 sec)
gpgpu_simulation_rate = 83917 (inst/sec)
gpgpu_simulation_rate = 1494 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 125263 Tlb_hit: 116900 Tlb_miss: 8363 Tlb_hit_rate: 0.933236
Shader1: Tlb_access: 124977 Tlb_hit: 116522 Tlb_miss: 8455 Tlb_hit_rate: 0.932348
Shader2: Tlb_access: 125271 Tlb_hit: 116830 Tlb_miss: 8441 Tlb_hit_rate: 0.932618
Shader3: Tlb_access: 124983 Tlb_hit: 116571 Tlb_miss: 8412 Tlb_hit_rate: 0.932695
Shader4: Tlb_access: 125036 Tlb_hit: 116722 Tlb_miss: 8314 Tlb_hit_rate: 0.933507
Shader5: Tlb_access: 124805 Tlb_hit: 116458 Tlb_miss: 8347 Tlb_hit_rate: 0.933120
Shader6: Tlb_access: 124698 Tlb_hit: 116408 Tlb_miss: 8290 Tlb_hit_rate: 0.933519
Shader7: Tlb_access: 124854 Tlb_hit: 116542 Tlb_miss: 8312 Tlb_hit_rate: 0.933426
Shader8: Tlb_access: 124956 Tlb_hit: 116573 Tlb_miss: 8383 Tlb_hit_rate: 0.932912
Shader9: Tlb_access: 125133 Tlb_hit: 116787 Tlb_miss: 8346 Tlb_hit_rate: 0.933303
Shader10: Tlb_access: 124798 Tlb_hit: 116442 Tlb_miss: 8356 Tlb_hit_rate: 0.933044
Shader11: Tlb_access: 125365 Tlb_hit: 116965 Tlb_miss: 8400 Tlb_hit_rate: 0.932996
Shader12: Tlb_access: 124784 Tlb_hit: 116460 Tlb_miss: 8324 Tlb_hit_rate: 0.933293
Shader13: Tlb_access: 125079 Tlb_hit: 116748 Tlb_miss: 8331 Tlb_hit_rate: 0.933394
Shader14: Tlb_access: 124955 Tlb_hit: 116615 Tlb_miss: 8340 Tlb_hit_rate: 0.933256
Shader15: Tlb_access: 124615 Tlb_hit: 116240 Tlb_miss: 8375 Tlb_hit_rate: 0.932793
Shader16: Tlb_access: 124951 Tlb_hit: 116525 Tlb_miss: 8426 Tlb_hit_rate: 0.932566
Shader17: Tlb_access: 125064 Tlb_hit: 116603 Tlb_miss: 8461 Tlb_hit_rate: 0.932347
Shader18: Tlb_access: 124850 Tlb_hit: 116653 Tlb_miss: 8197 Tlb_hit_rate: 0.934345
Shader19: Tlb_access: 125474 Tlb_hit: 116945 Tlb_miss: 8529 Tlb_hit_rate: 0.932026
Shader20: Tlb_access: 124717 Tlb_hit: 116357 Tlb_miss: 8360 Tlb_hit_rate: 0.932968
Shader21: Tlb_access: 125278 Tlb_hit: 116776 Tlb_miss: 8502 Tlb_hit_rate: 0.932135
Shader22: Tlb_access: 124912 Tlb_hit: 116563 Tlb_miss: 8349 Tlb_hit_rate: 0.933161
Shader23: Tlb_access: 124596 Tlb_hit: 116331 Tlb_miss: 8265 Tlb_hit_rate: 0.933666
Shader24: Tlb_access: 124509 Tlb_hit: 116192 Tlb_miss: 8317 Tlb_hit_rate: 0.933202
Shader25: Tlb_access: 124889 Tlb_hit: 116475 Tlb_miss: 8414 Tlb_hit_rate: 0.932628
Shader26: Tlb_access: 124775 Tlb_hit: 116553 Tlb_miss: 8222 Tlb_hit_rate: 0.934105
Shader27: Tlb_access: 125223 Tlb_hit: 116827 Tlb_miss: 8396 Tlb_hit_rate: 0.932952
Tlb_tot_access: 3498810 Tlb_tot_hit: 3264583, Tlb_tot_miss: 234227, Tlb_tot_hit_rate: 0.933055
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4389 Tlb_invalidate: 2340 Tlb_evict: 293 Tlb_page_evict: 2047
Shader1: Tlb_validate: 4448 Tlb_invalidate: 2400 Tlb_evict: 352 Tlb_page_evict: 2048
Shader2: Tlb_validate: 4479 Tlb_invalidate: 2431 Tlb_evict: 383 Tlb_page_evict: 2048
Shader3: Tlb_validate: 4383 Tlb_invalidate: 2335 Tlb_evict: 287 Tlb_page_evict: 2048
Shader4: Tlb_validate: 4393 Tlb_invalidate: 2345 Tlb_evict: 297 Tlb_page_evict: 2048
Shader5: Tlb_validate: 4377 Tlb_invalidate: 2328 Tlb_evict: 281 Tlb_page_evict: 2047
Shader6: Tlb_validate: 4347 Tlb_invalidate: 2299 Tlb_evict: 251 Tlb_page_evict: 2048
Shader7: Tlb_validate: 4374 Tlb_invalidate: 2326 Tlb_evict: 278 Tlb_page_evict: 2048
Shader8: Tlb_validate: 4426 Tlb_invalidate: 2378 Tlb_evict: 330 Tlb_page_evict: 2048
Shader9: Tlb_validate: 4367 Tlb_invalidate: 2319 Tlb_evict: 271 Tlb_page_evict: 2048
Shader10: Tlb_validate: 4379 Tlb_invalidate: 2330 Tlb_evict: 283 Tlb_page_evict: 2047
Shader11: Tlb_validate: 4421 Tlb_invalidate: 2373 Tlb_evict: 325 Tlb_page_evict: 2048
Shader12: Tlb_validate: 4435 Tlb_invalidate: 2386 Tlb_evict: 339 Tlb_page_evict: 2047
Shader13: Tlb_validate: 4396 Tlb_invalidate: 2348 Tlb_evict: 300 Tlb_page_evict: 2048
Shader14: Tlb_validate: 4366 Tlb_invalidate: 2318 Tlb_evict: 270 Tlb_page_evict: 2048
Shader15: Tlb_validate: 4396 Tlb_invalidate: 2347 Tlb_evict: 300 Tlb_page_evict: 2047
Shader16: Tlb_validate: 4387 Tlb_invalidate: 2339 Tlb_evict: 291 Tlb_page_evict: 2048
Shader17: Tlb_validate: 4403 Tlb_invalidate: 2355 Tlb_evict: 307 Tlb_page_evict: 2048
Shader18: Tlb_validate: 4373 Tlb_invalidate: 2325 Tlb_evict: 277 Tlb_page_evict: 2048
Shader19: Tlb_validate: 4445 Tlb_invalidate: 2397 Tlb_evict: 349 Tlb_page_evict: 2048
Shader20: Tlb_validate: 4385 Tlb_invalidate: 2337 Tlb_evict: 289 Tlb_page_evict: 2048
Shader21: Tlb_validate: 4454 Tlb_invalidate: 2406 Tlb_evict: 358 Tlb_page_evict: 2048
Shader22: Tlb_validate: 4398 Tlb_invalidate: 2350 Tlb_evict: 302 Tlb_page_evict: 2048
Shader23: Tlb_validate: 4341 Tlb_invalidate: 2290 Tlb_evict: 245 Tlb_page_evict: 2045
Shader24: Tlb_validate: 4360 Tlb_invalidate: 2310 Tlb_evict: 264 Tlb_page_evict: 2046
Shader25: Tlb_validate: 4447 Tlb_invalidate: 2399 Tlb_evict: 351 Tlb_page_evict: 2048
Shader26: Tlb_validate: 4321 Tlb_invalidate: 2273 Tlb_evict: 225 Tlb_page_evict: 2048
Shader27: Tlb_validate: 4437 Tlb_invalidate: 2389 Tlb_evict: 341 Tlb_page_evict: 2048
Tlb_tot_valiate: 123127 Tlb_invalidate: 65773, Tlb_tot_evict: 8439, Tlb_tot_evict page: 57334
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787185 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791677 Trashed: 1 | Page: 791963 Trashed: 1 | Page: 793222 Trashed: 1 | Total 11
Shader1: Page: 787197 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789306 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791354 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791875 Trashed: 1 | Page: 791976 Trashed: 1 | Page: 792006 Trashed: 1 | Page: 792354 Trashed: 1 | Page: 792430 Trashed: 1 | Page: 792454 Trashed: 1 | Page: 793000 Trashed: 1 | Page: 793157 Trashed: 1 | Page: 793378 Trashed: 1 | Total 41
Shader2: Page: 787210 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 789044 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789220 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 791092 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791268 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791589 Trashed: 1 | Page: 792165 Trashed: 1 | Page: 792219 Trashed: 1 | Page: 793243 Trashed: 1 | Total 24
Shader3: Page: 787245 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 792142 Trashed: 1 | Page: 792153 Trashed: 1 | Page: 793335 Trashed: 1 | Total 8
Shader4: Page: 787261 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789301 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791349 Trashed: 1 | Page: 792115 Trashed: 1 | Page: 792262 Trashed: 1 | Page: 792485 Trashed: 1 | Total 10
Shader5: Page: 787210 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791761 Trashed: 1 | Page: 791884 Trashed: 1 | Page: 791941 Trashed: 1 | Page: 792433 Trashed: 1 | Page: 792785 Trashed: 1 | Total 19
Shader6: Page: 787238 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791516 Trashed: 1 | Total 13
Shader7: Page: 787250 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 792392 Trashed: 1 | Page: 793434 Trashed: 1 | Total 11
Shader8: Page: 787212 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789272 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791320 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 792943 Trashed: 1 | Total 25
Shader9: Page: 787320 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791728 Trashed: 1 | Page: 791867 Trashed: 1 | Page: 792515 Trashed: 1 | Page: 792862 Trashed: 1 | Total 12
Shader10: Page: 787318 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791909 Trashed: 1 | Page: 792310 Trashed: 1 | Page: 792964 Trashed: 1 | Page: 793334 Trashed: 1 | Total 13
Shader11: Page: 787260 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789212 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789457 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791260 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791505 Trashed: 1 | Page: 792263 Trashed: 1 | Page: 792326 Trashed: 1 | Page: 793083 Trashed: 1 | Total 16
Shader12: Page: 787265 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791959 Trashed: 1 | Page: 792435 Trashed: 1 | Page: 792460 Trashed: 1 | Total 37
Shader13: Page: 787335 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789273 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791321 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791683 Trashed: 1 | Page: 792364 Trashed: 1 | Page: 792762 Trashed: 1 | Page: 793388 Trashed: 1 | Total 24
Shader14: Page: 787234 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791714 Trashed: 1 | Page: 792422 Trashed: 1 | Page: 792534 Trashed: 1 | Page: 793005 Trashed: 1 | Total 11
Shader15: Page: 787217 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789461 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791509 Trashed: 1 | Page: 791946 Trashed: 1 | Page: 792186 Trashed: 1 | Page: 793255 Trashed: 1 | Page: 793519 Trashed: 1 | Total 18
Shader16: Page: 787321 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791940 Trashed: 1 | Page: 792434 Trashed: 1 | Page: 793027 Trashed: 1 | Page: 793303 Trashed: 1 | Page: 793458 Trashed: 1 | Total 15
Shader17: Page: 787312 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789269 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791317 Trashed: 1 | Page: 791634 Trashed: 1 | Page: 792658 Trashed: 1 | Page: 792903 Trashed: 1 | Total 11
Shader18: Page: 787381 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791660 Trashed: 1 | Page: 791698 Trashed: 1 | Page: 791710 Trashed: 1 | Page: 791794 Trashed: 1 | Page: 792370 Trashed: 1 | Page: 792472 Trashed: 1 | Page: 793352 Trashed: 1 | Total 11
Shader19: Page: 787132 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 789245 Trashed: 1 | Page: 789250 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791293 Trashed: 1 | Page: 791298 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791772 Trashed: 1 | Page: 792967 Trashed: 1 | Total 23
Shader20: Page: 787254 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791622 Trashed: 1 | Page: 792067 Trashed: 1 | Page: 792646 Trashed: 1 | Total 11
Shader21: Page: 787247 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789362 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791410 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791588 Trashed: 1 | Page: 791668 Trashed: 1 | Page: 791810 Trashed: 1 | Page: 792509 Trashed: 1 | Page: 793533 Trashed: 1 | Total 23
Shader22: Page: 787256 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789174 Trashed: 1 | Page: 789255 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791222 Trashed: 1 | Page: 791303 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 792124 Trashed: 1 | Page: 792408 Trashed: 1 | Page: 792549 Trashed: 1 | Page: 792915 Trashed: 1 | Page: 793148 Trashed: 1 | Page: 793324 Trashed: 1 | Total 20
Shader23: Page: 787372 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 792240 Trashed: 1 | Page: 792648 Trashed: 1 | Total 8
Shader24: Page: 787266 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791781 Trashed: 1 | Page: 792443 Trashed: 1 | Total 13
Shader25: Page: 787142 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791772 Trashed: 1 | Page: 792030 Trashed: 1 | Page: 792113 Trashed: 1 | Page: 792534 Trashed: 1 | Page: 792934 Trashed: 1 | Page: 793558 Trashed: 1 | Total 22
Shader26: Page: 787417 Trashed: 1 | Page: 789382 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 791430 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 792002 Trashed: 1 | Page: 792285 Trashed: 1 | Page: 792542 Trashed: 1 | Page: 793115 Trashed: 1 | Total 10
Shader27: Page: 787158 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 791548 Trashed: 1 | Total 10
Tlb_tot_thrash: 470
========================================Page fault statistics==============================
Shader0: Page_table_access:8363 Page_hit: 8107 Page_miss: 256 Page_hit_rate: 0.969389
Shader1: Page_table_access:8455 Page_hit: 8217 Page_miss: 238 Page_hit_rate: 0.971851
Shader2: Page_table_access:8441 Page_hit: 8215 Page_miss: 226 Page_hit_rate: 0.973226
Shader3: Page_table_access:8412 Page_hit: 8134 Page_miss: 278 Page_hit_rate: 0.966952
Shader4: Page_table_access:8314 Page_hit: 8060 Page_miss: 254 Page_hit_rate: 0.969449
Shader5: Page_table_access:8347 Page_hit: 8113 Page_miss: 234 Page_hit_rate: 0.971966
Shader6: Page_table_access:8290 Page_hit: 8070 Page_miss: 220 Page_hit_rate: 0.973462
Shader7: Page_table_access:8312 Page_hit: 8094 Page_miss: 218 Page_hit_rate: 0.973773
Shader8: Page_table_access:8383 Page_hit: 8149 Page_miss: 234 Page_hit_rate: 0.972086
Shader9: Page_table_access:8346 Page_hit: 8086 Page_miss: 260 Page_hit_rate: 0.968847
Shader10: Page_table_access:8356 Page_hit: 8110 Page_miss: 246 Page_hit_rate: 0.970560
Shader11: Page_table_access:8400 Page_hit: 8136 Page_miss: 264 Page_hit_rate: 0.968571
Shader12: Page_table_access:8324 Page_hit: 8070 Page_miss: 254 Page_hit_rate: 0.969486
Shader13: Page_table_access:8331 Page_hit: 8073 Page_miss: 258 Page_hit_rate: 0.969031
Shader14: Page_table_access:8340 Page_hit: 8108 Page_miss: 232 Page_hit_rate: 0.972182
Shader15: Page_table_access:8375 Page_hit: 8113 Page_miss: 262 Page_hit_rate: 0.968716
Shader16: Page_table_access:8426 Page_hit: 8212 Page_miss: 214 Page_hit_rate: 0.974602
Shader17: Page_table_access:8461 Page_hit: 8253 Page_miss: 208 Page_hit_rate: 0.975417
Shader18: Page_table_access:8197 Page_hit: 7985 Page_miss: 212 Page_hit_rate: 0.974137
Shader19: Page_table_access:8529 Page_hit: 8267 Page_miss: 262 Page_hit_rate: 0.969281
Shader20: Page_table_access:8360 Page_hit: 8108 Page_miss: 252 Page_hit_rate: 0.969856
Shader21: Page_table_access:8502 Page_hit: 8280 Page_miss: 222 Page_hit_rate: 0.973889
Shader22: Page_table_access:8349 Page_hit: 8095 Page_miss: 254 Page_hit_rate: 0.969577
Shader23: Page_table_access:8265 Page_hit: 8023 Page_miss: 242 Page_hit_rate: 0.970720
Shader24: Page_table_access:8317 Page_hit: 8101 Page_miss: 216 Page_hit_rate: 0.974029
Shader25: Page_table_access:8414 Page_hit: 8172 Page_miss: 242 Page_hit_rate: 0.971238
Shader26: Page_table_access:8222 Page_hit: 7984 Page_miss: 238 Page_hit_rate: 0.971053
Shader27: Page_table_access:8396 Page_hit: 8164 Page_miss: 232 Page_hit_rate: 0.972368
Page_table_tot_access: 234227 Page_tot_hit: 227499, Page_tot_miss 6728, Page_tot_hit_rate: 0.971276 Page_tot_fault: 121 Page_tot_pending: 6607
Total_memory_access_page_fault: 121, Average_latency: 3614286.500000
========================================Page thrashing statistics==============================
Page_validate: 7168 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.982069
[0-25]: 0.022726, [26-50]: 0.014805, [51-75]: 0.025490, [76-100]: 0.936979
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1738607 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(41.420662)
F:  1678106----T:  1680711 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1680711----T:  1688951 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1688951----T:  1691556 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691556----T:  1699796 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1699796----T:  1702401 	 St: c0c00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702401----T:  1710641 	 St: c0c01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1960757----T:  2001885 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.770426)
F:  2224035----T:  2314864 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(61.329506)
F:  2244331----T:  2247131 	 St: c02d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2247131----T:  2254911 	 St: c02d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2254911----T:  2257997 	 St: c09a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2257997----T:  2265319 	 St: c09a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2265319----T:  2268405 	 St: c11a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2268405----T:  2275727 	 St: c11a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2277945----T:  2282586 	 St: c0320000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2282586----T:  2288101 	 St: c0327000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2288101----T:  2295423 	 St: c0a40000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2295423----T:  2298509 	 St: c0a4d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2298509----T:  2305831 	 St: c1240000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2305831----T:  2308917 	 St: c124d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2537014----T:  2579034 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.372721)
F:  2801184----T:  2923338 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(82.480759)
F:  2802683----T:  2806495 	 St: c0020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2806495----T:  2812907 	 St: c0025000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2812907----T:  2818868 	 St: c0440000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2818868----T:  2823087 	 St: c044a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2823087----T:  2829048 	 St: c0c40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2829048----T:  2833267 	 St: c0c4a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2844953----T:  2852733 	 St: c01c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2852733----T:  2855533 	 St: c01ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2855533----T:  2862398 	 St: c0790000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2862398----T:  2865828 	 St: c079c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2865828----T:  2872693 	 St: c0f90000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2872693----T:  2876123 	 St: c0f9c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2884805----T:  2887410 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887410----T:  2895650 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2895650----T:  2898450 	 St: c0a20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2898450----T:  2906230 	 St: c0a22000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2906230----T:  2909030 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2909030----T:  2916810 	 St: c1222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3145488----T:  3187429 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.319378)
F:  3409579----T:  3692639 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(191.127609)
F:  3411620----T:  3420322 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3420322----T:  3425837 	 St: c0030000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3425837----T:  3430478 	 St: c0039000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3430478----T:  3433083 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433083----T:  3441323 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3441323----T:  3443928 	 St: c0c70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443928----T:  3452168 	 St: c0c71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3457349----T:  3461990 	 St: c00f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3461990----T:  3467505 	 St: c00f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3467505----T:  3475285 	 St: c05e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3475285----T:  3478085 	 St: c05ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3478085----T:  3485865 	 St: c0de0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3485865----T:  3488665 	 St: c0dee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3492827----T:  3500607 	 St: c0180000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3500607----T:  3503407 	 St: c018e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3503407----T:  3508922 	 St: c0190000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3508922----T:  3513563 	 St: c0199000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3513563----T:  3519975 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3519975----T:  3523787 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3523787----T:  3526587 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3526587----T:  3534367 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3534367----T:  3540779 	 St: c0f10000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3540779----T:  3544591 	 St: c0f1b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3544591----T:  3547391 	 St: c0f30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3547391----T:  3555171 	 St: c0f32000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3559526----T:  3566848 	 St: c0220000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3566848----T:  3569934 	 St: c022d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3569934----T:  3575895 	 St: c0850000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3575895----T:  3580114 	 St: c085a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3580114----T:  3586075 	 St: c1050000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3586075----T:  3590294 	 St: c105a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3592772----T:  3598733 	 St: c0280000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3598733----T:  3602952 	 St: c028a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3602952----T:  3606038 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3606038----T:  3613360 	 St: c0913000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3613360----T:  3616446 	 St: c1110000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3616446----T:  3623768 	 St: c1113000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3630467----T:  3633267 	 St: c0380000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3633267----T:  3641047 	 St: c0382000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3641047----T:  3644477 	 St: c0b00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3644477----T:  3651342 	 St: c0b04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3651342----T:  3654772 	 St: c1300000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3654772----T:  3661637 	 St: c1304000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3664214----T:  3672916 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3673325----T:  3682027 	 St: c0bb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3682415----T:  3691117 	 St: c13b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3914789----T:  3956778 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.351789)
F:  4178928----T:  4696666 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(349.586761)
F:  4181682----T:  4191309 	 St: c0040000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  4191309----T:  4266736 	 St: c0052000 Sz: 647168 	 Sm: 0 	 T: memcpy_h2d(50.929779)
F:  4266736----T:  4328043 	 St: c0100000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  4328043----T:  4344206 	 St: c01a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4344206----T:  4367878 	 St: c01d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4367878----T:  4371308 	 St: c04a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4371308----T:  4378173 	 St: c04a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4378173----T:  4381603 	 St: c0ca0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4381603----T:  4388468 	 St: c0ca4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4389756----T:  4394830 	 St: c04e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4394830----T:  4399904 	 St: c04e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4399904----T:  4404978 	 St: c0ce0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4404978----T:  4410052 	 St: c0ce8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4411482----T:  4419262 	 St: c0540000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4419262----T:  4422062 	 St: c054e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4422062----T:  4429842 	 St: c0d40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4429842----T:  4432642 	 St: c0d4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4434543----T:  4440955 	 St: c05d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4440955----T:  4444767 	 St: c05db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4444767----T:  4453469 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4453469----T:  4459430 	 St: c05f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4459430----T:  4463649 	 St: c05fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4463649----T:  4470061 	 St: c0dd0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4470061----T:  4473873 	 St: c0ddb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4473873----T:  4482575 	 St: c0dc0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4482575----T:  4488536 	 St: c0df0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4488536----T:  4492755 	 St: c0dfa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4493973----T:  4499047 	 St: c0630000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4499047----T:  4504121 	 St: c0638000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4504121----T:  4509195 	 St: c0e30000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4509195----T:  4514269 	 St: c0e38000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4517045----T:  4519845 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4519845----T:  4527625 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4527625----T:  4536327 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4536327----T:  4539127 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4539127----T:  4546907 	 St: c0f02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4546907----T:  4555609 	 St: c0f20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4561941----T:  4567456 	 St: c0270000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4567456----T:  4572097 	 St: c0279000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4572097----T:  4574897 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4574897----T:  4582677 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4582677----T:  4585477 	 St: c10f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4585477----T:  4593257 	 St: c10f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4596488----T:  4604728 	 St: c09b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4604728----T:  4607333 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607333----T:  4615573 	 St: c11b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4615573----T:  4618178 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620171----T:  4625686 	 St: c0a50000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4625686----T:  4630327 	 St: c0a59000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4630327----T:  4635842 	 St: c1250000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4635842----T:  4640483 	 St: c1259000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4641779----T:  4648644 	 St: c0360000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4648644----T:  4652074 	 St: c036c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4652074----T:  4656715 	 St: c0ad0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4656715----T:  4662230 	 St: c0ad7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4662230----T:  4666871 	 St: c12d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4666871----T:  4672386 	 St: c12d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4673721----T:  4678795 	 St: c0b10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4678795----T:  4683869 	 St: c0b18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4683869----T:  4688943 	 St: c1310000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4688943----T:  4694017 	 St: c1318000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4918816----T:  4960768 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.326807)
F:  4960768----T:  5082328 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  5304479----T:  7144052 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(1242.115479)
F:  5306907----T:  5330579 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5330579----T:  5344401 	 St: c0450000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5344401----T:  5348213 	 St: c046b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5348213----T:  5364376 	 St: c0480000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5364376----T:  5388048 	 St: c04b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5388048----T:  5426767 	 St: c04f0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5426767----T:  5480543 	 St: c0550000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5480543----T:  5504215 	 St: c0c10000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5504215----T:  5518037 	 St: c0c50000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5518037----T:  5521849 	 St: c0c6b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5521849----T:  5538012 	 St: c0c80000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5538012----T:  5561684 	 St: c0cb0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5561684----T:  5600403 	 St: c0cf0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5600403----T:  5654179 	 St: c0d50000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5660737----T:  5668517 	 St: c0640000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5668517----T:  5671317 	 St: c064e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5671317----T:  5675958 	 St: c0660000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5675958----T:  5681473 	 St: c0667000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5681473----T:  5689253 	 St: c0e40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5689253----T:  5692053 	 St: c0e4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5692053----T:  5696694 	 St: c0e60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5696694----T:  5702209 	 St: c0e67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5703166----T:  5706978 	 St: c0690000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5706978----T:  5713390 	 St: c0695000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5713390----T:  5717609 	 St: c06a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5717609----T:  5723570 	 St: c06a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5723570----T:  5727382 	 St: c0e90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5727382----T:  5733794 	 St: c0e95000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5733794----T:  5738013 	 St: c0ea0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5738013----T:  5743974 	 St: c0ea6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5746528----T:  5770200 	 St: c0600000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5770200----T:  5778902 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5778902----T:  5795065 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5795065----T:  5833784 	 St: c06b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5833784----T:  5842486 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5842486----T:  5873679 	 St: c0750000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5873679----T:  5919926 	 St: c07a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  5919926----T:  5943598 	 St: c0e00000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5943598----T:  5952300 	 St: c0e50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5952300----T:  5968463 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5968463----T:  6007182 	 St: c0eb0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6007182----T:  6015884 	 St: c0f40000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6015884----T:  6047077 	 St: c0f50000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6047077----T:  6093324 	 St: c0fa0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6096084----T:  6102949 	 St: c0210000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6102949----T:  6106379 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6106379----T:  6111453 	 St: c0830000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6111453----T:  6116527 	 St: c0838000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6116527----T:  6121601 	 St: c1030000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6121601----T:  6126675 	 St: c1038000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6130360----T:  6134172 	 St: c02a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6134172----T:  6140584 	 St: c02a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6140584----T:  6146099 	 St: c0940000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6146099----T:  6150740 	 St: c0949000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6150740----T:  6156255 	 St: c1140000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6156255----T:  6160896 	 St: c1149000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6162008----T:  6169330 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6169330----T:  6172416 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6172416----T:  6185771 	 St: c0980000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6185771----T:  6189990 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6189990----T:  6203345 	 St: c1180000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6203345----T:  6207564 	 St: c119a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6208080----T:  6216782 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6216782----T:  6247975 	 St: c0230000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6247975----T:  6256677 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6256677----T:  6265379 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6265379----T:  6267984 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267984----T:  6291187 	 St: c02e1000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  6291187----T:  6314859 	 St: c0330000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6314859----T:  6323561 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6323561----T:  6354754 	 St: c0390000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6354754----T:  6370917 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6370917----T:  6394589 	 St: c0800000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6394589----T:  6403291 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6403291----T:  6472128 	 St: c0860000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6472128----T:  6480830 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6480830----T:  6496993 	 St: c0920000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6496993----T:  6520665 	 St: c0950000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6520665----T:  6523465 	 St: c09c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6523465----T:  6553718 	 St: c09c2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  6553718----T:  6577390 	 St: c1000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6577390----T:  6586092 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6586092----T:  6654929 	 St: c1060000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6654929----T:  6663631 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6663631----T:  6679794 	 St: c1120000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6679794----T:  6703466 	 St: c1150000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6703466----T:  6706266 	 St: c11c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6706266----T:  6736519 	 St: c11c2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  6737686----T:  6740772 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6740772----T:  6748094 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6748094----T:  6751180 	 St: c1200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6751180----T:  6758502 	 St: c1203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6759946----T:  6768648 	 St: c0a10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6768648----T:  6777350 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6777350----T:  6786977 	 St: c0a60000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6786977----T:  6832283 	 St: c0a72000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  6832283----T:  6848446 	 St: c0ae0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6848446----T:  6917283 	 St: c0b20000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  6917283----T:  6948476 	 St: c0bc0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6948476----T:  6957178 	 St: c1210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6957178----T:  6965880 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6965880----T:  6975507 	 St: c1260000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  6975507----T:  7020813 	 St: c1272000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F:  7020813----T:  7036976 	 St: c12e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7036976----T:  7105813 	 St: c1320000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  7105813----T:  7137006 	 St: c13c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  7366202----T:  7408182 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.345713)
F:  7630332----T:  7659863 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(19.939905)
F:  7882013----T:  7923842 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.243753)
F:  8145992----T:  8176959 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(20.909521)
F:  8399109----T:  8440998 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.284267)
F:  8663148----T:  8694316 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(21.045240)
F:  8916466----T:  8958555 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.419312)
F:  9180705----T:  9212266 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(21.310600)
F:  9434416----T:  9476817 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.629980)
F:  9476817----T:  9598377 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  9820528----T:  9852999 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(21.925051)
F: 10075149----T: 10118227 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.087103)
F: 10340377----T: 10375038 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(23.403782)
F: 10597188----T: 10641549 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.953409)
F: 10863699----T: 10903510 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.881161)
F: 11125660----T: 11172786 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.820391)
F: 11394936----T: 11444721 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(33.615799)
F: 11666871----T: 11717751 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.355164)
F: 11939901----T: 12008320 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(46.197838)
F: 12230470----T: 12285442 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.118164)
F: 12285442----T: 12407002 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 12407003----T: 12409608 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12407003----T: 12415243 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12417848----T: 12420453 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12417848----T: 12426088 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12428693----T: 12431298 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12428693----T: 12444388 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12446993----T: 12449598 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12446993----T: 12477716 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12480321----T: 12482926 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12480321----T: 12541157 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12543762----T: 12546367 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12543762----T: 12664851 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 12667456----T: 12670061 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12667456----T: 12675696 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12678301----T: 12680906 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12678301----T: 12686541 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12689146----T: 12691751 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12689146----T: 12704841 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12707446----T: 12710051 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12707446----T: 12738169 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12740774----T: 12743379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12740774----T: 12801610 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12804215----T: 12806820 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12804215----T: 12925304 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 12927909----T: 12930514 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12927909----T: 12936149 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12938754----T: 12941359 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12938754----T: 12946994 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12949599----T: 12952204 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12949599----T: 12965294 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12967899----T: 12970504 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12967899----T: 12998622 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13001227----T: 13003832 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13001227----T: 13062063 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13064668----T: 13067273 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13064668----T: 13185757 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13188362----T: 13190967 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13188362----T: 13196602 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13199207----T: 13201812 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13199207----T: 13207447 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13210052----T: 13212657 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13210052----T: 13225747 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13228352----T: 13230957 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13228352----T: 13259075 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13261680----T: 13264285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13261680----T: 13322516 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13325121----T: 13327726 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13325121----T: 13446210 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5034109(cycle), 3399.128174(us)
Tot_kernel_exec_time_and_fault_time: 13098154(cycle), 8844.127930(us)
Tot_memcpy_h2d_time: 3782603(cycle), 2554.087158(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 4268843(cycle), 2882.405762(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1528052(cycle), 1031.770386(us)
GPGPU-Sim: *** exit detected ***
