Loading plugins phase: Elapsed time ==> 0s.264ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -d CY8C5888LTI-LP097 -s \\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.684ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  mother.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -dcpsoc3 mother.v -verilog
======================================================================

======================================================================
Compiling:  mother.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -dcpsoc3 mother.v -verilog
======================================================================

======================================================================
Compiling:  mother.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -dcpsoc3 -verilog mother.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 22 16:39:12 2022


======================================================================
Compiling:  mother.v
Program  :   vpp
Options  :    -yv2 -q10 mother.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 22 16:39:12 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'mother.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  mother.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -dcpsoc3 -verilog mother.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 22 16:39:12 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\codegentemp\mother.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\codegentemp\mother.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  mother.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -dcpsoc3 -verilog mother.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 22 16:39:13 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\codegentemp\mother.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\codegentemp\mother.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_8
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:Net_101\
	\PWM1:Net_96\
	\PWM1:PWMUDB:MODULE_6:b_31\
	\PWM1:PWMUDB:MODULE_6:b_30\
	\PWM1:PWMUDB:MODULE_6:b_29\
	\PWM1:PWMUDB:MODULE_6:b_28\
	\PWM1:PWMUDB:MODULE_6:b_27\
	\PWM1:PWMUDB:MODULE_6:b_26\
	\PWM1:PWMUDB:MODULE_6:b_25\
	\PWM1:PWMUDB:MODULE_6:b_24\
	\PWM1:PWMUDB:MODULE_6:b_23\
	\PWM1:PWMUDB:MODULE_6:b_22\
	\PWM1:PWMUDB:MODULE_6:b_21\
	\PWM1:PWMUDB:MODULE_6:b_20\
	\PWM1:PWMUDB:MODULE_6:b_19\
	\PWM1:PWMUDB:MODULE_6:b_18\
	\PWM1:PWMUDB:MODULE_6:b_17\
	\PWM1:PWMUDB:MODULE_6:b_16\
	\PWM1:PWMUDB:MODULE_6:b_15\
	\PWM1:PWMUDB:MODULE_6:b_14\
	\PWM1:PWMUDB:MODULE_6:b_13\
	\PWM1:PWMUDB:MODULE_6:b_12\
	\PWM1:PWMUDB:MODULE_6:b_11\
	\PWM1:PWMUDB:MODULE_6:b_10\
	\PWM1:PWMUDB:MODULE_6:b_9\
	\PWM1:PWMUDB:MODULE_6:b_8\
	\PWM1:PWMUDB:MODULE_6:b_7\
	\PWM1:PWMUDB:MODULE_6:b_6\
	\PWM1:PWMUDB:MODULE_6:b_5\
	\PWM1:PWMUDB:MODULE_6:b_4\
	\PWM1:PWMUDB:MODULE_6:b_3\
	\PWM1:PWMUDB:MODULE_6:b_2\
	\PWM1:PWMUDB:MODULE_6:b_1\
	\PWM1:PWMUDB:MODULE_6:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4606
	Net_4600
	Net_4599
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:Net_101\
	\PWM2:Net_96\
	\PWM2:PWMUDB:MODULE_7:b_31\
	\PWM2:PWMUDB:MODULE_7:b_30\
	\PWM2:PWMUDB:MODULE_7:b_29\
	\PWM2:PWMUDB:MODULE_7:b_28\
	\PWM2:PWMUDB:MODULE_7:b_27\
	\PWM2:PWMUDB:MODULE_7:b_26\
	\PWM2:PWMUDB:MODULE_7:b_25\
	\PWM2:PWMUDB:MODULE_7:b_24\
	\PWM2:PWMUDB:MODULE_7:b_23\
	\PWM2:PWMUDB:MODULE_7:b_22\
	\PWM2:PWMUDB:MODULE_7:b_21\
	\PWM2:PWMUDB:MODULE_7:b_20\
	\PWM2:PWMUDB:MODULE_7:b_19\
	\PWM2:PWMUDB:MODULE_7:b_18\
	\PWM2:PWMUDB:MODULE_7:b_17\
	\PWM2:PWMUDB:MODULE_7:b_16\
	\PWM2:PWMUDB:MODULE_7:b_15\
	\PWM2:PWMUDB:MODULE_7:b_14\
	\PWM2:PWMUDB:MODULE_7:b_13\
	\PWM2:PWMUDB:MODULE_7:b_12\
	\PWM2:PWMUDB:MODULE_7:b_11\
	\PWM2:PWMUDB:MODULE_7:b_10\
	\PWM2:PWMUDB:MODULE_7:b_9\
	\PWM2:PWMUDB:MODULE_7:b_8\
	\PWM2:PWMUDB:MODULE_7:b_7\
	\PWM2:PWMUDB:MODULE_7:b_6\
	\PWM2:PWMUDB:MODULE_7:b_5\
	\PWM2:PWMUDB:MODULE_7:b_4\
	\PWM2:PWMUDB:MODULE_7:b_3\
	\PWM2:PWMUDB:MODULE_7:b_2\
	\PWM2:PWMUDB:MODULE_7:b_1\
	\PWM2:PWMUDB:MODULE_7:b_0\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4617
	Net_4611
	Net_4610
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\
	\PWM3:PWMUDB:km_run\
	\PWM3:PWMUDB:ctrl_cmpmode2_2\
	\PWM3:PWMUDB:ctrl_cmpmode2_1\
	\PWM3:PWMUDB:ctrl_cmpmode2_0\
	\PWM3:PWMUDB:ctrl_cmpmode1_2\
	\PWM3:PWMUDB:ctrl_cmpmode1_1\
	\PWM3:PWMUDB:ctrl_cmpmode1_0\
	\PWM3:PWMUDB:capt_rising\
	\PWM3:PWMUDB:capt_falling\
	\PWM3:PWMUDB:trig_rise\
	\PWM3:PWMUDB:trig_fall\
	\PWM3:PWMUDB:sc_kill\
	\PWM3:PWMUDB:min_kill\
	\PWM3:PWMUDB:km_tc\
	\PWM3:PWMUDB:db_tc\
	\PWM3:PWMUDB:dith_sel\
	\PWM3:Net_101\
	\PWM3:Net_96\
	\PWM3:PWMUDB:MODULE_8:b_31\
	\PWM3:PWMUDB:MODULE_8:b_30\
	\PWM3:PWMUDB:MODULE_8:b_29\
	\PWM3:PWMUDB:MODULE_8:b_28\
	\PWM3:PWMUDB:MODULE_8:b_27\
	\PWM3:PWMUDB:MODULE_8:b_26\
	\PWM3:PWMUDB:MODULE_8:b_25\
	\PWM3:PWMUDB:MODULE_8:b_24\
	\PWM3:PWMUDB:MODULE_8:b_23\
	\PWM3:PWMUDB:MODULE_8:b_22\
	\PWM3:PWMUDB:MODULE_8:b_21\
	\PWM3:PWMUDB:MODULE_8:b_20\
	\PWM3:PWMUDB:MODULE_8:b_19\
	\PWM3:PWMUDB:MODULE_8:b_18\
	\PWM3:PWMUDB:MODULE_8:b_17\
	\PWM3:PWMUDB:MODULE_8:b_16\
	\PWM3:PWMUDB:MODULE_8:b_15\
	\PWM3:PWMUDB:MODULE_8:b_14\
	\PWM3:PWMUDB:MODULE_8:b_13\
	\PWM3:PWMUDB:MODULE_8:b_12\
	\PWM3:PWMUDB:MODULE_8:b_11\
	\PWM3:PWMUDB:MODULE_8:b_10\
	\PWM3:PWMUDB:MODULE_8:b_9\
	\PWM3:PWMUDB:MODULE_8:b_8\
	\PWM3:PWMUDB:MODULE_8:b_7\
	\PWM3:PWMUDB:MODULE_8:b_6\
	\PWM3:PWMUDB:MODULE_8:b_5\
	\PWM3:PWMUDB:MODULE_8:b_4\
	\PWM3:PWMUDB:MODULE_8:b_3\
	\PWM3:PWMUDB:MODULE_8:b_2\
	\PWM3:PWMUDB:MODULE_8:b_1\
	\PWM3:PWMUDB:MODULE_8:b_0\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM3:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM3:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM3:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4628
	Net_4622
	Net_4621
	\PWM3:Net_113\
	\PWM3:Net_107\
	\PWM3:Net_114\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\

    Synthesized names
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 427 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing tmpOE__M1_IN1_net_0 to one
Aliasing tmpOE__M1_IN2_net_0 to one
Aliasing tmpOE__M2_IN1_net_0 to one
Aliasing tmpOE__M2_IN2_net_0 to one
Aliasing tmpOE__M3_IN1_net_0 to one
Aliasing tmpOE__M3_IN2_net_0 to one
Aliasing tmpOE__M4_IN1_net_0 to one
Aliasing tmpOE__M4_IN2_net_0 to one
Aliasing tmpOE__M5_IN1_net_0 to one
Aliasing tmpOE__M5_IN2_net_0 to one
Aliasing tmpOE__M6_IN1_net_0 to one
Aliasing tmpOE__M6_IN2_net_0 to one
Aliasing \PWM1:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:trig_out\ to one
Aliasing Net_1791 to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:final_kill\ to one
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm_temp\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__M1_PWM_net_0 to one
Aliasing tmpOE__M2_PWM_net_0 to one
Aliasing \PWM2:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:trig_out\ to one
Aliasing Net_1805 to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:final_kill\ to one
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:cs_addr_0\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:pwm_temp\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__M3_PWM_net_0 to one
Aliasing tmpOE__M4_PWM_net_0 to one
Aliasing \PWM3:PWMUDB:hwCapture\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:trig_out\ to one
Aliasing Net_1818 to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:runmode_enable\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:min_kill_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:min_kill_reg\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:final_kill\ to one
Aliasing \PWM3:PWMUDB:dith_count_1\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:dith_count_1\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:dith_count_0\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:dith_count_0\\S\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:cs_addr_0\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:pwm_temp\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__M5_PWM_net_0 to one
Aliasing tmpOE__M6_PWM_net_0 to one
Aliasing tmpOE__M1_ADC_net_0 to one
Aliasing tmpOE__M4_ADC_net_0 to one
Aliasing \ADC_DelSig_1:Net_482\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_DelSig_1:tmpOE__Bypass_P32_net_0\ to one
Aliasing \ADC_DelSig_1:Net_252\ to \UART:BUART:tx_hd_send_break\
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing tmpOE__M2_ADC_net_0 to one
Aliasing tmpOE__M3_ADC_net_0 to one
Aliasing tmpOE__M5_ADC_net_0 to one
Aliasing tmpOE__M6_ADC_net_0 to one
Aliasing tmpOE__InputPin_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM3:PWMUDB:prevCapture\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:trig_last\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\D\ to one
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[8] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[9] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[10] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[11] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[12] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[13] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[14] = \UART:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_9[21] = \UART:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[26] = \UART:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[73] = \UART:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART:BUART:tx_status_1\[78] = \UART:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART:BUART:tx_status_3\[80] = \UART:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[148] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[151] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[152] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = \UART:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = \UART:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = \UART:BUART:pollcount_1\[146]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = \UART:BUART:pollcount_0\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART:BUART:rx_status_2\[195] = \UART:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART:BUART:rx_status_3\[197] = \UART:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[208] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[212] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = \UART:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[217] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = \UART:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[219] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = \UART:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[221] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = \UART:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[223] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = \UART:BUART:rx_count_6\[135]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = \UART:BUART:rx_count_5\[136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = \UART:BUART:rx_count_4\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = \UART:BUART:rx_count_3\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \UART:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_net_0[296] = one[4]
Removing Lhs of wire tmpOE__M1_IN1_net_0[302] = one[4]
Removing Lhs of wire tmpOE__M1_IN2_net_0[309] = one[4]
Removing Lhs of wire tmpOE__M2_IN1_net_0[316] = one[4]
Removing Lhs of wire tmpOE__M2_IN2_net_0[323] = one[4]
Removing Lhs of wire tmpOE__M3_IN1_net_0[330] = one[4]
Removing Lhs of wire tmpOE__M3_IN2_net_0[337] = one[4]
Removing Lhs of wire tmpOE__M4_IN1_net_0[344] = one[4]
Removing Lhs of wire tmpOE__M4_IN2_net_0[351] = one[4]
Removing Lhs of wire tmpOE__M5_IN1_net_0[358] = one[4]
Removing Lhs of wire tmpOE__M5_IN2_net_0[365] = one[4]
Removing Lhs of wire tmpOE__M6_IN1_net_0[372] = one[4]
Removing Lhs of wire tmpOE__M6_IN2_net_0[379] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[399] = \PWM1:PWMUDB:control_7\[391]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[409] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[410] = \PWM1:PWMUDB:control_7\[391]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[414] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[416] = zero[27]
Removing Lhs of wire Net_1791[417] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[418] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[419] = \PWM1:PWMUDB:runmode_enable\[415]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[423] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[424] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[425] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[426] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[429] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_1\[433] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_1\[651]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_6_0\[435] = \PWM1:PWMUDB:MODULE_6:g2:a0:s_0\[652]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[436] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[437] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[438] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[439] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[441] = \PWM1:PWMUDB:tc_i\[421]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[442] = \PWM1:PWMUDB:runmode_enable\[415]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[443] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[477] = \PWM1:PWMUDB:cmp1_less\[447]
Removing Lhs of wire \PWM1:PWMUDB:compare2\[478] = \PWM1:PWMUDB:cmp2_less\[450]
Removing Rhs of wire Net_129[488] = \PWM1:PWMUDB:pwm1_i_reg\[481]
Removing Rhs of wire Net_31[489] = \PWM1:PWMUDB:pwm2_i_reg\[483]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[490] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\[533] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\[534] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\[535] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\[536] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\[537] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\[538] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\[539] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\[540] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\[541] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\[542] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\[543] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\[544] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\[545] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\[546] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\[547] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\[548] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\[549] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\[550] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\[551] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\[552] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\[553] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\[554] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_1\[555] = \PWM1:PWMUDB:MODIN5_1\[556]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_1\[556] = \PWM1:PWMUDB:dith_count_1\[432]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:a_0\[557] = \PWM1:PWMUDB:MODIN5_0\[558]
Removing Lhs of wire \PWM1:PWMUDB:MODIN5_0\[558] = \PWM1:PWMUDB:dith_count_0\[434]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[690] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[691] = one[4]
Removing Lhs of wire tmpOE__M1_PWM_net_0[700] = one[4]
Removing Lhs of wire tmpOE__M2_PWM_net_0[707] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[726] = \PWM2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[736] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[737] = \PWM2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[741] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[743] = zero[27]
Removing Lhs of wire Net_1805[744] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[745] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[746] = \PWM2:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[750] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[751] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[752] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[753] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[756] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_7_1\[760] = \PWM2:PWMUDB:MODULE_7:g2:a0:s_1\[978]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_7_0\[762] = \PWM2:PWMUDB:MODULE_7:g2:a0:s_0\[979]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[763] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[764] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[765] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[766] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[768] = \PWM2:PWMUDB:tc_i\[748]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[769] = \PWM2:PWMUDB:runmode_enable\[742]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[770] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[804] = \PWM2:PWMUDB:cmp1_less\[774]
Removing Lhs of wire \PWM2:PWMUDB:compare2\[805] = \PWM2:PWMUDB:cmp2_less\[777]
Removing Rhs of wire Net_57[815] = \PWM2:PWMUDB:pwm1_i_reg\[808]
Removing Rhs of wire Net_58[816] = \PWM2:PWMUDB:pwm2_i_reg\[810]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[817] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_23\[860] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_22\[861] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_21\[862] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_20\[863] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_19\[864] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_18\[865] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_17\[866] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_16\[867] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_15\[868] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_14\[869] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_13\[870] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_12\[871] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_11\[872] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_10\[873] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_9\[874] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_8\[875] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_7\[876] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_6\[877] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_5\[878] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_4\[879] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_3\[880] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_2\[881] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_1\[882] = \PWM2:PWMUDB:MODIN6_1\[883]
Removing Lhs of wire \PWM2:PWMUDB:MODIN6_1\[883] = \PWM2:PWMUDB:dith_count_1\[759]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:a_0\[884] = \PWM2:PWMUDB:MODIN6_0\[885]
Removing Lhs of wire \PWM2:PWMUDB:MODIN6_0\[885] = \PWM2:PWMUDB:dith_count_0\[761]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1017] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1018] = one[4]
Removing Lhs of wire tmpOE__M3_PWM_net_0[1027] = one[4]
Removing Lhs of wire tmpOE__M4_PWM_net_0[1034] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:ctrl_enable\[1053] = \PWM3:PWMUDB:control_7\[1045]
Removing Lhs of wire \PWM3:PWMUDB:hwCapture\[1063] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:hwEnable\[1064] = \PWM3:PWMUDB:control_7\[1045]
Removing Lhs of wire \PWM3:PWMUDB:trig_out\[1068] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\R\[1070] = zero[27]
Removing Lhs of wire Net_1818[1071] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\S\[1072] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:final_enable\[1073] = \PWM3:PWMUDB:runmode_enable\[1069]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\R\[1077] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\S\[1078] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\R\[1079] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\S\[1080] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:final_kill\[1083] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_8_1\[1087] = \PWM3:PWMUDB:MODULE_8:g2:a0:s_1\[1305]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_8_0\[1089] = \PWM3:PWMUDB:MODULE_8:g2:a0:s_0\[1306]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\R\[1090] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\S\[1091] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\R\[1092] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\S\[1093] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_2\[1095] = \PWM3:PWMUDB:tc_i\[1075]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_1\[1096] = \PWM3:PWMUDB:runmode_enable\[1069]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_0\[1097] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:compare1\[1131] = \PWM3:PWMUDB:cmp1_less\[1101]
Removing Lhs of wire \PWM3:PWMUDB:compare2\[1132] = \PWM3:PWMUDB:cmp2_less\[1104]
Removing Rhs of wire Net_95[1142] = \PWM3:PWMUDB:pwm1_i_reg\[1135]
Removing Rhs of wire Net_96[1143] = \PWM3:PWMUDB:pwm2_i_reg\[1137]
Removing Lhs of wire \PWM3:PWMUDB:pwm_temp\[1144] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_23\[1187] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_22\[1188] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_21\[1189] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_20\[1190] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_19\[1191] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_18\[1192] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_17\[1193] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_16\[1194] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_15\[1195] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_14\[1196] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_13\[1197] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_12\[1198] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_11\[1199] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_10\[1200] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_9\[1201] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_8\[1202] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_7\[1203] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_6\[1204] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_5\[1205] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_4\[1206] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_3\[1207] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_2\[1208] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_1\[1209] = \PWM3:PWMUDB:MODIN7_1\[1210]
Removing Lhs of wire \PWM3:PWMUDB:MODIN7_1\[1210] = \PWM3:PWMUDB:dith_count_1\[1086]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:a_0\[1211] = \PWM3:PWMUDB:MODIN7_0\[1212]
Removing Lhs of wire \PWM3:PWMUDB:MODIN7_0\[1212] = \PWM3:PWMUDB:dith_count_0\[1088]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1344] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1345] = one[4]
Removing Lhs of wire tmpOE__M5_PWM_net_0[1354] = one[4]
Removing Lhs of wire tmpOE__M6_PWM_net_0[1361] = one[4]
Removing Lhs of wire tmpOE__M1_ADC_net_0[1367] = one[4]
Removing Lhs of wire tmpOE__M4_ADC_net_0[1374] = one[4]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[1398] = \ADC_DelSig_1:Net_250\[1440]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[1400] = zero[27]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[1401] = zero[27]
Removing Lhs of wire \ADC_DelSig_1:tmpOE__Bypass_P32_net_0\[1425] = one[4]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[1442] = zero[27]
Removing Lhs of wire \ADC_DelSig_1:soc\[1444] = one[4]
Removing Lhs of wire tmpOE__M2_ADC_net_0[1448] = one[4]
Removing Lhs of wire tmpOE__M3_ADC_net_0[1454] = one[4]
Removing Lhs of wire tmpOE__M5_ADC_net_0[1460] = one[4]
Removing Lhs of wire tmpOE__M6_ADC_net_0[1466] = one[4]
Removing Lhs of wire tmpOE__InputPin_net_0[1472] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[1482] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1488] = zero[27]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1503] = \UART:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1512] = \UART:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1513] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1517] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1518] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1519] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1522] = one[4]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1525] = \PWM1:PWMUDB:pwm_i\[480]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1526] = \PWM1:PWMUDB:pwm1_i\[482]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1527] = \PWM1:PWMUDB:pwm2_i\[484]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[1529] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[1530] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[1531] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[1534] = one[4]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[1537] = \PWM2:PWMUDB:pwm_i\[807]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[1538] = \PWM2:PWMUDB:pwm1_i\[809]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[1539] = \PWM2:PWMUDB:pwm2_i\[811]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\D\[1541] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:prevCapture\\D\[1542] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:trig_last\\D\[1543] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\D\[1546] = one[4]
Removing Lhs of wire \PWM3:PWMUDB:pwm_i_reg\\D\[1549] = \PWM3:PWMUDB:pwm_i\[1134]
Removing Lhs of wire \PWM3:PWMUDB:pwm1_i_reg\\D\[1550] = \PWM3:PWMUDB:pwm1_i\[1136]
Removing Lhs of wire \PWM3:PWMUDB:pwm2_i_reg\\D\[1551] = \PWM3:PWMUDB:pwm2_i\[1138]

------------------------------------------------------
Aliased 0 equations, 318 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp2\' (cost = 0):
\PWM1:PWMUDB:cmp2\ <= (\PWM1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp2\' (cost = 0):
\PWM2:PWMUDB:cmp2\ <= (\PWM2:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM3:PWMUDB:cmp1\' (cost = 0):
\PWM3:PWMUDB:cmp1\ <= (\PWM3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:cmp2\' (cost = 0):
\PWM3:PWMUDB:cmp2\ <= (\PWM3:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM3:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM3:PWMUDB:dith_count_0\ and \PWM3:PWMUDB:dith_count_1\)
	OR (not \PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_7 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_7 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_7 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 108 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:pwm_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:pwm_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM3:PWMUDB:final_capture\ to zero
Aliasing \PWM3:PWMUDB:pwm_i\ to zero
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[93] = \UART:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[445] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i\[480] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[661] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[671] = zero[27]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[681] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[772] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i\[807] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[988] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[998] = zero[27]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1008] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:final_capture\[1099] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:pwm_i\[1134] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1315] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1325] = zero[27]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1335] = zero[27]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1495] = \UART:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1507] = zero[27]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1508] = zero[27]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1510] = zero[27]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1511] = \UART:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1516] = \UART:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1520] = \PWM1:PWMUDB:control_7\[391]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[1532] = \PWM2:PWMUDB:control_7\[718]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\D\[1544] = \PWM3:PWMUDB:control_7\[1045]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj" -dcpsoc3 mother.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.637ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 22 August 2022 16:39:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\Digital_Pins01\mother.cydsn\mother.cyprj -d CY8C5888LTI-LP097 mother.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_2209
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_93
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_2056
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_7 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN1(0)__PA ,
            pad => M1_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN2(0)__PA ,
            pad => M1_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN1(0)__PA ,
            pad => M2_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN2(0)__PA ,
            pad => M2_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M3_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M3_IN1(0)__PA ,
            pad => M3_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M3_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M3_IN2(0)__PA ,
            pad => M3_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M4_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M4_IN1(0)__PA ,
            pad => M4_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M4_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M4_IN2(0)__PA ,
            pad => M4_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M5_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M5_IN1(0)__PA ,
            pad => M5_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M5_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M5_IN2(0)__PA ,
            pad => M5_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M6_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M6_IN1(0)__PA ,
            pad => M6_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M6_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M6_IN2(0)__PA ,
            pad => M6_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_PWM(0)__PA ,
            pin_input => Net_129 ,
            pad => M1_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_PWM(0)__PA ,
            pin_input => Net_31 ,
            pad => M2_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M3_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M3_PWM(0)__PA ,
            pin_input => Net_57 ,
            pad => M3_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M4_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M4_PWM(0)__PA ,
            pin_input => Net_58 ,
            pad => M4_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M5_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M5_PWM(0)__PA ,
            pin_input => Net_95 ,
            pad => M5_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M6_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M6_PWM(0)__PA ,
            pin_input => Net_96 ,
            pad => M6_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_ADC(0)__PA ,
            analog_term => Net_606 ,
            pad => M1_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M4_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M4_ADC(0)__PA ,
            analog_term => Net_325 ,
            pad => M4_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_DelSig_1:Bypass_P32(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_DelSig_1:Bypass_P32(0)\__PA ,
            analog_term => \ADC_DelSig_1:Net_23\ ,
            pad => \ADC_DelSig_1:Bypass_P32(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = M2_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_ADC(0)__PA ,
            analog_term => Net_607 ,
            pad => M2_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M3_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M3_ADC(0)__PA ,
            analog_term => Net_324 ,
            pad => M3_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M5_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M5_ADC(0)__PA ,
            analog_term => Net_645 ,
            pad => M5_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M6_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M6_ADC(0)__PA ,
            analog_term => Net_646 ,
            pad => M6_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = InputPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => InputPin(0)__PA ,
            annotation => Net_411 ,
            pad => InputPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_31, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = Net_31 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_57, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_57 (fanout=1)

    MacroCell: Name=Net_58, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_58 (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_95, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_95 (fanout=1)

    MacroCell: Name=Net_96, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp2_less\
        );
        Output = Net_96 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2056 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM1:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2209 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            cl1_comb => \PWM2:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_93 ,
            cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM3:PWMUDB:tc_i\ ,
            cl1_comb => \PWM3:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2056 ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2209 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_93 ,
            control_7 => \PWM3:PWMUDB:control_7\ ,
            control_6 => \PWM3:PWMUDB:control_6\ ,
            control_5 => \PWM3:PWMUDB:control_5\ ,
            control_4 => \PWM3:PWMUDB:control_4\ ,
            control_3 => \PWM3:PWMUDB:control_3\ ,
            control_2 => \PWM3:PWMUDB:control_2\ ,
            control_1 => \PWM3:PWMUDB:control_1\ ,
            control_0 => \PWM3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_2160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   34 :  158 :  192 : 17.71 %
  Unique P-terms              :   53 :  331 :  384 : 13.80 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 23s.324ms
Tech Mapping phase: Elapsed time ==> 23s.466ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : InputPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : M1_ADC(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : M1_IN1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : M1_IN2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : M1_PWM(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : M2_ADC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : M2_IN1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : M2_IN2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : M2_PWM(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : M3_ADC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : M3_IN1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : M3_IN2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : M3_PWM(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : M4_ADC(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : M4_IN1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : M4_IN2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : M4_PWM(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : M5_ADC(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : M5_IN1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : M5_IN2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M5_PWM(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : M6_ADC(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : M6_IN1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : M6_IN2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M6_PWM(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC_DelSig_1:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\ (fixed, DSM-ExtVrefR)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : InputPin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : M1_ADC(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : M1_IN1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : M1_IN2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : M1_PWM(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : M2_ADC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : M2_IN1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : M2_IN2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : M2_PWM(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : M3_ADC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : M3_IN1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : M3_IN2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : M3_PWM(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : M4_ADC(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : M4_IN1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : M4_IN2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : M4_PWM(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : M5_ADC(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : M5_IN1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : M5_IN2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M5_PWM(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : M6_ADC(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : M6_IN1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : M6_IN2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M6_PWM(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \ADC_DelSig_1:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\ (fixed, DSM-ExtVrefR)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_34 {
    dsm_0_vplus
  }
  Net: Net_606 {
    p2_6
  }
  Net: Net_607 {
    p2_7
  }
  Net: Net_324 {
    p1_4
  }
  Net: Net_325 {
    p0_4
  }
  Net: Net_645 {
    p15_5
  }
  Net: Net_646 {
    p15_0
  }
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: \ADC_DelSig_1:Net_23\ {
    p3_2_exvref
    p3_2
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: AmuxNet::AMux {
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_4
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p15_0
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_p2_7
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p15_5
    agl4_x_p0_4
    p1_4
    p15_0
    p2_7
    p2_6
    p15_5
    p0_4
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  p3_2_exvref                                      -> \ADC_DelSig_1:Net_23\
  p3_2                                             -> \ADC_DelSig_1:Net_23\
  dsm_0_vplus                                      -> Net_34
  p2_6                                             -> Net_606
  p2_7                                             -> Net_607
  p1_4                                             -> Net_324
  p0_4                                             -> Net_325
  p15_5                                            -> Net_645
  p15_0                                            -> Net_646
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl0                                             -> AmuxNet::AMux
  agl0_x_agr0                                      -> AmuxNet::AMux
  agr0                                             -> AmuxNet::AMux
  agr0_x_p1_4                                      -> AmuxNet::AMux
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl4                                             -> AmuxNet::AMux
  agl4_x_agr4                                      -> AmuxNet::AMux
  agr4                                             -> AmuxNet::AMux
  agr4_x_p15_0                                     -> AmuxNet::AMux
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl3                                             -> AmuxNet::AMux
  agl3_x_p2_7                                      -> AmuxNet::AMux
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl2                                             -> AmuxNet::AMux
  agl2_x_p2_6                                      -> AmuxNet::AMux
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl1                                             -> AmuxNet::AMux
  agl1_x_p15_5                                     -> AmuxNet::AMux
  agl4_x_p0_4                                      -> AmuxNet::AMux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: AMux {
     Mouth: Net_34
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_606
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_607
      Outer: agl3_x_p2_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_324
      Outer: agr0_x_p1_4
      Inner: agl0_x_dsm_0_vplus
      Path {
        p1_4
        agr0_x_p1_4
        agr0
        agl0_x_agr0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_325
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_645
      Outer: agl1_x_p15_5
      Inner: agl1_x_dsm_0_vplus
      Path {
        p15_5
        agl1_x_p15_5
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_646
      Outer: agr4_x_p15_0
      Inner: agl4_x_agr4
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.417ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.29
                   Pterms :            3.65
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :      10.78 :       3.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2209 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_7 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_7 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_7
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_7 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_7 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_7 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_96, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp2_less\
        );
        Output = Net_96 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_95, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_95 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_93) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_93 ,
        cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM3:PWMUDB:tc_i\ ,
        cl1_comb => \PWM3:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_93 ,
        control_7 => \PWM3:PWMUDB:control_7\ ,
        control_6 => \PWM3:PWMUDB:control_6\ ,
        control_5 => \PWM3:PWMUDB:control_5\ ,
        control_4 => \PWM3:PWMUDB:control_4\ ,
        control_3 => \PWM3:PWMUDB:control_3\ ,
        control_2 => \PWM3:PWMUDB:control_2\ ,
        control_1 => \PWM3:PWMUDB:control_1\ ,
        control_0 => \PWM3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2056 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM1:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_58, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp2_less\
        );
        Output = Net_58 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_57, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_57 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2209 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        cl1_comb => \PWM2:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_31, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2056) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp2_less\
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2056 ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =InputInterrupt
        PORT MAP (
            interrupt => Net_413 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_2160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = M4_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M4_ADC(0)__PA ,
        analog_term => Net_325 ,
        pad => M4_ADC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M4_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M4_PWM(0)__PA ,
        pin_input => Net_58 ,
        pad => M4_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M4_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M4_IN1(0)__PA ,
        pad => M4_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M4_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M4_IN2(0)__PA ,
        pad => M4_IN2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = M3_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M3_ADC(0)__PA ,
        analog_term => Net_324 ,
        pad => M3_ADC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M3_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M3_IN2(0)__PA ,
        pad => M3_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M3_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M3_IN1(0)__PA ,
        pad => M3_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M3_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M3_PWM(0)__PA ,
        pin_input => Net_57 ,
        pad => M3_PWM(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =InputPin
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_413 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "20c25b02-c6a5-40fd-8858-fc5a8922b939"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = InputPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => InputPin(0)__PA ,
        annotation => Net_411 ,
        pad => InputPin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M1_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN2(0)__PA ,
        pad => M1_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN1(0)__PA ,
        pad => M1_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_PWM(0)__PA ,
        pin_input => Net_129 ,
        pad => M1_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M1_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_ADC(0)__PA ,
        analog_term => Net_606 ,
        pad => M1_ADC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M2_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_ADC(0)__PA ,
        analog_term => Net_607 ,
        pad => M2_ADC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_DelSig_1:Bypass_P32(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_DelSig_1:Bypass_P32(0)\__PA ,
        analog_term => \ADC_DelSig_1:Net_23\ ,
        pad => \ADC_DelSig_1:Bypass_P32(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M6_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M6_PWM(0)__PA ,
        pin_input => Net_96 ,
        pad => M6_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M6_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M6_IN1(0)__PA ,
        pad => M6_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M6_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M6_IN2(0)__PA ,
        pad => M6_IN2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = M2_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_PWM(0)__PA ,
        pin_input => Net_31 ,
        pad => M2_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN1(0)__PA ,
        pad => M2_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M2_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN2(0)__PA ,
        pad => M2_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_7 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = M6_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M6_ADC(0)__PA ,
        analog_term => Net_646 ,
        pad => M6_ADC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M5_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M5_PWM(0)__PA ,
        pin_input => Net_95 ,
        pad => M5_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M5_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M5_IN1(0)__PA ,
        pad => M5_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M5_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M5_IN2(0)__PA ,
        pad => M5_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M5_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M5_ADC(0)__PA ,
        analog_term => Net_645 ,
        pad => M5_ADC(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_2209 ,
            dclk_2 => Net_2209_local ,
            dclk_glb_3 => Net_93 ,
            dclk_3 => Net_93_local ,
            dclk_glb_4 => Net_2056 ,
            dclk_4 => Net_2056_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_34 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_23\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_2160 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_5 => Net_646 ,
            muxin_4 => Net_645 ,
            muxin_3 => Net_325 ,
            muxin_2 => Net_324 ,
            muxin_1 => Net_607 ,
            muxin_0 => Net_606 ,
            vout => Net_34 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000"
            muxin_width = 6
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   0 |   4 |     * |      NONE |      HI_Z_ANALOG |                    M4_ADC(0) | Analog(Net_325)
     |   5 |     * |      NONE |         CMOS_OUT |                    M4_PWM(0) | In(Net_58)
     |   6 |     * |      NONE |         CMOS_OUT |                    M4_IN1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                    M4_IN2(0) | 
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   1 |   4 |     * |      NONE |      HI_Z_ANALOG |                    M3_ADC(0) | Analog(Net_324)
     |   5 |     * |      NONE |         CMOS_OUT |                    M3_IN2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                    M3_IN1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                    M3_PWM(0) | In(Net_57)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                       LED(0) | 
     |   2 |     * | ON_CHANGE |      RES_PULL_UP |                  InputPin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                    M1_IN2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                    M1_IN1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                    M1_PWM(0) | In(Net_129)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                    M1_ADC(0) | Analog(Net_606)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                    M2_ADC(0) | Analog(Net_607)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_DelSig_1:Bypass_P32(0)\ | Analog(\ADC_DelSig_1:Net_23\)
     |   5 |     * |      NONE |         CMOS_OUT |                    M6_PWM(0) | In(Net_96)
     |   6 |     * |      NONE |         CMOS_OUT |                    M6_IN1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                    M6_IN2(0) | 
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |                    M2_PWM(0) | In(Net_31)
     |   1 |     * |      NONE |         CMOS_OUT |                    M2_IN1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                    M2_IN2(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                        Rx(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |                        Tx(0) | In(Net_2)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |                    M6_ADC(0) | Analog(Net_646)
     |   1 |     * |      NONE |         CMOS_OUT |                    M5_PWM(0) | In(Net_95)
     |   2 |     * |      NONE |         CMOS_OUT |                    M5_IN1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                    M5_IN2(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |                    M5_ADC(0) | Analog(Net_645)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 21s.098ms
Digital Placement phase: Elapsed time ==> 22s.955ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "mother_r.vh2" --pcf-path "mother.pco" --des-name "mother" --dsf-path "mother.dsf" --sdc-path "mother.sdc" --lib-path "mother_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.846ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.919ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in mother_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.588ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 52s.985ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 52s.986ms
API generation phase: Elapsed time ==> 5s.090ms
Dependency generation phase: Elapsed time ==> 0s.056ms
Cleanup phase: Elapsed time ==> 0s.019ms
