$date
	Sat Aug 16 13:51:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instr_mem_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 5 " addr [4:0] $end
$scope module uut $end
$var wire 5 # addr [4:0] $end
$var wire 32 $ instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100010000000000000000 $
b0 #
b0 "
b100010000000000000000 !
$end
#10
b1000100000000000000001 !
b1000100000000000000001 $
b1 "
b1 #
#20
b1100110000000000000010 !
b1100110000000000000010 $
b10 "
b10 #
#30
b10001000000000000000011 !
b10001000000000000000011 $
b11 "
b11 #
#40
b10101010000000000000100 !
b10101010000000000000100 $
b100 "
b100 #
#50
