Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  3 15:54:32 2021
| Host             : DESKTOP-0Q8EHNB running 64-bit major release  (build 9200)
| Command          : report_power -file top_student_power_routed.rpt -pb top_student_power_summary_routed.pb -rpx top_student_power_routed.rpx
| Design           : top_student
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.070        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.008        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 99.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |     0.002 |    10782 |       --- |             --- |
|   LUT as Logic |     0.002 |     6919 |     20800 |           33.26 |
|   CARRY4       |    <0.001 |      788 |      8150 |            9.67 |
|   Register     |    <0.001 |     1251 |     41600 |            3.01 |
|   F7/F8 Muxes  |    <0.001 |      149 |     32600 |            0.46 |
|   Others       |     0.000 |      145 |       --- |             --- |
|   BUFG         |     0.000 |        5 |        32 |           15.63 |
| Signals        |     0.002 |     8295 |       --- |             --- |
| DSPs           |     0.000 |        1 |        90 |            1.11 |
| I/O            |     0.001 |       57 |       106 |           53.77 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.070 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.014 |       0.008 |      0.006 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| top_student        |     0.008 |
|   D                |    <0.001 |
|     dut1           |     0.000 |
|     dut2           |    <0.001 |
|   D3               |    <0.001 |
|     dut1           |     0.000 |
|     dut2           |    <0.001 |
|   D4               |     0.000 |
|     dut1           |     0.000 |
|     dut2           |     0.000 |
|   DP               |    <0.001 |
|   MD               |    <0.001 |
|   OD               |    <0.001 |
|   PC               |    <0.001 |
|   SO               |     0.000 |
|   button_onbottom  |     0.000 |
|     dut1           |     0.000 |
|     dut2           |     0.000 |
|   button_ontop     |    <0.001 |
|     dut1           |    <0.001 |
|     dut2           |     0.000 |
|   ck               |    <0.001 |
|   clk11hz          |    <0.001 |
|   counts_btn_press |    <0.001 |
|   dgs              |    <0.001 |
|   dm               |    <0.001 |
|   dut3             |    <0.001 |
|   fastest          |    <0.001 |
|   fifteen          |    <0.001 |
|   five             |    <0.001 |
|   fivesecond       |    <0.001 |
|   for_fast         |    <0.001 |
|   for_medium       |    <0.001 |
|   for_slow         |    <0.001 |
|   gbl              |    <0.001 |
|   gd_or_bad_segs   |    <0.001 |
|   halfsecond       |    <0.001 |
|   levelX_segments  |    <0.001 |
|   lit_led_score    |    <0.001 |
|     led_reg[10]    |     0.000 |
|     led_reg[11]    |     0.000 |
|     led_reg[12]    |     0.000 |
|     led_reg[13]    |     0.000 |
|     led_reg[14]    |     0.000 |
|     led_reg[15]    |     0.000 |
|     led_reg[2]     |     0.000 |
|     led_reg[3]     |     0.000 |
|     led_reg[4]     |     0.000 |
|     led_reg[5]     |     0.000 |
|     led_reg[6]     |     0.000 |
|     led_reg[7]     |     0.000 |
|     led_reg[8]     |     0.000 |
|     led_reg[9]     |     0.000 |
|   map_cm           |    <0.001 |
|   mic              |    <0.001 |
|   mode             |     0.000 |
|   onesecond        |    <0.001 |
|   return4tune      |    <0.001 |
|   sample           |    <0.001 |
|   sd               |     0.000 |
|   segment_decider  |    <0.001 |
|   segments_clk_381 |    <0.001 |
|   set_for0         |    <0.001 |
|   set_for10        |    <0.001 |
|   set_for15        |    <0.001 |
|   set_for5         |    <0.001 |
|   sg               |     0.000 |
|   show_0           |    <0.001 |
|   show_10          |    <0.001 |
|   show_15          |    <0.001 |
|   show_5           |    <0.001 |
|   show_multiply_by |    <0.001 |
|   show_raw_data    |    <0.001 |
|   speed_seg        |    <0.001 |
|   ten              |    <0.001 |
|   threesecond      |    <0.001 |
|   vdt              |    <0.001 |
|   zero             |    <0.001 |
+--------------------+-----------+


