#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd38ed05af0 .scope module, "mult_man_tb" "mult_man_tb" 2 3;
 .timescale -9 -9;
P_0x7fd38ed05c60 .param/l "M" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x7fd38ed05ca0 .param/l "N" 0 2 4, +C4<00000000000000000000000000001000>;
v0x7fd390021a60_0 .var "clk", 0 0;
v0x7fd390021af0_0 .var "data_rdy", 0 0;
v0x7fd390028890_0 .var "error_flag", 0 0;
v0x7fd390028920_0 .var "mult1", 7 0;
v0x7fd3900289b0 .array "mult1_ref", 0 3, 7 0;
v0x7fd39002cec0_0 .var "mult2", 3 0;
v0x7fd39002cf50 .array "mult2_ref", 0 3, 3 0;
v0x7fd39002cfe0_0 .net "res", 11 0, L_0x7fd3900226b0;  1 drivers
v0x7fd39002d070_0 .net "res_rdy", 0 0, L_0x7fd390009da0;  1 drivers
v0x7fd39000f780_0 .var "rstn", 0 0;
E_0x7fd38ed05ce0 .event negedge, v0x7fd38ee051d0_0;
S_0x7fd38ed05d80 .scope generate, "genblk1[1]" "genblk1[1]" 2 53, 2 53 0, S_0x7fd38ed05af0;
 .timescale -9 -9;
P_0x7fd38ed05f40 .param/l "i" 0 2 53, +C4<01>;
E_0x7fd38ed05fc0 .event posedge, v0x7fd38ee051d0_0;
S_0x7fd38ed05ff0 .scope generate, "genblk1[2]" "genblk1[2]" 2 53, 2 53 0, S_0x7fd38ed05af0;
 .timescale -9 -9;
P_0x7fd38ed061c0 .param/l "i" 0 2 53, +C4<010>;
S_0x7fd38ed06250 .scope generate, "genblk1[3]" "genblk1[3]" 2 53, 2 53 0, S_0x7fd38ed05af0;
 .timescale -9 -9;
P_0x7fd38ed06430 .param/l "i" 0 2 53, +C4<011>;
S_0x7fd38ed064c0 .scope module, "u_mult" "mult_man" 2 76, 3 1 0, S_0x7fd38ed05af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "data_rdy";
    .port_info 3 /INPUT 8 "mult1";
    .port_info 4 /INPUT 4 "mult2";
    .port_info 5 /OUTPUT 1 "res_rdy";
    .port_info 6 /OUTPUT 12 "res";
P_0x7fd38ed06680 .param/l "M" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x7fd38ed066c0 .param/l "N" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x7fd3900226b0 .functor BUFZ 12, v0x7fd390021cb0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x7fd38ef63008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd390022ac0_0 .net/2u *"_ivl_9", 3 0, L_0x7fd38ef63008;  1 drivers
v0x7fd390022b50_0 .net "clk", 0 0, v0x7fd390021a60_0;  1 drivers
v0x7fd390027430_0 .net "data_rdy", 0 0, v0x7fd390021af0_0;  1 drivers
v0x7fd3900274c0_0 .net "mult1", 7 0, v0x7fd390028920_0;  1 drivers
v0x7fd390024f00 .array "mult1_acc_t", 0 3;
v0x7fd390024f00_0 .net v0x7fd390024f00 0, 11 0, v0x7fd3900277b0_0; 1 drivers
v0x7fd390024f00_1 .net v0x7fd390024f00 1, 11 0, v0x7fd390024100_0; 1 drivers
v0x7fd390024f00_2 .net v0x7fd390024f00 2, 11 0, v0x7fd39001fec0_0; 1 drivers
v0x7fd390024f00_3 .net v0x7fd390024f00 3, 11 0, v0x7fd390021cb0_0; 1 drivers
v0x7fd390024f90 .array "mult1_t", 0 3;
v0x7fd390024f90_0 .net v0x7fd390024f90 0, 11 0, v0x7fd390027840_0; 1 drivers
v0x7fd390024f90_1 .net v0x7fd390024f90 1, 11 0, v0x7fd3900241d0_0; 1 drivers
v0x7fd390024f90_2 .net v0x7fd390024f90 2, 11 0, v0x7fd390024d80_0; 1 drivers
v0x7fd390024f90_3 .net v0x7fd390024f90 3, 11 0, v0x7fd390021d40_0; 1 drivers
v0x7fd39001f6e0_0 .net "mult2", 3 0, v0x7fd39002cec0_0;  1 drivers
v0x7fd39001f770 .array "mult2_t", 0 3;
v0x7fd39001f770_0 .net v0x7fd39001f770 0, 3 0, v0x7fd3900223d0_0; 1 drivers
v0x7fd39001f770_1 .net v0x7fd39001f770 1, 3 0, v0x7fd39001d9c0_0; 1 drivers
v0x7fd39001f770_2 .net v0x7fd39001f770 2, 3 0, v0x7fd39001f550_0; 1 drivers
v0x7fd39001f770_3 .net v0x7fd39001f770 3, 3 0, v0x7fd39001f360_0; 1 drivers
v0x7fd390025160_0 .net "rdy_t", 3 0, L_0x7fd390009d00;  1 drivers
v0x7fd3900251f0_0 .net "res", 11 0, L_0x7fd3900226b0;  alias, 1 drivers
v0x7fd390022590_0 .net "res_rdy", 0 0, L_0x7fd390009da0;  alias, 1 drivers
v0x7fd390022620_0 .net "rstn", 0 0, v0x7fd39000f780_0;  1 drivers
L_0x7fd39000f810 .part L_0x7fd390009d00, 0, 1;
L_0x7fd39000f8b0 .part L_0x7fd390009d00, 1, 1;
L_0x7fd39000f950 .part L_0x7fd390009d00, 2, 1;
L_0x7fd390009c60 .concat [ 8 4 0 0], v0x7fd390028920_0, L_0x7fd38ef63008;
L_0x7fd390009d00 .concat8 [ 1 1 1 1], v0x7fd390021f60_0, v0x7fd39001d300_0, v0x7fd390024b70_0, v0x7fd39001f020_0;
L_0x7fd390009da0 .part L_0x7fd390009d00, 3, 1;
S_0x7fd38ee04ae0 .scope generate, "mult_stepx[1]" "mult_stepx[1]" 3 38, 3 38 0, S_0x7fd38ed064c0;
 .timescale 0 0;
P_0x7fd38ee04ca0 .param/l "i" 0 3 38, +C4<01>;
S_0x7fd38ee04d20 .scope module, "u_mult_step" "mult_cell" 3 40, 4 1 0, S_0x7fd38ee04ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 12 "mult1";
    .port_info 4 /INPUT 4 "mult2";
    .port_info 5 /INPUT 12 "mult1_acci";
    .port_info 6 /OUTPUT 12 "mult1_o";
    .port_info 7 /OUTPUT 4 "mult2_shift";
    .port_info 8 /OUTPUT 12 "mult1_acco";
    .port_info 9 /OUTPUT 1 "rdy";
P_0x7fd38ee04ee0 .param/l "M" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7fd38ee04f20 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fd38ee051d0_0 .net "clk", 0 0, v0x7fd390021a60_0;  alias, 1 drivers
v0x7fd39002be70_0 .net "en", 0 0, L_0x7fd39000f810;  1 drivers
v0x7fd39002c820_0 .net "mult1", 11 0, v0x7fd390027840_0;  alias, 1 drivers
v0x7fd390026da0_0 .net "mult1_acci", 11 0, v0x7fd3900277b0_0;  alias, 1 drivers
v0x7fd390024100_0 .var "mult1_acco", 11 0;
v0x7fd3900241d0_0 .var "mult1_o", 11 0;
v0x7fd3900215f0_0 .net "mult2", 3 0, v0x7fd3900223d0_0;  alias, 1 drivers
v0x7fd39001d9c0_0 .var "mult2_shift", 3 0;
v0x7fd39001d300_0 .var "rdy", 0 0;
v0x7fd39000b540_0 .net "rstn", 0 0, v0x7fd39000f780_0;  alias, 1 drivers
E_0x7fd38ee051a0/0 .event negedge, v0x7fd39000b540_0;
E_0x7fd38ee051a0/1 .event posedge, v0x7fd38ee051d0_0;
E_0x7fd38ee051a0 .event/or E_0x7fd38ee051a0/0, E_0x7fd38ee051a0/1;
S_0x7fd390028ce0 .scope generate, "mult_stepx[2]" "mult_stepx[2]" 3 38, 3 38 0, S_0x7fd38ed064c0;
 .timescale 0 0;
P_0x7fd39001f1f0 .param/l "i" 0 3 38, +C4<010>;
S_0x7fd39001f980 .scope module, "u_mult_step" "mult_cell" 3 40, 4 1 0, S_0x7fd390028ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 12 "mult1";
    .port_info 4 /INPUT 4 "mult2";
    .port_info 5 /INPUT 12 "mult1_acci";
    .port_info 6 /OUTPUT 12 "mult1_o";
    .port_info 7 /OUTPUT 4 "mult2_shift";
    .port_info 8 /OUTPUT 12 "mult1_acco";
    .port_info 9 /OUTPUT 1 "rdy";
P_0x7fd39000fda0 .param/l "M" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7fd39000fde0 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fd390026cc0_0 .net "clk", 0 0, v0x7fd390021a60_0;  alias, 1 drivers
v0x7fd390021510_0 .net "en", 0 0, L_0x7fd39000f8b0;  1 drivers
v0x7fd3900077f0_0 .net "mult1", 11 0, v0x7fd3900241d0_0;  alias, 1 drivers
v0x7fd390028190_0 .net "mult1_acci", 11 0, v0x7fd390024100_0;  alias, 1 drivers
v0x7fd39001fec0_0 .var "mult1_acco", 11 0;
v0x7fd390024d80_0 .var "mult1_o", 11 0;
v0x7fd3900221e0_0 .net "mult2", 3 0, v0x7fd39001d9c0_0;  alias, 1 drivers
v0x7fd39001f550_0 .var "mult2_shift", 3 0;
v0x7fd390024b70_0 .var "rdy", 0 0;
v0x7fd390024c00_0 .net "rstn", 0 0, v0x7fd39000f780_0;  alias, 1 drivers
S_0x7fd39001ed80 .scope generate, "mult_stepx[3]" "mult_stepx[3]" 3 38, 3 38 0, S_0x7fd38ed064c0;
 .timescale 0 0;
P_0x7fd39002cab0 .param/l "i" 0 3 38, +C4<011>;
S_0x7fd39001fc20 .scope module, "u_mult_step" "mult_cell" 3 40, 4 1 0, S_0x7fd39001ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 12 "mult1";
    .port_info 4 /INPUT 4 "mult2";
    .port_info 5 /INPUT 12 "mult1_acci";
    .port_info 6 /OUTPUT 12 "mult1_o";
    .port_info 7 /OUTPUT 4 "mult2_shift";
    .port_info 8 /OUTPUT 12 "mult1_acco";
    .port_info 9 /OUTPUT 1 "rdy";
P_0x7fd390022270 .param/l "M" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7fd3900222b0 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fd390027bd0_0 .net "clk", 0 0, v0x7fd390021a60_0;  alias, 1 drivers
v0x7fd390027c60_0 .net "en", 0 0, L_0x7fd39000f950;  1 drivers
v0x7fd390024880_0 .net "mult1", 11 0, v0x7fd390024d80_0;  alias, 1 drivers
v0x7fd390024910_0 .net "mult1_acci", 11 0, v0x7fd39001fec0_0;  alias, 1 drivers
v0x7fd390021cb0_0 .var "mult1_acco", 11 0;
v0x7fd390021d40_0 .var "mult1_o", 11 0;
v0x7fd39001f2d0_0 .net "mult2", 3 0, v0x7fd39001f550_0;  alias, 1 drivers
v0x7fd39001f360_0 .var "mult2_shift", 3 0;
v0x7fd39001f020_0 .var "rdy", 0 0;
v0x7fd39001f0b0_0 .net "rstn", 0 0, v0x7fd39000f780_0;  alias, 1 drivers
S_0x7fd390024600 .scope module, "u_mult_step0" "mult_cell" 3 21, 4 1 0, S_0x7fd38ed064c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 12 "mult1";
    .port_info 4 /INPUT 4 "mult2";
    .port_info 5 /INPUT 12 "mult1_acci";
    .port_info 6 /OUTPUT 12 "mult1_o";
    .port_info 7 /OUTPUT 4 "mult2_shift";
    .port_info 8 /OUTPUT 12 "mult1_acco";
    .port_info 9 /OUTPUT 1 "rdy";
P_0x7fd39001ff50 .param/l "M" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7fd39001ff90 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fd390022880_0 .net "clk", 0 0, v0x7fd390021a60_0;  alias, 1 drivers
v0x7fd390022910_0 .net "en", 0 0, v0x7fd390021af0_0;  alias, 1 drivers
v0x7fd390027e50_0 .net "mult1", 11 0, L_0x7fd390009c60;  1 drivers
L_0x7fd38ef63050 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd390027ee0_0 .net "mult1_acci", 11 0, L_0x7fd38ef63050;  1 drivers
v0x7fd3900277b0_0 .var "mult1_acco", 11 0;
v0x7fd390027840_0 .var "mult1_o", 11 0;
v0x7fd390022340_0 .net "mult2", 3 0, v0x7fd39002cec0_0;  alias, 1 drivers
v0x7fd3900223d0_0 .var "mult2_shift", 3 0;
v0x7fd390021f60_0 .var "rdy", 0 0;
v0x7fd390021ff0_0 .net "rstn", 0 0, v0x7fd39000f780_0;  alias, 1 drivers
    .scope S_0x7fd38ed05d80;
T_0 ;
    %wait E_0x7fd38ed05fc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd3900289b0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd3900289b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd39002cf50, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39002cf50, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd38ed05ff0;
T_1 ;
    %wait E_0x7fd38ed05fc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd3900289b0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd3900289b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd39002cf50, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39002cf50, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd38ed06250;
T_2 ;
    %wait E_0x7fd38ed05fc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd3900289b0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd3900289b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd39002cf50, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39002cf50, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd38ee04d20;
T_3 ;
    %wait E_0x7fd38ee051a0;
    %load/vec4 v0x7fd39000b540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd39001d300_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd3900241d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390024100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001d9c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd39002be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd39001d300_0, 0;
    %load/vec4 v0x7fd3900215f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd39001d9c0_0, 0;
    %load/vec4 v0x7fd39002c820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd3900241d0_0, 0;
    %load/vec4 v0x7fd3900215f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7fd390026da0_0;
    %load/vec4 v0x7fd39002c820_0;
    %add;
    %assign/vec4 v0x7fd390024100_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fd390026da0_0;
    %assign/vec4 v0x7fd390024100_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd39001d300_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd3900241d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390024100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001d9c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd39001f980;
T_4 ;
    %wait E_0x7fd38ee051a0;
    %load/vec4 v0x7fd390024c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd390024b70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390024d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd39001fec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001f550_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd390021510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd390024b70_0, 0;
    %load/vec4 v0x7fd3900221e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd39001f550_0, 0;
    %load/vec4 v0x7fd3900077f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd390024d80_0, 0;
    %load/vec4 v0x7fd3900221e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fd390028190_0;
    %load/vec4 v0x7fd3900077f0_0;
    %add;
    %assign/vec4 v0x7fd39001fec0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fd390028190_0;
    %assign/vec4 v0x7fd39001fec0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd390024b70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390024d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd39001fec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001f550_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd39001fc20;
T_5 ;
    %wait E_0x7fd38ee051a0;
    %load/vec4 v0x7fd39001f0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd39001f020_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390021d40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390021cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001f360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd390027c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd39001f020_0, 0;
    %load/vec4 v0x7fd39001f2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd39001f360_0, 0;
    %load/vec4 v0x7fd390024880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd390021d40_0, 0;
    %load/vec4 v0x7fd39001f2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fd390024910_0;
    %load/vec4 v0x7fd390024880_0;
    %add;
    %assign/vec4 v0x7fd390021cb0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fd390024910_0;
    %assign/vec4 v0x7fd390021cb0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd39001f020_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390021d40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390021cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd39001f360_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd390024600;
T_6 ;
    %wait E_0x7fd38ee051a0;
    %load/vec4 v0x7fd390021ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd390021f60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390027840_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd3900277b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd3900223d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd390022910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd390021f60_0, 0;
    %load/vec4 v0x7fd390022340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fd3900223d0_0, 0;
    %load/vec4 v0x7fd390027e50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fd390027840_0, 0;
    %load/vec4 v0x7fd390022340_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fd390027ee0_0;
    %load/vec4 v0x7fd390027e50_0;
    %add;
    %assign/vec4 v0x7fd3900277b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fd390027ee0_0;
    %assign/vec4 v0x7fd3900277b0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd390021f60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd390027840_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd3900277b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd3900223d0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd38ed05af0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd390021a60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd390021a60_0, 0, 1;
    %delay 5, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd38ed05af0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd39000f780_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd39000f780_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fd38ed05af0;
T_9 ;
    %delay 55, 0;
    %wait E_0x7fd38ed05ce0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd390021af0_0, 0, 1;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fd39002cec0_0, 0, 4;
    %pushi/vec4 32, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fd390028920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd390028920_0, 0, 8;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x7fd38ed05af0;
T_10 ;
    %wait E_0x7fd38ed05fc0;
    %load/vec4 v0x7fd390028920_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd3900289b0, 0, 4;
    %load/vec4 v0x7fd39002cec0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39002cf50, 0, 4;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fd38ed05af0;
T_11 ;
    %wait E_0x7fd38ed05fc0;
    %delay 1, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd3900289b0, 4;
    %pad/u 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fd39002cf50, 4;
    %pad/u 12;
    %mul;
    %load/vec4 v0x7fd39002cfe0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd39002d070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd390028890_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd390028890_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd38ed05af0;
T_12 ;
    %vpi_call 2 88 "$dumpfile", "mult_man_tb.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fd38ed05af0;
T_13 ;
T_13.0 ;
    %delay 100, 0;
    %vpi_func 2 96 "$time" 64 {0 0 0};
    %cmpi/u 10000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.1, 5;
    %vpi_call 2 96 "$finish" {0 0 0};
T_13.1 ;
    %jmp T_13.0;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mult_man_tb.sv";
    "mult_man.v";
    "mult_cell.v";
