<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4940" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4940{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4940{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4940{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4940{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4940{left:201px;bottom:976px;letter-spacing:-0.15px;}
#t6_4940{left:201px;bottom:959px;letter-spacing:-0.15px;}
#t7_4940{left:201px;bottom:943px;letter-spacing:-0.15px;}
#t8_4940{left:201px;bottom:926px;letter-spacing:-0.15px;}
#t9_4940{left:201px;bottom:909px;letter-spacing:-0.15px;}
#ta_4940{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tb_4940{left:189px;bottom:854px;letter-spacing:-0.14px;}
#tc_4940{left:201px;bottom:833px;letter-spacing:-0.12px;}
#td_4940{left:201px;bottom:816px;letter-spacing:-0.12px;}
#te_4940{left:201px;bottom:799px;letter-spacing:-0.12px;}
#tf_4940{left:201px;bottom:782px;letter-spacing:-0.12px;}
#tg_4940{left:189px;bottom:749px;letter-spacing:-0.14px;}
#th_4940{left:189px;bottom:727px;letter-spacing:-0.14px;}
#ti_4940{left:189px;bottom:706px;letter-spacing:-0.14px;}
#tj_4940{left:189px;bottom:684px;letter-spacing:-0.14px;}
#tk_4940{left:189px;bottom:663px;letter-spacing:-0.13px;}
#tl_4940{left:189px;bottom:642px;letter-spacing:-0.14px;}
#tm_4940{left:417px;bottom:998px;letter-spacing:-0.11px;}
#tn_4940{left:429px;bottom:976px;letter-spacing:-0.15px;}
#to_4940{left:429px;bottom:959px;letter-spacing:-0.15px;}
#tp_4940{left:429px;bottom:943px;letter-spacing:-0.16px;}
#tq_4940{left:429px;bottom:926px;letter-spacing:-0.16px;}
#tr_4940{left:429px;bottom:909px;letter-spacing:-0.15px;}
#ts_4940{left:417px;bottom:875px;letter-spacing:-0.11px;}
#tt_4940{left:417px;bottom:854px;letter-spacing:-0.11px;}
#tu_4940{left:429px;bottom:833px;letter-spacing:-0.12px;}
#tv_4940{left:429px;bottom:816px;letter-spacing:-0.17px;word-spacing:0.03px;}
#tw_4940{left:429px;bottom:799px;letter-spacing:-0.17px;word-spacing:0.03px;}
#tx_4940{left:429px;bottom:782px;letter-spacing:-0.13px;}
#ty_4940{left:417px;bottom:749px;letter-spacing:-0.11px;}
#tz_4940{left:417px;bottom:727px;letter-spacing:-0.12px;}
#t10_4940{left:417px;bottom:706px;letter-spacing:-0.11px;}
#t11_4940{left:417px;bottom:684px;letter-spacing:-0.12px;}
#t12_4940{left:417px;bottom:663px;letter-spacing:-0.12px;}
#t13_4940{left:417px;bottom:642px;letter-spacing:-0.11px;}
#t14_4940{left:417px;bottom:620px;}
#t15_4940{left:81px;bottom:596px;letter-spacing:-0.16px;}
#t16_4940{left:142px;bottom:596px;letter-spacing:-0.16px;}
#t17_4940{left:189px;bottom:596px;letter-spacing:-0.15px;}
#t18_4940{left:417px;bottom:596px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4940{left:81px;bottom:571px;letter-spacing:-0.16px;}
#t1a_4940{left:142px;bottom:571px;letter-spacing:-0.17px;}
#t1b_4940{left:189px;bottom:571px;letter-spacing:-0.15px;}
#t1c_4940{left:417px;bottom:571px;letter-spacing:-0.11px;}
#t1d_4940{left:81px;bottom:547px;letter-spacing:-0.16px;}
#t1e_4940{left:142px;bottom:547px;letter-spacing:-0.16px;}
#t1f_4940{left:189px;bottom:547px;letter-spacing:-0.15px;}
#t1g_4940{left:417px;bottom:547px;letter-spacing:-0.11px;}
#t1h_4940{left:81px;bottom:522px;letter-spacing:-0.17px;}
#t1i_4940{left:142px;bottom:522px;letter-spacing:-0.17px;}
#t1j_4940{left:189px;bottom:522px;letter-spacing:-0.15px;}
#t1k_4940{left:417px;bottom:522px;letter-spacing:-0.11px;}
#t1l_4940{left:81px;bottom:498px;letter-spacing:-0.18px;}
#t1m_4940{left:142px;bottom:498px;letter-spacing:-0.15px;}
#t1n_4940{left:189px;bottom:498px;letter-spacing:-0.17px;}
#t1o_4940{left:417px;bottom:498px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#t1p_4940{left:417px;bottom:481px;letter-spacing:-0.11px;}
#t1q_4940{left:417px;bottom:464px;letter-spacing:-0.12px;}
#t1r_4940{left:417px;bottom:448px;letter-spacing:-0.11px;}
#t1s_4940{left:81px;bottom:423px;letter-spacing:-0.16px;}
#t1t_4940{left:142px;bottom:423px;letter-spacing:-0.17px;}
#t1u_4940{left:189px;bottom:423px;letter-spacing:-0.15px;}
#t1v_4940{left:417px;bottom:423px;letter-spacing:-0.11px;}
#t1w_4940{left:417px;bottom:406px;letter-spacing:-0.11px;}
#t1x_4940{left:417px;bottom:389px;letter-spacing:-0.09px;}
#t1y_4940{left:81px;bottom:365px;letter-spacing:-0.16px;}
#t1z_4940{left:142px;bottom:365px;letter-spacing:-0.16px;}
#t20_4940{left:189px;bottom:365px;letter-spacing:-0.13px;}
#t21_4940{left:417px;bottom:365px;letter-spacing:-0.12px;}
#t22_4940{left:189px;bottom:341px;letter-spacing:-0.11px;}
#t23_4940{left:417px;bottom:341px;letter-spacing:-0.12px;}
#t24_4940{left:417px;bottom:319px;letter-spacing:-0.11px;}
#t25_4940{left:189px;bottom:295px;letter-spacing:-0.14px;}
#t26_4940{left:417px;bottom:295px;letter-spacing:-0.13px;}
#t27_4940{left:417px;bottom:273px;letter-spacing:-0.11px;}
#t28_4940{left:189px;bottom:249px;letter-spacing:-0.12px;}
#t29_4940{left:417px;bottom:249px;letter-spacing:-0.15px;}
#t2a_4940{left:417px;bottom:228px;letter-spacing:-0.11px;}
#t2b_4940{left:189px;bottom:203px;letter-spacing:-0.11px;}
#t2c_4940{left:417px;bottom:203px;letter-spacing:-0.11px;}
#t2d_4940{left:417px;bottom:182px;letter-spacing:-0.11px;}
#t2e_4940{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_4940{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2g_4940{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2h_4940{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2i_4940{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2j_4940{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2k_4940{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_4940{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2m_4940{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4940{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4940{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4940{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4940{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4940{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4940" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4940Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4940" style="-webkit-user-select: none;"><object width="935" height="1210" data="4940/4940.svg" type="image/svg+xml" id="pdf4940" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4940" class="t s1_4940">2-418 </span><span id="t2_4940" class="t s1_4940">Vol. 4 </span>
<span id="t3_4940" class="t s2_4940">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4940" class="t s3_4940">BBL_CR_CTL3[17:13 </span>
<span id="t5_4940" class="t s3_4940">00001 </span>
<span id="t6_4940" class="t s3_4940">00010 </span>
<span id="t7_4940" class="t s3_4940">00100 </span>
<span id="t8_4940" class="t s3_4940">01000 </span>
<span id="t9_4940" class="t s3_4940">10000 </span>
<span id="ta_4940" class="t s3_4940">BBL_CR_CTL3[12:11] </span>
<span id="tb_4940" class="t s3_4940">BBL_CR_CTL3[10:9] </span>
<span id="tc_4940" class="t s3_4940">00 </span>
<span id="td_4940" class="t s3_4940">01 </span>
<span id="te_4940" class="t s3_4940">10 </span>
<span id="tf_4940" class="t s3_4940">11 </span>
<span id="tg_4940" class="t s3_4940">BBL_CR_CTL3[8] </span>
<span id="th_4940" class="t s3_4940">BBL_CR_CTL3[7] </span>
<span id="ti_4940" class="t s3_4940">BBL_CR_CTL3[6] </span>
<span id="tj_4940" class="t s3_4940">BBL_CR_CTL3[5] </span>
<span id="tk_4940" class="t s3_4940">BBL_CR_CTL3[4:1] </span>
<span id="tl_4940" class="t s3_4940">BBL_CR_CTL3[0] </span>
<span id="tm_4940" class="t s3_4940">Cache size per bank (read/write) </span>
<span id="tn_4940" class="t s3_4940">256KBytes </span>
<span id="to_4940" class="t s3_4940">512KBytes </span>
<span id="tp_4940" class="t s3_4940">1MByte </span>
<span id="tq_4940" class="t s3_4940">2MByte </span>
<span id="tr_4940" class="t s3_4940">4MBytes </span>
<span id="ts_4940" class="t s3_4940">Number of L2 banks (read only) </span>
<span id="tt_4940" class="t s3_4940">L2 Associativity (read only) </span>
<span id="tu_4940" class="t s3_4940">Direct Mapped </span>
<span id="tv_4940" class="t s3_4940">2 Way </span>
<span id="tw_4940" class="t s3_4940">4 Way </span>
<span id="tx_4940" class="t s3_4940">Reserved </span>
<span id="ty_4940" class="t s3_4940">L2 Enabled (read/write) </span>
<span id="tz_4940" class="t s3_4940">CRTN Parity Check Enable (read/write) </span>
<span id="t10_4940" class="t s3_4940">Address Parity Check Enable (read/write) </span>
<span id="t11_4940" class="t s3_4940">ECC Check Enable (read/write) </span>
<span id="t12_4940" class="t s3_4940">L2 Cache Latency (read/write) </span>
<span id="t13_4940" class="t s3_4940">L2 Configured (read/write </span>
<span id="t14_4940" class="t s3_4940">) </span>
<span id="t15_4940" class="t s3_4940">174H </span><span id="t16_4940" class="t s3_4940">372 </span><span id="t17_4940" class="t s3_4940">SYSENTER_CS_MSR </span><span id="t18_4940" class="t s3_4940">CS register target for CPL 0 code </span>
<span id="t19_4940" class="t s3_4940">175H </span><span id="t1a_4940" class="t s3_4940">373 </span><span id="t1b_4940" class="t s3_4940">SYSENTER_ESP_MSR </span><span id="t1c_4940" class="t s3_4940">Stack pointer for CPL 0 stack </span>
<span id="t1d_4940" class="t s3_4940">176H </span><span id="t1e_4940" class="t s3_4940">374 </span><span id="t1f_4940" class="t s3_4940">SYSENTER_EIP_MSR </span><span id="t1g_4940" class="t s3_4940">CPL 0 code entry point </span>
<span id="t1h_4940" class="t s3_4940">179H </span><span id="t1i_4940" class="t s3_4940">377 </span><span id="t1j_4940" class="t s3_4940">MCG_CAP </span><span id="t1k_4940" class="t s3_4940">Machine Check Global Control Register </span>
<span id="t1l_4940" class="t s3_4940">17AH </span><span id="t1m_4940" class="t s3_4940">378 </span><span id="t1n_4940" class="t s3_4940">MCG_STATUS </span><span id="t1o_4940" class="t s3_4940">Machine Check Error Reporting Register - contains information related to a </span>
<span id="t1p_4940" class="t s3_4940">machine-check error if its VAL (valid) flag is set. Software is responsible </span>
<span id="t1q_4940" class="t s3_4940">for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; </span>
<span id="t1r_4940" class="t s3_4940">writing 1s to them causes a general-protection exception. </span>
<span id="t1s_4940" class="t s3_4940">17BH </span><span id="t1t_4940" class="t s3_4940">379 </span><span id="t1u_4940" class="t s3_4940">MCG_CTL </span><span id="t1v_4940" class="t s3_4940">Machine Check Error Reporting Register - controls signaling of #MC for </span>
<span id="t1w_4940" class="t s3_4940">errors produced by a particular hardware unit (or group of hardware </span>
<span id="t1x_4940" class="t s3_4940">units). </span>
<span id="t1y_4940" class="t s3_4940">186H </span><span id="t1z_4940" class="t s3_4940">390 </span><span id="t20_4940" class="t s3_4940">PerfEvtSel0 (EVNTSEL0) </span><span id="t21_4940" class="t s3_4940">Performance Event Select Register 0 (R/W) </span>
<span id="t22_4940" class="t s3_4940">7:0 </span><span id="t23_4940" class="t s3_4940">Event Select </span>
<span id="t24_4940" class="t s3_4940">Refer to Performance Counter section for a list of event encodings. </span>
<span id="t25_4940" class="t s3_4940">15:8 </span><span id="t26_4940" class="t s3_4940">UMASK (Unit Mask) </span>
<span id="t27_4940" class="t s3_4940">Unit mask register set to 0 to enable all count options. </span>
<span id="t28_4940" class="t s3_4940">16 </span><span id="t29_4940" class="t s3_4940">USER </span>
<span id="t2a_4940" class="t s3_4940">Controls the counting of events at Privilege levels of 1, 2, and 3. </span>
<span id="t2b_4940" class="t s3_4940">17 </span><span id="t2c_4940" class="t s3_4940">OS </span>
<span id="t2d_4940" class="t s3_4940">Controls the counting of events at Privilege level of 0. </span>
<span id="t2e_4940" class="t s4_4940">Table 2-60. </span><span id="t2f_4940" class="t s4_4940">MSRs in the P6 Family Processors </span><span id="t2g_4940" class="t s4_4940">(Contd.) </span>
<span id="t2h_4940" class="t s5_4940">Register </span>
<span id="t2i_4940" class="t s5_4940">Address </span><span id="t2j_4940" class="t s5_4940">Register Name / Bit Fields </span><span id="t2k_4940" class="t s5_4940">Bit Description </span>
<span id="t2l_4940" class="t s5_4940">Hex </span><span id="t2m_4940" class="t s5_4940">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
