INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'rares' on host 'desktop-uvh7sf5' (Windows NT_amd64 version 6.2) on Mon Feb 07 13:44:34 +0200 2022
INFO: [HLS 200-10] In directory 'C:/Users/rares/Desktop/Teme_practice_de_trimis_la_CN/Tema_practica_alarma_pentru_CN'
Sourcing Tcl script 'C:/Users/rares/Desktop/Teme_practice_de_trimis_la_CN/Tema_practica_alarma_pentru_CN/alarma-hls/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project alarma-hls 
INFO: [HLS 200-10] Opening project 'C:/Users/rares/Desktop/Teme_practice_de_trimis_la_CN/Tema_practica_alarma_pentru_CN/alarma-hls'.
INFO: [HLS 200-1510] Running: set_top alarma 
INFO: [HLS 200-1510] Running: add_files alarma.cpp 
INFO: [HLS 200-10] Adding design file 'alarma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb alarma_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'alarma_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb alarma.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'alarma.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/rares/Desktop/Teme_practice_de_trimis_la_CN/Tema_practica_alarma_pentru_CN/alarma-hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name alarma alarma 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../alarma_test.cpp in debug mode
   Compiling ../../../../alarma.cpp in debug mode
   Generating csim.exe
In file included from D:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from ../../../../alarma_test.cpp:2:
D:/Xilinx/Vitis_HLS/2020.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from ../../../../alarma_test.cpp:2:
D:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from ../../../../alarma.cpp:1:
D:/Xilinx/Vitis_HLS/2020.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from D:/Xilinx/Vitis_HLS/2020.2/include/ap_int.h:55,
                 from ../../../../alarma.cpp:1:
D:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Noul registru este : 45184   Registrul initial este : 45184         Cod bec3 este : 255  7segmente asteptat : 255        Cod bec2 este : 192  7segmente asteptat : 192        Cod bec1 este : 171  7segmente asteptat : 171
Noul registru este : 53376   Registrul initial este : 41088         Cod bec3 este : 134  7segmente asteptat : 134        Cod bec2 este : 164  7segmente asteptat : 164        Cod bec1 este : 192  7segmente asteptat : 192
Noul registru este : 53312   Registrul initial este : 36928         Cod bec3 este : 134  7segmente asteptat : 134        Cod bec2 este : 249  7segmente asteptat : 249        Cod bec1 este : 192  7segmente asteptat : 192
Noul registru este : 53252   Registrul initial este : 40964         Cod bec3 este : 134  7segmente asteptat : 134        Cod bec2 este : 192  7segmente asteptat : 192        Cod bec1 este : 176  7segmente asteptat : 176
Noul registru este : 53250   Registrul initial este : 40962         Cod bec3 este : 134  7segmente asteptat : 134        Cod bec2 este : 192  7segmente asteptat : 192        Cod bec1 este : 164  7segmente asteptat : 164
Noul registru este : 53249   Registrul initial este : 40961         Cod bec3 este : 134  7segmente asteptat : 134        Cod bec2 este : 192  7segmente asteptat : 192        Cod bec1 este : 249  7segmente asteptat : 249
Test trecut cu succes !
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.908 seconds; current allocated memory: 97.584 MB.
