<map id="lib/Target/AMDGPU/R600Subtarget.h" name="lib/Target/AMDGPU/R600Subtarget.h">
<area shape="rect" id="node1" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="3084,5,3323,32"/>
<area shape="rect" id="node2" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1342,80,1563,121"/>
<area shape="rect" id="node3" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="1587,80,1822,121"/>
<area shape="rect" id="node17" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1846,87,2147,114"/>
<area shape="rect" id="node18" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2172,80,2371,121"/>
<area shape="rect" id="node19" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2395,80,2609,121"/>
<area shape="rect" id="node20" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2633,80,2848,121"/>
<area shape="rect" id="node21" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="2872,80,3071,121"/>
<area shape="rect" id="node22" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="3095,80,3311,121"/>
<area shape="rect" id="node23" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="3336,80,3545,121"/>
<area shape="rect" id="node24" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="3569,80,3768,121"/>
<area shape="rect" id="node25" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="3793,80,3987,121"/>
<area shape="rect" id="node26" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="4011,80,4233,121"/>
<area shape="rect" id="node27" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="4257,80,4480,121"/>
<area shape="rect" id="node28" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="4504,87,4761,114"/>
<area shape="rect" id="node29" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="4785,80,5005,121"/>
<area shape="rect" id="node4" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="5,169,244,211"/>
<area shape="rect" id="node5" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="268,169,523,211"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="547,169,769,211"/>
<area shape="rect" id="node7" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="793,169,1024,211"/>
<area shape="rect" id="node8" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1048,169,1308,211"/>
<area shape="rect" id="node9" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1332,169,1555,211"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1579,169,1830,211"/>
<area shape="rect" id="node11" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="1854,169,2097,211"/>
<area shape="rect" id="node12" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2121,177,2400,203"/>
<area shape="rect" id="node13" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2425,169,2659,211"/>
<area shape="rect" id="node14" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="2683,169,2918,211"/>
<area shape="rect" id="node15" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="2943,169,3120,211"/>
<area shape="rect" id="node16" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3145,169,3347,211"/>
</map>
