<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>AT91x40<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Register definitions.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for AT91x40:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91x40.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91x40_map">
<map name="group____xg__nut__arch__arm__at91x40_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g3be6c12e68d7fb624dbe792805295160">EBI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFE00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EBI base address.  <a href="#g3be6c12e68d7fb624dbe792805295160"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g58286ffaa95690ce2de88c9b7149d8d2">SF_BASE</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Special function register base address.  <a href="#g58286ffaa95690ce2de88c9b7149d8d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address.  <a href="#g86162ab3f740db9026c1320d46938b4d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address.  <a href="#gc0876dab14e1a1017ec198c230ada762"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TC base address.  <a href="#g06e62ae0435abbcb3fb1150edd27ea74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9f972601deb493f9c0897db196d19061">PIO_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO base address.  <a href="#g9f972601deb493f9c0897db196d19061"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g22e481115ab80c32f40c71e0b0351bea">PS_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PS base address.  <a href="#g22e481115ab80c32f40c71e0b0351bea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9afb36ea9e822cb488983bf7c53ccb7a">WD_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFF8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address.  <a href="#g9afb36ea9e822cb488983bf7c53ccb7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset.  <a href="#g9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gd417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset.  <a href="#gd417b7a5db47291c51c61cd4794a8fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#g53d79bc36b0947d23aa03d10861331b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gcc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset.  <a href="#gcc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>

<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt ID.  <a href="#g8b68e69dab74b6e96bfb83449bf36ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf8329c1435901a38f4a7eccb2d53a8b9">SWIRQ_ID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software interrupt ID.  <a href="#gf8329c1435901a38f4a7eccb2d53a8b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 ID.  <a href="#gea2b4def6f333bf12e9ad77d5f97d3ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 ID.  <a href="#g3195ad24b74a05eed40fdd6d481fd79a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#ge8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 0 ID.  <a href="#ge8d162c6112aa589270dd080ff87b97e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 1 ID.  <a href="#gf56431cefe6df0cb68d9dc8501ba9e2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g16c644de948c39619ada7450acff7e57">TC2_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 2 ID.  <a href="#g16c644de948c39619ada7450acff7e57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gf1c8cea8785b03cb182dda29b5673315">WDI_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog interrupt ID.  <a href="#gf1c8cea8785b03cb182dda29b5673315"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g83389132025aafc9b3fda53d3b8201d4">PIO_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="#g83389132025aafc9b3fda53d3b8201d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 ID.  <a href="#g4b4803976b78fdb0574b8eedc448d927"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gc7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 ID.  <a href="#gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#gbd9334e3ff0a5d6b2b43bdfea0639f67">IRQ2_ID</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 2 ID.  <a href="#gbd9334e3ff0a5d6b2b43bdfea0639f67"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g5179cdbd56a6eb9094db9b65439f4c53">P15_RXD0</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g100a12b8addec12d883e2c6cca1f8de3">P14_TXD0</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g9f603848b4349bb8d56265195d21614f">P13_SCK0</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g12f18e5153c449373627947636fa1f96">P22_RXD1</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g6031f3679710ef46baa04328c2f2fea0">P21_TXD1</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91x40.html#g38372ae46b5e6b76ed3dc03af4ba7826">P20_SCK1</a>&nbsp;&nbsp;&nbsp;20</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Register definitions. 
<p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g8b68e69dab74b6e96bfb83449bf36ffb"></a><!-- doxytag: member="at91x40.h::FIQ_ID" ref="g8b68e69dab74b6e96bfb83449bf36ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_ID&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast interrupt ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00092">92</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf8329c1435901a38f4a7eccb2d53a8b9"></a><!-- doxytag: member="at91x40.h::SWIRQ_ID" ref="gf8329c1435901a38f4a7eccb2d53a8b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SWIRQ_ID&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software interrupt ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00093">93</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gea2b4def6f333bf12e9ad77d5f97d3ca"></a><!-- doxytag: member="at91x40.h::US0_ID" ref="gea2b4def6f333bf12e9ad77d5f97d3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_ID&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 0 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00094">94</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3195ad24b74a05eed40fdd6d481fd79a"></a><!-- doxytag: member="at91x40.h::US1_ID" ref="g3195ad24b74a05eed40fdd6d481fd79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_ID&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 1 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00095">95</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge8d162c6112aa589270dd080ff87b97e"></a><!-- doxytag: member="at91x40.h::TC0_ID" ref="ge8d162c6112aa589270dd080ff87b97e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC0_ID&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer 0 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00096">96</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf56431cefe6df0cb68d9dc8501ba9e2b"></a><!-- doxytag: member="at91x40.h::TC1_ID" ref="gf56431cefe6df0cb68d9dc8501ba9e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC1_ID&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer 1 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00097">97</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g16c644de948c39619ada7450acff7e57"></a><!-- doxytag: member="at91x40.h::TC2_ID" ref="g16c644de948c39619ada7450acff7e57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC2_ID&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer 2 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00098">98</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf1c8cea8785b03cb182dda29b5673315"></a><!-- doxytag: member="at91x40.h::WDI_ID" ref="gf1c8cea8785b03cb182dda29b5673315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDI_ID&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog interrupt ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00099">99</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g83389132025aafc9b3fda53d3b8201d4"></a><!-- doxytag: member="at91x40.h::PIO_ID" ref="g83389132025aafc9b3fda53d3b8201d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_ID&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parallel I/O controller ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00100">100</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

<p>Referenced by <a class="el" href="gpio__at91_8c-source.html#l00475">GpioPortConfigSet()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4b4803976b78fdb0574b8eedc448d927"></a><!-- doxytag: member="at91x40.h::IRQ0_ID" ref="g4b4803976b78fdb0574b8eedc448d927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ0_ID&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External interrupt 0 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00101">101</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><!-- doxytag: member="at91x40.h::IRQ1_ID" ref="gc7ad7cadea6f7257b3b9950f6d9ce26d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ1_ID&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External interrupt 1 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00102">102</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbd9334e3ff0a5d6b2b43bdfea0639f67"></a><!-- doxytag: member="at91x40.h::IRQ2_ID" ref="gbd9334e3ff0a5d6b2b43bdfea0639f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ2_ID&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External interrupt 2 ID. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00103">103</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3be6c12e68d7fb624dbe792805295160"></a><!-- doxytag: member="at91x40.h::EBI_BASE" ref="g3be6c12e68d7fb624dbe792805295160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_BASE&nbsp;&nbsp;&nbsp;0xFFE00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EBI base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00106">106</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g58286ffaa95690ce2de88c9b7149d8d2"></a><!-- doxytag: member="at91x40.h::SF_BASE" ref="g58286ffaa95690ce2de88c9b7149d8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SF_BASE&nbsp;&nbsp;&nbsp;0xFFF00000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Special function register base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00107">107</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91x40.h::USART1_BASE" ref="g86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&nbsp;&nbsp;&nbsp;0xFFFCC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 1 base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00108">108</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91x40.h::USART0_BASE" ref="gc0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&nbsp;&nbsp;&nbsp;0xFFFD0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 0 base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00109">109</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91x40.h::TC_BASE" ref="g06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&nbsp;&nbsp;&nbsp;0xFFFE0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TC base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00110">110</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f972601deb493f9c0897db196d19061"></a><!-- doxytag: member="at91x40.h::PIO_BASE" ref="g9f972601deb493f9c0897db196d19061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_BASE&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00111">111</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g22e481115ab80c32f40c71e0b0351bea"></a><!-- doxytag: member="at91x40.h::PS_BASE" ref="g22e481115ab80c32f40c71e0b0351bea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PS_BASE&nbsp;&nbsp;&nbsp;0xFFFF4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PS base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00112">112</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9afb36ea9e822cb488983bf7c53ccb7a"></a><!-- doxytag: member="at91x40.h::WD_BASE" ref="g9afb36ea9e822cb488983bf7c53ccb7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WD_BASE&nbsp;&nbsp;&nbsp;0xFFFF8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watch Dog register base address. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00113">113</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91x40.h::AIC_BASE" ref="g73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&nbsp;&nbsp;&nbsp;0xFFFFF000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AIC base address. 
<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00114">114</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91x40.h::PERIPH_RPR_OFF" ref="g9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00116">116</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91x40.h::PERIPH_RCR_OFF" ref="gd417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&nbsp;&nbsp;&nbsp;0x00000034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00117">117</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91x40.h::PERIPH_TPR_OFF" ref="g53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&nbsp;&nbsp;&nbsp;0x00000038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00118">118</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91x40.h::PERIPH_TCR_OFF" ref="gcc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&nbsp;&nbsp;&nbsp;0x0000003C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00119">119</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91x40.h::USART_HAS_PDC" ref="gc8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00121">121</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5179cdbd56a6eb9094db9b65439f4c53"></a><!-- doxytag: member="at91x40.h::P15_RXD0" ref="g5179cdbd56a6eb9094db9b65439f4c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P15_RXD0&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00134">134</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g100a12b8addec12d883e2c6cca1f8de3"></a><!-- doxytag: member="at91x40.h::P14_TXD0" ref="g100a12b8addec12d883e2c6cca1f8de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P14_TXD0&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00135">135</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f603848b4349bb8d56265195d21614f"></a><!-- doxytag: member="at91x40.h::P13_SCK0" ref="g9f603848b4349bb8d56265195d21614f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P13_SCK0&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00136">136</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12f18e5153c449373627947636fa1f96"></a><!-- doxytag: member="at91x40.h::P22_RXD1" ref="g12f18e5153c449373627947636fa1f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P22_RXD1&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00138">138</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6031f3679710ef46baa04328c2f2fea0"></a><!-- doxytag: member="at91x40.h::P21_TXD1" ref="g6031f3679710ef46baa04328c2f2fea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P21_TXD1&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00139">139</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g38372ae46b5e6b76ed3dc03af4ba7826"></a><!-- doxytag: member="at91x40.h::P20_SCK1" ref="g38372ae46b5e6b76ed3dc03af4ba7826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P20_SCK1&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91x40_8h-source.html#l00140">140</a> of file <a class="el" href="at91x40_8h-source.html">at91x40.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
