/// Auto-generated bit field definitions for TWI0
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::twi0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TWI0 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Send a START Condition
    /// Position: 0, Width: 1
    /// Access: write-only
    using START = BitField<0, 1>;
    constexpr uint32_t START_Pos = 0;
    constexpr uint32_t START_Msk = START::mask;

    /// Send a STOP Condition
    /// Position: 1, Width: 1
    /// Access: write-only
    using STOP = BitField<1, 1>;
    constexpr uint32_t STOP_Pos = 1;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// TWI Master Mode Enabled
    /// Position: 2, Width: 1
    /// Access: write-only
    using MSEN = BitField<2, 1>;
    constexpr uint32_t MSEN_Pos = 2;
    constexpr uint32_t MSEN_Msk = MSEN::mask;

    /// TWI Master Mode Disabled
    /// Position: 3, Width: 1
    /// Access: write-only
    using MSDIS = BitField<3, 1>;
    constexpr uint32_t MSDIS_Pos = 3;
    constexpr uint32_t MSDIS_Msk = MSDIS::mask;

    /// TWI Slave Mode Enabled
    /// Position: 4, Width: 1
    /// Access: write-only
    using SVEN = BitField<4, 1>;
    constexpr uint32_t SVEN_Pos = 4;
    constexpr uint32_t SVEN_Msk = SVEN::mask;

    /// TWI Slave Mode Disabled
    /// Position: 5, Width: 1
    /// Access: write-only
    using SVDIS = BitField<5, 1>;
    constexpr uint32_t SVDIS_Pos = 5;
    constexpr uint32_t SVDIS_Msk = SVDIS::mask;

    /// SMBUS Quick Command
    /// Position: 6, Width: 1
    /// Access: write-only
    using QUICK = BitField<6, 1>;
    constexpr uint32_t QUICK_Pos = 6;
    constexpr uint32_t QUICK_Msk = QUICK::mask;

    /// Software Reset
    /// Position: 7, Width: 1
    /// Access: write-only
    using SWRST = BitField<7, 1>;
    constexpr uint32_t SWRST_Pos = 7;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// MMR - Master Mode Register
namespace mmr {
    /// Internal Device Address Size
    /// Position: 8, Width: 2
    /// Access: read-write
    using IADRSZ = BitField<8, 2>;
    constexpr uint32_t IADRSZ_Pos = 8;
    constexpr uint32_t IADRSZ_Msk = IADRSZ::mask;
    /// Enumerated values for IADRSZ
    namespace iadrsz {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t 1_BYTE = 1;
        constexpr uint32_t 2_BYTE = 2;
        constexpr uint32_t 3_BYTE = 3;
    }

    /// Master Read Direction
    /// Position: 12, Width: 1
    /// Access: read-write
    using MREAD = BitField<12, 1>;
    constexpr uint32_t MREAD_Pos = 12;
    constexpr uint32_t MREAD_Msk = MREAD::mask;

    /// Device Address
    /// Position: 16, Width: 7
    /// Access: read-write
    using DADR = BitField<16, 7>;
    constexpr uint32_t DADR_Pos = 16;
    constexpr uint32_t DADR_Msk = DADR::mask;

}  // namespace mmr

/// SMR - Slave Mode Register
namespace smr {
    /// Slave Address
    /// Position: 16, Width: 7
    /// Access: read-write
    using SADR = BitField<16, 7>;
    constexpr uint32_t SADR_Pos = 16;
    constexpr uint32_t SADR_Msk = SADR::mask;

}  // namespace smr

/// IADR - Internal Address Register
namespace iadr {
    /// Internal Address
    /// Position: 0, Width: 24
    /// Access: read-write
    using IADR = BitField<0, 24>;
    constexpr uint32_t IADR_Pos = 0;
    constexpr uint32_t IADR_Msk = IADR::mask;

}  // namespace iadr

/// CWGR - Clock Waveform Generator Register
namespace cwgr {
    /// Clock Low Divider
    /// Position: 0, Width: 8
    /// Access: read-write
    using CLDIV = BitField<0, 8>;
    constexpr uint32_t CLDIV_Pos = 0;
    constexpr uint32_t CLDIV_Msk = CLDIV::mask;

    /// Clock High Divider
    /// Position: 8, Width: 8
    /// Access: read-write
    using CHDIV = BitField<8, 8>;
    constexpr uint32_t CHDIV_Pos = 8;
    constexpr uint32_t CHDIV_Msk = CHDIV::mask;

    /// Clock Divider
    /// Position: 16, Width: 3
    /// Access: read-write
    using CKDIV = BitField<16, 3>;
    constexpr uint32_t CKDIV_Pos = 16;
    constexpr uint32_t CKDIV_Msk = CKDIV::mask;

}  // namespace cwgr

/// SR - Status Register
namespace sr {
    /// Transmission Completed (automatically set / reset)
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready (automatically set / reset)
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready (automatically set / reset)
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Read (automatically set / reset)
    /// Position: 3, Width: 1
    /// Access: read-only
    using SVREAD = BitField<3, 1>;
    constexpr uint32_t SVREAD_Pos = 3;
    constexpr uint32_t SVREAD_Msk = SVREAD::mask;

    /// Slave Access (automatically set / reset)
    /// Position: 4, Width: 1
    /// Access: read-only
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access (clear on read)
    /// Position: 5, Width: 1
    /// Access: read-only
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error (clear on read)
    /// Position: 6, Width: 1
    /// Access: read-only
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Not Acknowledged (clear on read)
    /// Position: 8, Width: 1
    /// Access: read-only
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost (clear on read)
    /// Position: 9, Width: 1
    /// Access: read-only
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State (automatically set / reset)
    /// Position: 10, Width: 1
    /// Access: read-only
    using SCLWS = BitField<10, 1>;
    constexpr uint32_t SCLWS_Pos = 10;
    constexpr uint32_t SCLWS_Msk = SCLWS::mask;

    /// End Of Slave Access (clear on read)
    /// Position: 11, Width: 1
    /// Access: read-only
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// End of RX buffer
    /// Position: 12, Width: 1
    /// Access: read-only
    using ENDRX = BitField<12, 1>;
    constexpr uint32_t ENDRX_Pos = 12;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of TX buffer
    /// Position: 13, Width: 1
    /// Access: read-only
    using ENDTX = BitField<13, 1>;
    constexpr uint32_t ENDTX_Pos = 13;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// RX Buffer Full
    /// Position: 14, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<14, 1>;
    constexpr uint32_t RXBUFF_Pos = 14;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// TX Buffer Empty
    /// Position: 15, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<15, 1>;
    constexpr uint32_t TXBUFE_Pos = 15;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Transmission Completed Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Not Acknowledge Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// End of Receive Buffer Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using ENDRX = BitField<12, 1>;
    constexpr uint32_t ENDRX_Pos = 12;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Buffer Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using ENDTX = BitField<13, 1>;
    constexpr uint32_t ENDTX_Pos = 13;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Receive Buffer Full Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<14, 1>;
    constexpr uint32_t RXBUFF_Pos = 14;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Transmit Buffer Empty Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<15, 1>;
    constexpr uint32_t TXBUFE_Pos = 15;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Transmission Completed Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Not Acknowledge Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// End of Receive Buffer Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using ENDRX = BitField<12, 1>;
    constexpr uint32_t ENDRX_Pos = 12;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Buffer Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using ENDTX = BitField<13, 1>;
    constexpr uint32_t ENDTX_Pos = 13;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Receive Buffer Full Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<14, 1>;
    constexpr uint32_t RXBUFF_Pos = 14;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Transmit Buffer Empty Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<15, 1>;
    constexpr uint32_t TXBUFE_Pos = 15;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Transmission Completed Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Not Acknowledge Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Mask
    /// Position: 11, Width: 1
    /// Access: read-only
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// End of Receive Buffer Interrupt Mask
    /// Position: 12, Width: 1
    /// Access: read-only
    using ENDRX = BitField<12, 1>;
    constexpr uint32_t ENDRX_Pos = 12;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Buffer Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using ENDTX = BitField<13, 1>;
    constexpr uint32_t ENDTX_Pos = 13;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Receive Buffer Full Interrupt Mask
    /// Position: 14, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<14, 1>;
    constexpr uint32_t RXBUFF_Pos = 14;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Transmit Buffer Empty Interrupt Mask
    /// Position: 15, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<15, 1>;
    constexpr uint32_t TXBUFE_Pos = 15;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace imr

/// RHR - Receive Holding Register
namespace rhr {
    /// Master or Slave Receive Holding Data
    /// Position: 0, Width: 8
    /// Access: read-only
    using RXDATA = BitField<0, 8>;
    constexpr uint32_t RXDATA_Pos = 0;
    constexpr uint32_t RXDATA_Msk = RXDATA::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Master or Slave Transmit Holding Data
    /// Position: 0, Width: 8
    /// Access: write-only
    using TXDATA = BitField<0, 8>;
    constexpr uint32_t TXDATA_Pos = 0;
    constexpr uint32_t TXDATA_Msk = TXDATA::mask;

}  // namespace thr

/// RPR - Receive Pointer Register
namespace rpr {
    /// Receive Pointer Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXPTR = BitField<0, 32>;
    constexpr uint32_t RXPTR_Pos = 0;
    constexpr uint32_t RXPTR_Msk = RXPTR::mask;

}  // namespace rpr

/// RCR - Receive Counter Register
namespace rcr {
    /// Receive Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXCTR = BitField<0, 16>;
    constexpr uint32_t RXCTR_Pos = 0;
    constexpr uint32_t RXCTR_Msk = RXCTR::mask;

}  // namespace rcr

/// TPR - Transmit Pointer Register
namespace tpr {
    /// Transmit Counter Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXPTR = BitField<0, 32>;
    constexpr uint32_t TXPTR_Pos = 0;
    constexpr uint32_t TXPTR_Msk = TXPTR::mask;

}  // namespace tpr

/// TCR - Transmit Counter Register
namespace tcr {
    /// Transmit Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXCTR = BitField<0, 16>;
    constexpr uint32_t TXCTR_Pos = 0;
    constexpr uint32_t TXCTR_Msk = TXCTR::mask;

}  // namespace tcr

/// RNPR - Receive Next Pointer Register
namespace rnpr {
    /// Receive Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXNPTR = BitField<0, 32>;
    constexpr uint32_t RXNPTR_Pos = 0;
    constexpr uint32_t RXNPTR_Msk = RXNPTR::mask;

}  // namespace rnpr

/// RNCR - Receive Next Counter Register
namespace rncr {
    /// Receive Next Counter
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXNCTR = BitField<0, 16>;
    constexpr uint32_t RXNCTR_Pos = 0;
    constexpr uint32_t RXNCTR_Msk = RXNCTR::mask;

}  // namespace rncr

/// TNPR - Transmit Next Pointer Register
namespace tnpr {
    /// Transmit Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXNPTR = BitField<0, 32>;
    constexpr uint32_t TXNPTR_Pos = 0;
    constexpr uint32_t TXNPTR_Msk = TXNPTR::mask;

}  // namespace tnpr

/// TNCR - Transmit Next Counter Register
namespace tncr {
    /// Transmit Counter Next
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXNCTR = BitField<0, 16>;
    constexpr uint32_t TXNCTR_Pos = 0;
    constexpr uint32_t TXNCTR_Msk = TXNCTR::mask;

}  // namespace tncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::twi0
