
*** Running vivado
    with args -log design_1_jstk_with_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_jstk_with_axi_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_jstk_with_axi_0_0.tcl -notrace
Command: synth_design -top design_1_jstk_with_axi_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_1_jstk_with_axi_0_0' is locked:
* IP definition 'jstk_with_axi_v1_0 (1.0)' for IP 'design_1_jstk_with_axi_0_0' (customized with software release 2018.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 415.770 ; gain = 100.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_jstk_with_axi_0_0' [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ip/design_1_jstk_with_axi_0_0/synth/design_1_jstk_with_axi_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jstk_with_axi' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/jstk_with_axi.v:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jstk_with_axi_S00_AXI' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/jstk_with_axi_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jstk_with_axi_S00_AXI' (1#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/jstk_with_axi_S00_AXI.v:3]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK_Demo' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/PmodJSTK_Demo.v:37]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_5Hz' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/ClkDiv_5Hz.v:20]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_5Hz' (2#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/ClkDiv_5Hz.v:20]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/PmodJSTK.v:24]
INFO: [Synth 8-6157] synthesizing module 'spiCtrl' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/spiCtrl.v:27]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spiCtrl' (3#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/spiCtrl.v:27]
INFO: [Synth 8-6157] synthesizing module 'spiMode0' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/SPImode0.v:37]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/SPImode0.v:184]
INFO: [Synth 8-6155] done synthesizing module 'spiMode0' (4#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/SPImode0.v:37]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_66_67kHz' [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/ClkDiv_66_67kHz.v:20]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_66_67kHz' (5#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/ClkDiv_66_67kHz.v:20]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK' (6#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/PmodJSTK.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK_Demo' (7#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/PmodJSTK_Demo.v:37]
INFO: [Synth 8-6155] done synthesizing module 'jstk_with_axi' (8#1) [d:/On_MicroBlaze_Demo/IPs/jstk_with_axi/JSTK_with_AXI.srcs/sources_1/imports/PmodJSTK/jstk_with_axi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jstk_with_axi_0_0' (9#1) [d:/On_MicroBlaze_Demo/demo.srcs/sources_1/bd/design_1/ip/design_1_jstk_with_axi_0_0/synth/design_1_jstk_with_axi_0_0.v:57]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design jstk_with_axi_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 470.004 ; gain = 155.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 470.004 ; gain = 155.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 470.004 ; gain = 155.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 802.258 ; gain = 0.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:07 . Memory (MB): peak = 802.258 ; gain = 487.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:07 . Memory (MB): peak = 802.258 ; gain = 487.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:09 . Memory (MB): peak = 802.258 ; gain = 487.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sndData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmpSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiMode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                    Init |                            00010 |                              001
                    Wait |                            00100 |                              010
                   Check |                            01000 |                              011
                    Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Init |                               01 |                               01
                    RxTx |                               10 |                               10
                    Done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 802.258 ; gain = 487.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     24 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jstk_with_axi_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ClkDiv_66_67kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PmodJSTK_Demo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/PmodJSTK_Demo_inst/genSndRec/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SerialClock/CLKOUT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_jstk_with_axi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[2]' (FDCE_1) to 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]' (FDCE_1) to 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]' (FDCE_1) to 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]' (FDCE_1) to 'inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/sndData_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/jstk_with_axi_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/jstk_with_axi_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/jstk_with_axi_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/jstk_with_axi_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/jstk_with_axi_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/jstk_with_axi_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[31]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[30]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[29]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[28]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[27]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[26]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[25]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[24]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[23]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[22]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[21]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[20]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[19]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[18]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[17]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[16]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[15]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[14]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[13]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[12]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[11]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[10]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[9]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[8]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[7]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[6]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[31]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[30]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[29]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[28]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[27]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[26]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[25]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[24]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[23]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[22]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[21]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[20]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[19]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[18]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[17]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[16]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[15]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[14]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[13]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[12]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[11]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[10]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[9]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[8]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[7]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[6]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/jstk_with_axi_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[36]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[33]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[32]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[26]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[39]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[37]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[36]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[35]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[34]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[33]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[32]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[25]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[24]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[7]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[6]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Synth 8-3332] Sequential element (inst/PmodJSTK_Demo_inst/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[5]) is unused and will be removed from module design_1_jstk_with_axi_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 802.258 ; gain = 487.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:37 . Memory (MB): peak = 806.484 ; gain = 491.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:37 . Memory (MB): peak = 806.781 ; gain = 491.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:37 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     1|
|3     |LUT2   |    40|
|4     |LUT3   |    59|
|5     |LUT4   |    19|
|6     |LUT5   |    51|
|7     |LUT6   |    35|
|8     |FDCE   |    67|
|9     |FDC_1  |     6|
|10    |FDPE   |     1|
|11    |FDP_1  |     1|
|12    |FDRE   |   143|
|13    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   430|
|2     |  inst                         |jstk_with_axi         |   430|
|3     |    PmodJSTK_Demo_inst         |PmodJSTK_Demo         |   227|
|4     |      PmodJSTK_Int             |PmodJSTK              |   164|
|5     |        SPI_Ctrl               |spiCtrl               |    91|
|6     |        SPI_Int                |spiMode0              |    46|
|7     |        SerialClock            |ClkDiv_66_67kHz       |    27|
|8     |      genSndRec                |ClkDiv_5Hz            |    63|
|9     |    jstk_with_axi_S00_AXI_inst |jstk_with_axi_S00_AXI |   203|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:02 . Memory (MB): peak = 826.832 ; gain = 179.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:40 . Memory (MB): peak = 826.832 ; gain = 511.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 6 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:46 . Memory (MB): peak = 831.312 ; gain = 527.863
INFO: [Common 17-1381] The checkpoint 'D:/On_MicroBlaze_Demo/demo.runs/design_1_jstk_with_axi_0_0_synth_1/design_1_jstk_with_axi_0_0.dcp' has been generated.
