# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:/* Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

/* Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

![Screenshot 2024-01-02 032745](https://github.com/Nandy-nan/Experiment--02-Implementation-of-combinational-logic-/assets/153698914/97a9af92-d98d-44be-9b71-b73fe8000fb9)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by:R.Nandhana 
RegisterNumber: 23005507 
*/
## RTL realization:

![Screenshot 2024-01-02 032838](https://github.com/Nandy-nan/Experiment--02-Implementation-of-combinational-logic-/assets/153698914/aa9197dc-3b4a-4ce3-9691-d3dbca5f83ce)

## Truthtable
![Screenshot 2024-01-02 032931](https://github.com/Nandy-nan/Experiment--02-Implementation-of-combinational-logic-/assets/153698914/32210b9d-d2d1-4874-ac40-8126432a53d1)


## Output:
![Screenshot 2024-01-02 032939](https://github.com/Nandy-nan/Experiment--02-Implementation-of-combinational-logic-/assets/153698914/dadd47d3-3934-4579-9558-1d8b4d6d28d6)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
