// Seed: 3540820891
module module_0 #(
    parameter id_2 = 32'd23
) (
    output tri id_0
);
  wire _id_2;
  logic id_3;
  logic id_4;
  integer id_5;
  ;
  logic id_6;
  logic id_7;
  ;
  always id_5[1'b0] <= ~|id_5 && id_5;
  wire [-1 : 1] id_8[1 'b0 : id_2];
  wire id_9;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd99,
    parameter id_3  = 32'd32,
    parameter id_4  = 32'd60
) (
    input tri0 id_0[-1  ==  id_4 : 1  |  id_15  *  -1],
    output tri id_1
    , id_22,
    output wire id_2,
    input uwire _id_3,
    input tri _id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri1 id_13,
    input uwire id_14,
    input tri0 _id_15,
    input tri1 id_16,
    output wire id_17,
    output wand id_18,
    input tri id_19,
    output tri id_20
);
  wire id_23, id_24;
  logic [7:0][id_3 : -1 'b0][1 'b0] id_25;
  module_0 modCall_1 (id_20);
  if (1) assign id_17 = -1;
  else assign id_23 = -1'h0;
  uwire id_26 = (-1);
endmodule
