Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Test_Ise/lab6/CSA_tb_isim_beh.exe -prj D:/Test_Ise/lab6/CSA_tb_beh.prj work.CSA_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Test_Ise/lab6/FA.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab6/RCA.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab6/CSA.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab6/CSA_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture behavioral of entity RCA [rca_default]
Compiling architecture behavioral of entity CSA [csa_default]
Compiling architecture behavior of entity csa_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/Test_Ise/lab6/CSA_tb_isim_beh.exe
Fuse Memory Usage: 30412 KB
Fuse CPU Usage: 781 ms
