;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM
PWM__0__DR EQU CYREG_GPIO_PRT7_DR
PWM__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
PWM__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
PWM__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
PWM__0__HSIOM_MASK EQU 0x0000000F
PWM__0__HSIOM_SHIFT EQU 0
PWM__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
PWM__0__INTR EQU CYREG_GPIO_PRT7_INTR
PWM__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
PWM__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
PWM__0__MASK EQU 0x01
PWM__0__PC EQU CYREG_GPIO_PRT7_PC
PWM__0__PC2 EQU CYREG_GPIO_PRT7_PC2
PWM__0__PORT EQU 7
PWM__0__PS EQU CYREG_GPIO_PRT7_PS
PWM__0__SHIFT EQU 0
PWM__DR EQU CYREG_GPIO_PRT7_DR
PWM__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
PWM__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
PWM__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
PWM__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
PWM__INTR EQU CYREG_GPIO_PRT7_INTR
PWM__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
PWM__INTSTAT EQU CYREG_GPIO_PRT7_INTR
PWM__MASK EQU 0x01
PWM__PC EQU CYREG_GPIO_PRT7_PC
PWM__PC2 EQU CYREG_GPIO_PRT7_PC2
PWM__PORT EQU 7
PWM__PS EQU CYREG_GPIO_PRT7_PS
PWM__SHIFT EQU 0
PWM_Motor_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Motor_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Motor_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Motor_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Motor_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Motor_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Motor_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Motor_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Motor_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_1__0__PORT EQU 4
Pin_1__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT4_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT4_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_1__PORT EQU 4
Pin_1__PS EQU CYREG_GPIO_PRT4_PS
Pin_1__SHIFT EQU 0

; Pin_2
Pin_2__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_2__0__HSIOM_MASK EQU 0x000000F0
Pin_2__0__HSIOM_SHIFT EQU 4
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_2__0__MASK EQU 0x02
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_2__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_2__0__PORT EQU 4
Pin_2__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_2__0__SHIFT EQU 1
Pin_2__DR EQU CYREG_GPIO_PRT4_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_2__MASK EQU 0x02
Pin_2__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_2__PC EQU CYREG_GPIO_PRT4_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_2__PORT EQU 4
Pin_2__PS EQU CYREG_GPIO_PRT4_PS
Pin_2__SHIFT EQU 1

; Pin_3
Pin_3__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_3__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_3__0__MASK EQU 0x04
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_3__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_3__0__PORT EQU 4
Pin_3__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_GPIO_PRT4_DR
Pin_3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_3__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_3__MASK EQU 0x04
Pin_3__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_3__PC EQU CYREG_GPIO_PRT4_PC
Pin_3__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_3__PORT EQU 4
Pin_3__PS EQU CYREG_GPIO_PRT4_PS
Pin_3__SHIFT EQU 2

; Pin_4
Pin_4__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_4__0__HSIOM_MASK EQU 0x0000F000
Pin_4__0__HSIOM_SHIFT EQU 12
Pin_4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_4__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_4__0__MASK EQU 0x08
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_4__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_4__0__PORT EQU 4
Pin_4__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_4__0__SHIFT EQU 3
Pin_4__DR EQU CYREG_GPIO_PRT4_DR
Pin_4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_4__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_4__MASK EQU 0x08
Pin_4__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
Pin_4__PC EQU CYREG_GPIO_PRT4_PC
Pin_4__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_4__PORT EQU 4
Pin_4__PS EQU CYREG_GPIO_PRT4_PS
Pin_4__SHIFT EQU 3

; CAN_LED
CAN_LED__0__DR EQU CYREG_GPIO_PRT2_DR
CAN_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAN_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAN_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAN_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CAN_LED__0__HSIOM_MASK EQU 0x000F0000
CAN_LED__0__HSIOM_SHIFT EQU 16
CAN_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAN_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
CAN_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAN_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAN_LED__0__MASK EQU 0x10
CAN_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAN_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAN_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAN_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAN_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAN_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAN_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAN_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAN_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAN_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAN_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAN_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAN_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAN_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAN_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAN_LED__0__PC EQU CYREG_GPIO_PRT2_PC
CAN_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CAN_LED__0__PORT EQU 2
CAN_LED__0__PS EQU CYREG_GPIO_PRT2_PS
CAN_LED__0__SHIFT EQU 4
CAN_LED__DR EQU CYREG_GPIO_PRT2_DR
CAN_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAN_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAN_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAN_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAN_LED__INTR EQU CYREG_GPIO_PRT2_INTR
CAN_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAN_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAN_LED__MASK EQU 0x10
CAN_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAN_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAN_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAN_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAN_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAN_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAN_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAN_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAN_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAN_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAN_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAN_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAN_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAN_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAN_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAN_LED__PC EQU CYREG_GPIO_PRT2_PC
CAN_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
CAN_LED__PORT EQU 2
CAN_LED__PS EQU CYREG_GPIO_PRT2_PS
CAN_LED__SHIFT EQU 4

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_3__DIV_ID EQU 0x00000040
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_3__PA_DIV_ID EQU 0x000000FF

; Debug_1
Debug_1__0__DR EQU CYREG_GPIO_PRT2_DR
Debug_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Debug_1__0__HSIOM_MASK EQU 0x0000F000
Debug_1__0__HSIOM_SHIFT EQU 12
Debug_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_1__0__MASK EQU 0x08
Debug_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_1__0__PC EQU CYREG_GPIO_PRT2_PC
Debug_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_1__0__PORT EQU 2
Debug_1__0__PS EQU CYREG_GPIO_PRT2_PS
Debug_1__0__SHIFT EQU 3
Debug_1__DR EQU CYREG_GPIO_PRT2_DR
Debug_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_1__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_1__MASK EQU 0x08
Debug_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_1__PC EQU CYREG_GPIO_PRT2_PC
Debug_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_1__PORT EQU 2
Debug_1__PS EQU CYREG_GPIO_PRT2_PS
Debug_1__SHIFT EQU 3

; Debug_2
Debug_2__0__DR EQU CYREG_GPIO_PRT2_DR
Debug_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Debug_2__0__HSIOM_MASK EQU 0x00000F00
Debug_2__0__HSIOM_SHIFT EQU 8
Debug_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_2__0__MASK EQU 0x04
Debug_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_2__0__PC EQU CYREG_GPIO_PRT2_PC
Debug_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_2__0__PORT EQU 2
Debug_2__0__PS EQU CYREG_GPIO_PRT2_PS
Debug_2__0__SHIFT EQU 2
Debug_2__DR EQU CYREG_GPIO_PRT2_DR
Debug_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_2__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_2__MASK EQU 0x04
Debug_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_2__PC EQU CYREG_GPIO_PRT2_PC
Debug_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_2__PORT EQU 2
Debug_2__PS EQU CYREG_GPIO_PRT2_PS
Debug_2__SHIFT EQU 2

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK2
Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_1_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST2
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A02
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A12
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D02
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D12
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL2
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F02
Timer_1_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F12
Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A02
Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A12
Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D02
Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D12
Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F02
Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F12
Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

; Array_LED
Array_LED__0__DR EQU CYREG_GPIO_PRT1_DR
Array_LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Array_LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Array_LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Array_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Array_LED__0__HSIOM_MASK EQU 0x0F000000
Array_LED__0__HSIOM_SHIFT EQU 24
Array_LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Array_LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
Array_LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Array_LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Array_LED__0__MASK EQU 0x40
Array_LED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Array_LED__0__OUT_SEL_SHIFT EQU 12
Array_LED__0__OUT_SEL_VAL EQU 3
Array_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Array_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Array_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Array_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Array_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Array_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Array_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Array_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Array_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Array_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Array_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Array_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Array_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Array_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Array_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Array_LED__0__PC EQU CYREG_GPIO_PRT1_PC
Array_LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Array_LED__0__PORT EQU 1
Array_LED__0__PS EQU CYREG_GPIO_PRT1_PS
Array_LED__0__SHIFT EQU 6
Array_LED__DR EQU CYREG_GPIO_PRT1_DR
Array_LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Array_LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Array_LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Array_LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Array_LED__INTR EQU CYREG_GPIO_PRT1_INTR
Array_LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Array_LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Array_LED__MASK EQU 0x40
Array_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Array_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Array_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Array_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Array_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Array_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Array_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Array_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Array_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Array_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Array_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Array_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Array_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Array_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Array_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Array_LED__PC EQU CYREG_GPIO_PRT1_PC
Array_LED__PC2 EQU CYREG_GPIO_PRT1_PC2
Array_LED__PORT EQU 1
Array_LED__PS EQU CYREG_GPIO_PRT1_PS
Array_LED__SHIFT EQU 6

; ERROR_LED
ERROR_LED__0__DR EQU CYREG_GPIO_PRT2_DR
ERROR_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ERROR_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ERROR_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ERROR_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ERROR_LED__0__HSIOM_MASK EQU 0x000000F0
ERROR_LED__0__HSIOM_SHIFT EQU 4
ERROR_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ERROR_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
ERROR_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ERROR_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ERROR_LED__0__MASK EQU 0x02
ERROR_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ERROR_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ERROR_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ERROR_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ERROR_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ERROR_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ERROR_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ERROR_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ERROR_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ERROR_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ERROR_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ERROR_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ERROR_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ERROR_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ERROR_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ERROR_LED__0__PC EQU CYREG_GPIO_PRT2_PC
ERROR_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ERROR_LED__0__PORT EQU 2
ERROR_LED__0__PS EQU CYREG_GPIO_PRT2_PS
ERROR_LED__0__SHIFT EQU 1
ERROR_LED__DR EQU CYREG_GPIO_PRT2_DR
ERROR_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ERROR_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ERROR_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ERROR_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ERROR_LED__INTR EQU CYREG_GPIO_PRT2_INTR
ERROR_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ERROR_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ERROR_LED__MASK EQU 0x02
ERROR_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ERROR_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ERROR_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ERROR_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ERROR_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ERROR_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ERROR_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ERROR_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ERROR_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ERROR_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ERROR_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ERROR_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ERROR_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ERROR_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ERROR_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ERROR_LED__PC EQU CYREG_GPIO_PRT2_PC
ERROR_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
ERROR_LED__PORT EQU 2
ERROR_LED__PS EQU CYREG_GPIO_PRT2_PS
ERROR_LED__SHIFT EQU 1

; led_timer
led_timer__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
led_timer__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
led_timer__INTC_MASK EQU 0x04
led_timer__INTC_NUMBER EQU 2
led_timer__INTC_PRIOR_MASK EQU 0xC00000
led_timer__INTC_PRIOR_NUM EQU 3
led_timer__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
led_timer__INTC_SET_EN_REG EQU CYREG_CM0_ISER
led_timer__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; StripLights
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_UDB_W8_CTL5
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_UDB_W8_CTL5
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_UDB_W8_MSK5
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A05
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A15
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D05
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D15
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F05
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F15
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A5
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_UDB_W8_A05
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_UDB_W8_A15
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D5
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_UDB_W8_D05
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_UDB_W8_D15
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F5
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_UDB_W8_F05
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_UDB_W8_F15
StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A03
StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A13
StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D03
StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D13
StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F03
StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F13
StripLights_B_WS2811_pwm8_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A03
StripLights_B_WS2811_pwm8_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A13
StripLights_B_WS2811_pwm8_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D03
StripLights_B_WS2811_pwm8_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D13
StripLights_B_WS2811_pwm8_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
StripLights_B_WS2811_pwm8_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F03
StripLights_B_WS2811_pwm8_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F13
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_UDB_W8_A03
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_UDB_W8_A13
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_UDB_W8_D03
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_UDB_W8_D13
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_UDB_W8_F03
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_UDB_W8_F13
StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_UDB_W8_MSK5
StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
StripLights_B_WS2811_StatusReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST5
StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST5
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_UDB_W8_ST5
StripLights_cisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_cisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_cisr__INTC_MASK EQU 0x01
StripLights_cisr__INTC_NUMBER EQU 0
StripLights_cisr__INTC_PRIOR_MASK EQU 0xC0
StripLights_cisr__INTC_PRIOR_NUM EQU 3
StripLights_cisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_cisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_cisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_fisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_fisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_fisr__INTC_MASK EQU 0x02
StripLights_fisr__INTC_NUMBER EQU 1
StripLights_fisr__INTC_PRIOR_MASK EQU 0xC000
StripLights_fisr__INTC_PRIOR_NUM EQU 3
StripLights_fisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_fisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_fisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL3
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL3
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL3
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL3
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK3
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK3
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK3
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK3
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
StripLights_StringSel_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL3
StripLights_StringSel_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL3
StripLights_StringSel_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL3
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST3
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK3
Status_Reg_1_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL3
Status_Reg_1_sts_sts_reg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST3
Status_Reg_1_sts_sts_reg__MASK EQU 0x0F
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK3
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST3

; Pin_Direction
Pin_Direction__0__DR EQU CYREG_GPIO_PRT7_DR
Pin_Direction__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Pin_Direction__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Pin_Direction__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Pin_Direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
Pin_Direction__0__HSIOM_MASK EQU 0x000000F0
Pin_Direction__0__HSIOM_SHIFT EQU 4
Pin_Direction__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Pin_Direction__0__INTR EQU CYREG_GPIO_PRT7_INTR
Pin_Direction__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Pin_Direction__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Pin_Direction__0__MASK EQU 0x02
Pin_Direction__0__PC EQU CYREG_GPIO_PRT7_PC
Pin_Direction__0__PC2 EQU CYREG_GPIO_PRT7_PC2
Pin_Direction__0__PORT EQU 7
Pin_Direction__0__PS EQU CYREG_GPIO_PRT7_PS
Pin_Direction__0__SHIFT EQU 1
Pin_Direction__DR EQU CYREG_GPIO_PRT7_DR
Pin_Direction__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
Pin_Direction__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
Pin_Direction__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
Pin_Direction__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
Pin_Direction__INTR EQU CYREG_GPIO_PRT7_INTR
Pin_Direction__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
Pin_Direction__INTSTAT EQU CYREG_GPIO_PRT7_INTR
Pin_Direction__MASK EQU 0x02
Pin_Direction__PC EQU CYREG_GPIO_PRT7_PC
Pin_Direction__PC2 EQU CYREG_GPIO_PRT7_PC2
Pin_Direction__PORT EQU 7
Pin_Direction__PS EQU CYREG_GPIO_PRT7_PS
Pin_Direction__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
