<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPULegalizerInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AMDGPULegalizerInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPULegalizerInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPULegalizerInfo ---------------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file declares the targeting of the Machinelegalizer class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDGPU.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="LegalizerInfo_8h.html">llvm/CodeGen/GlobalISel/LegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>GCNTargetMachine;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>MachineIRBuilder;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">struct </span>ImageDimIntrinsicInfo;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>}</div>
<div class="foldopen" id="foldopen00030" data-start="{" data-end="};">
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html">   30</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">AMDGPULegalizerInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a5fcff4c2edfd92fa5cfbd95768477c26">legalizeCustom</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>                      <a class="code hl_class" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> &amp;LocObserver) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a>(<span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                              <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">legalizeAddrSpaceCast</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>                             <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ab2bd62dca48651e04d811aff7bfc2aa6">legalizeFroundeven</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">legalizeFceil</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a594e9cb4df0c39f1f5263fb07273b19f">legalizeFrem</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">legalizeIntrinsicTrunc</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ac6475a6b99e088697d90032ddab24447">legalizeFPTOI</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a91b85787aa32d7f1f0d38d59a77cee68">legalizeMinNumMaxNum</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">legalizeExtractVectorElt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>                                <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">legalizeInsertVectorElt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">legalizeSinCos</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a6006bd8b7a7155240e3a11c12d104c50">buildPCRelGlobalAddress</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV, int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                               <span class="keywordtype">unsigned</span> GAFlags = <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ad5c38c10f947e4226f85aade1ebf57f1">buildAbsGlobalAddress</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                             <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">legalizeGlobalValue</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af13d2c38b3bf7586a8f07d511eda68e8">legalizeLoad</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a5fb58d2b96b0e7a4a021fbe21869aaa8">legalizeStore</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">legalizeFMad</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">legalizeAtomicCmpXChg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                             <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  std::pair&lt;Register, Register&gt;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a6cccbc4ab2203366175f55aba0035679">getScaledLogInput</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#afb13811bb447af9b35a1ae4257e37a36">legalizeFlog2</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a39adc1637ddc1df880ec4ab13529879e">legalizeFlogCommon</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ac7d32c396b93d03561c3c14fde634e9c">legalizeFlogUnsafe</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                          <span class="keywordtype">bool</span> IsLog10, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3c2bbefdd60b95a56cf8eeab162ea2ae">legalizeFExp2</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a79967954fb48056dab46d231e4aab954">legalizeFExpUnsafe</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                          <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a5552c2fa1505412508e493149af31543">legalizeFExp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#abf712aff736a372430ea6ea027fe32e5">legalizeFPow</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a44186e632d4bab1d35012ed738a23870">legalizeFFloor</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a4117d1ecf36af9158c825fb376c4082e">legalizeBuildVector</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a01959fee9db67c3a625348ae39489c5e">buildMultiply</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;Register&gt;</a> Accum,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Src0, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Src1,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                     <span class="keywordtype">bool</span> UsePartialMad64_32,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                     <span class="keywordtype">bool</span> SeparateOddAlignedProducts) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a2645b2c5fc9b404821322ad403c87810">legalizeMul</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a40f12f2bde2de188bff061f11bcd976c">legalizeCTLZ_CTTZ</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af30d14208a085b7b3e39b25a10f55896">legalizeCTLZ_ZERO_UNDEF</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">loadInputValue</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *Arg,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ArgTy) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">loadInputValue</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                      <a class="code hl_enumeration" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a376125f5ee6f0a21fdd6336557fa3913">legalizePointerAsRsrcIntrin</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                                   <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_enumeration" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af7e4619611fab877c69f6ec0a1d57525">legalizeWorkitemIDIntrinsic</a>(</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>      <span class="keywordtype">unsigned</span> Dim, <a class="code hl_enumeration" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#adeb18e3c3ca254b1eac668a91c0a18e8">getKernargParameterPtr</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">legalizeKernargMemParameter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                   <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                                   <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4)) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a1d0eafc5b0af4bf05b288d62caa72ac9">legalizeUnsignedDIV_REM</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3db547888c8d2ed5323f320bb5763014">legalizeUnsignedDIV_REM32Impl</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstDivReg,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Num,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Den) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a93bbde2af63d129f752ef7c3a0f84c15">legalizeUnsignedDIV_REM64Impl</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstDivReg,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Num,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Den) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#aba263b2348b84c2d9a10adc0a42d9606">legalizeSignedDIV_REM</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                             <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">legalizeFDIV</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">legalizeFDIV16</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">legalizeFDIV32</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">legalizeFDIV64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a2b530047260b0f52c4dd8823764acb2d">legalizeFFREXP</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">legalizeFastUnsafeFDIV</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ac0184339c875630ffed0e19b55899b82">legalizeFastUnsafeFDIV64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                                <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">legalizeFDIVFastIntrin</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a07957999af426a9136774abb7a037286">legalizeFSQRTF16</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a20562025b5dd6e948bb3346d29417237">legalizeFSQRTF32</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ae6424442b4dd0280dd56bc1c577e68ed">legalizeFSQRTF64</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ad8779ad5bc404af71eaa72036c8be55f">legalizeFSQRT</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                     <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a68b29f4aff8a6db0040bc8e00a520116">legalizeRsqClampIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                 <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ad7c01a9166d49578fc9cb3162a87f396">getImplicitArgPtr</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">legalizeImplicitArgPtr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3bf20d7d5d2943a38d01c00d1aa82104">getLDSKernelId</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                      <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ab40f765949a66d4973d528dcf38615fc">legalizeLDSKernelId</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="keywordtype">unsigned</span> AddrSpace) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  std::pair&lt;Register, unsigned&gt; <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a14daf64c8f1ebcbe259a41854f49ad12">splitBufferOffsets</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OrigOffset) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">handleD16VData</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keywordtype">bool</span> ImageStore = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a89cb241c17c5ea1f61fe099207f77eef">fixStoreSourceType</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VData,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                              <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a5ab017387bbf480d9b9c710b6ed1c138">legalizeBufferStore</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                           <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="keywordtype">bool</span> IsTyped,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                           <span class="keywordtype">bool</span> IsFormat) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#abf66d0f3f6789a70e423158446adf607">legalizeBufferLoad</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="keywordtype">bool</span> IsFormat,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                          <span class="keywordtype">bool</span> IsTyped) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3cc7860fbf211f566f62809ac1144023">legalizeBufferAtomic</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                            <a class="code hl_class" href="classunsigned.html">Intrinsic::ID</a> IID) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af4667ecbc4447b41863430fb572d8f82">legalizeLaneOp</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                      <a class="code hl_class" href="classunsigned.html">Intrinsic::ID</a> IID) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a94974538095721fcce4cf479555bc25c">legalizeBVHIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a07267e1f318ef8357bce5a08d60f78de">legalizeFPTruncRound</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ac790f46abd06eb86bf3f84a46584b964">legalizeStackSave</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ab0873d6f5bfe8490b5ef6be3a84dd805">legalizeWaveID</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ad6a43ba94ff9ee58996abe2df50464a3">legalizeGetFPEnv</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af6341dd9dcba1872086b57731b9c096d">legalizeSetFPEnv</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">legalizeImageIntrinsic</a>(</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      <a class="code hl_class" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *ImageDimIntr) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#ae0d1532576a7c6e3bda2d8966700d27a">legalizeSBufferLoad</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a3c976423cd385375b51359be8283fb8e">legalizeTrap</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                    <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#aff7dfc9d1d4355acbd741d76ce27fca1">legalizeTrapEndpgm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#af9de933caeeaebd4387c7c62f02a3bbd">legalizeTrapHsaQueuePtr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a22adf879f91d77dee4214883f1b94a07">legalizeTrapHsa</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                       <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a9fdc052c69668e632b94697f82350488">legalizeDebugTrap</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPULegalizerInfo.html#a5892da00df1f8fb432eab72498344583">legalizeIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                         <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>};</div>
</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>} <span class="comment">// End llvm namespace.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aLegalizerInfo_8h_html"><div class="ttname"><a href="LegalizerInfo_8h.html">LegalizerInfo.h</a></div><div class="ttdoc">Interface for Targets to specify which operations they can successfully select and how the others sho...</div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition</b> <a href="NVPTXISelLowering_8cpp_source.html#l05611">NVPTXISelLowering.cpp:5611</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="aSIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo.</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00030">AMDGPULegalizerInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a01959fee9db67c3a625348ae39489c5e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a01959fee9db67c3a625348ae39489c5e">llvm::AMDGPULegalizerInfo::buildMultiply</a></div><div class="ttdeci">void buildMultiply(LegalizerHelper &amp;Helper, MutableArrayRef&lt; Register &gt; Accum, ArrayRef&lt; Register &gt; Src0, ArrayRef&lt; Register &gt; Src1, bool UsePartialMad64_32, bool SeparateOddAlignedProducts) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03867">AMDGPULegalizerInfo.cpp:3867</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a04975f118b224e8cd322d1aa86f2ceb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">llvm::AMDGPULegalizerInfo::legalizeGlobalValue</a></div><div class="ttdeci">bool legalizeGlobalValue(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02950">AMDGPULegalizerInfo.cpp:2950</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a07267e1f318ef8357bce5a08d60f78de"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a07267e1f318ef8357bce5a08d60f78de">llvm::AMDGPULegalizerInfo::legalizeFPTruncRound</a></div><div class="ttdeci">bool legalizeFPTruncRound(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07081">AMDGPULegalizerInfo.cpp:7081</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a07957999af426a9136774abb7a037286"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a07957999af426a9136774abb7a037286">llvm::AMDGPULegalizerInfo::legalizeFSQRTF16</a></div><div class="ttdeci">bool legalizeFSQRTF16(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05175">AMDGPULegalizerInfo.cpp:5175</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a0e7378d479179ae1df0b61b83c637a4d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc</a></div><div class="ttdeci">bool legalizeIntrinsicTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02510">AMDGPULegalizerInfo.cpp:2510</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a14daf64c8f1ebcbe259a41854f49ad12"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a14daf64c8f1ebcbe259a41854f49ad12">llvm::AMDGPULegalizerInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register OrigOffset) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05668">AMDGPULegalizerInfo.cpp:5668</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a1a1ef8cdc87d83bb4e114e897e86d58c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace</a></div><div class="ttdeci">bool legalizeIsAddrSpace(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned AddrSpace) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05648">AMDGPULegalizerInfo.cpp:5648</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a1d0eafc5b0af4bf05b288d62caa72ac9"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1d0eafc5b0af4bf05b288d62caa72ac9">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM</a></div><div class="ttdeci">bool legalizeUnsignedDIV_REM(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04668">AMDGPULegalizerInfo.cpp:4668</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a20562025b5dd6e948bb3346d29417237"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a20562025b5dd6e948bb3346d29417237">llvm::AMDGPULegalizerInfo::legalizeFSQRTF32</a></div><div class="ttdeci">bool legalizeFSQRTF32(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05192">AMDGPULegalizerInfo.cpp:5192</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a22a60a10a1cda01d7cef79f4634984dc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg</a></div><div class="ttdeci">bool legalizeAtomicCmpXChg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03195">AMDGPULegalizerInfo.cpp:3195</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a22adf879f91d77dee4214883f1b94a07"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22adf879f91d77dee4214883f1b94a07">llvm::AMDGPULegalizerInfo::legalizeTrapHsa</a></div><div class="ttdeci">bool legalizeTrapHsa(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06888">AMDGPULegalizerInfo.cpp:6888</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a2645b2c5fc9b404821322ad403c87810"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2645b2c5fc9b404821322ad403c87810">llvm::AMDGPULegalizerInfo::legalizeMul</a></div><div class="ttdeci">bool legalizeMul(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04120">AMDGPULegalizerInfo.cpp:4120</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a2b530047260b0f52c4dd8823764acb2d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2b530047260b0f52c4dd8823764acb2d">llvm::AMDGPULegalizerInfo::legalizeFFREXP</a></div><div class="ttdeci">bool legalizeFFREXP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05105">AMDGPULegalizerInfo.cpp:5105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a2fd97f50411bc650c7f9f6e3118147f4"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">llvm::AMDGPULegalizerInfo::getSegmentAperture</a></div><div class="ttdeci">Register getSegmentAperture(unsigned AddrSpace, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02191">AMDGPULegalizerInfo.cpp:2191</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a30fc420ff83b1e2c4ab42e86d9071e34"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">llvm::AMDGPULegalizerInfo::legalizeFDIV64</a></div><div class="ttdeci">bool legalizeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05024">AMDGPULegalizerInfo.cpp:5024</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a376125f5ee6f0a21fdd6336557fa3913"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a376125f5ee6f0a21fdd6336557fa3913">llvm::AMDGPULegalizerInfo::legalizePointerAsRsrcIntrin</a></div><div class="ttdeci">bool legalizePointerAsRsrcIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdoc">To create a buffer resource from a 64-bit pointer, mask off the upper 32 bits of the pointer and repl...</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05562">AMDGPULegalizerInfo.cpp:5562</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a39adc1637ddc1df880ec4ab13529879e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a39adc1637ddc1df880ec4ab13529879e">llvm::AMDGPULegalizerInfo::legalizeFlogCommon</a></div><div class="ttdeci">bool legalizeFlogCommon(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03341">AMDGPULegalizerInfo.cpp:3341</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3bf20d7d5d2943a38d01c00d1aa82104"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3bf20d7d5d2943a38d01c00d1aa82104">llvm::AMDGPULegalizerInfo::getLDSKernelId</a></div><div class="ttdeci">bool getLDSKernelId(Register DstReg, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05619">AMDGPULegalizerInfo.cpp:5619</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3c2bbefdd60b95a56cf8eeab162ea2ae"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3c2bbefdd60b95a56cf8eeab162ea2ae">llvm::AMDGPULegalizerInfo::legalizeFExp2</a></div><div class="ttdeci">bool legalizeFExp2(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03490">AMDGPULegalizerInfo.cpp:3490</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3c976423cd385375b51359be8283fb8e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3c976423cd385375b51359be8283fb8e">llvm::AMDGPULegalizerInfo::legalizeTrap</a></div><div class="ttdeci">bool legalizeTrap(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06788">AMDGPULegalizerInfo.cpp:6788</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3cc7860fbf211f566f62809ac1144023"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3cc7860fbf211f566f62809ac1144023">llvm::AMDGPULegalizerInfo::legalizeBufferAtomic</a></div><div class="ttdeci">bool legalizeBufferAtomic(MachineInstr &amp;MI, MachineIRBuilder &amp;B, Intrinsic::ID IID) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06148">AMDGPULegalizerInfo.cpp:6148</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3db547888c8d2ed5323f320bb5763014"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3db547888c8d2ed5323f320bb5763014">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM32Impl</a></div><div class="ttdeci">void legalizeUnsignedDIV_REM32Impl(MachineIRBuilder &amp;B, Register DstDivReg, Register DstRemReg, Register Num, Register Den) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04468">AMDGPULegalizerInfo.cpp:4468</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a3dcd2bcf223daced673ed18e4ad47efa"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">llvm::AMDGPULegalizerInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg, bool ImageStore=false) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05714">AMDGPULegalizerInfo.cpp:5714</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a40f12f2bde2de188bff061f11bcd976c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a40f12f2bde2de188bff061f11bcd976c">llvm::AMDGPULegalizerInfo::legalizeCTLZ_CTTZ</a></div><div class="ttdeci">bool legalizeCTLZ_CTTZ(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04171">AMDGPULegalizerInfo.cpp:4171</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4117d1ecf36af9158c825fb376c4082e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4117d1ecf36af9158c825fb376c4082e">llvm::AMDGPULegalizerInfo::legalizeBuildVector</a></div><div class="ttdeci">bool legalizeBuildVector(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03835">AMDGPULegalizerInfo.cpp:3835</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a44186e632d4bab1d35012ed738a23870"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44186e632d4bab1d35012ed738a23870">llvm::AMDGPULegalizerInfo::legalizeFFloor</a></div><div class="ttdeci">bool legalizeFFloor(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03776">AMDGPULegalizerInfo.cpp:3776</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a44a4d4c034685aa34a4e8f62b0976e6c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo</a></div><div class="ttdeci">AMDGPULegalizerInfo(const GCNSubtarget &amp;ST, const GCNTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00655">AMDGPULegalizerInfo.cpp:655</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a464ac3e6051fb78eb3ee985975d17cb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">llvm::AMDGPULegalizerInfo::legalizeFDIV32</a></div><div class="ttdeci">bool legalizeFDIV32(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04937">AMDGPULegalizerInfo.cpp:4937</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4774d239d20e55380840e775aed66efc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">llvm::AMDGPULegalizerInfo::legalizeFMad</a></div><div class="ttdeci">bool legalizeFMad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03171">AMDGPULegalizerInfo.cpp:3171</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a4f3b6abeaf9c509c93062f2246a0f40b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">llvm::AMDGPULegalizerInfo::legalizeFDIV</a></div><div class="ttdeci">bool legalizeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04449">AMDGPULegalizerInfo.cpp:4449</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5552c2fa1505412508e493149af31543"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5552c2fa1505412508e493149af31543">llvm::AMDGPULegalizerInfo::legalizeFExp</a></div><div class="ttdeci">bool legalizeFExp(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03588">AMDGPULegalizerInfo.cpp:3588</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5892da00df1f8fb432eab72498344583"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5892da00df1f8fb432eab72498344583">llvm::AMDGPULegalizerInfo::legalizeIntrinsic</a></div><div class="ttdeci">bool legalizeIntrinsic(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07173">AMDGPULegalizerInfo.cpp:7173</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a594e9cb4df0c39f1f5263fb07273b19f"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a594e9cb4df0c39f1f5263fb07273b19f">llvm::AMDGPULegalizerInfo::legalizeFrem</a></div><div class="ttdeci">bool legalizeFrem(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02476">AMDGPULegalizerInfo.cpp:2476</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin</a></div><div class="ttdeci">bool legalizePreloadedArgIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04356">AMDGPULegalizerInfo.cpp:4356</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5ab017387bbf480d9b9c710b6ed1c138"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5ab017387bbf480d9b9c710b6ed1c138">llvm::AMDGPULegalizerInfo::legalizeBufferStore</a></div><div class="ttdeci">bool legalizeBufferStore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsTyped, bool IsFormat) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05804">AMDGPULegalizerInfo.cpp:5804</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5fb58d2b96b0e7a4a021fbe21869aaa8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5fb58d2b96b0e7a4a021fbe21869aaa8">llvm::AMDGPULegalizerInfo::legalizeStore</a></div><div class="ttdeci">bool legalizeStore(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03153">AMDGPULegalizerInfo.cpp:3153</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a5fcff4c2edfd92fa5cfbd95768477c26"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a5fcff4c2edfd92fa5cfbd95768477c26">llvm::AMDGPULegalizerInfo::legalizeCustom</a></div><div class="ttdeci">bool legalizeCustom(LegalizerHelper &amp;Helper, MachineInstr &amp;MI, LostDebugLocObserver &amp;LocObserver) const override</div><div class="ttdoc">Called for instructions with the Custom LegalizationAction.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02085">AMDGPULegalizerInfo.cpp:2085</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6006bd8b7a7155240e3a11c12d104c50"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6006bd8b7a7155240e3a11c12d104c50">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress</a></div><div class="ttdeci">bool buildPCRelGlobalAddress(Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV, int64_t Offset, unsigned GAFlags=SIInstrInfo::MO_NONE) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02842">AMDGPULegalizerInfo.cpp:2842</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6451bf061f754edbcd6043a20bfc663c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">llvm::AMDGPULegalizerInfo::legalizeFDIV16</a></div><div class="ttdeci">bool legalizeFDIV16(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04875">AMDGPULegalizerInfo.cpp:4875</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a68b29f4aff8a6db0040bc8e00a520116"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a68b29f4aff8a6db0040bc8e00a520116">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic</a></div><div class="ttdeci">bool legalizeRsqClampIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05376">AMDGPULegalizerInfo.cpp:5376</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6cccbc4ab2203366175f55aba0035679"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6cccbc4ab2203366175f55aba0035679">llvm::AMDGPULegalizerInfo::getScaledLogInput</a></div><div class="ttdeci">std::pair&lt; Register, Register &gt; getScaledLogInput(MachineIRBuilder &amp;B, Register Src, unsigned Flags) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03265">AMDGPULegalizerInfo.cpp:3265</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a6f737d47e92bb08927c272b12fba32d8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin</a></div><div class="ttdeci">bool legalizeFDIVFastIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05140">AMDGPULegalizerInfo.cpp:5140</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a762e3485a3d139ec7ed9d30a7f38f74d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt</a></div><div class="ttdeci">bool legalizeInsertVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02752">AMDGPULegalizerInfo.cpp:2752</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a79967954fb48056dab46d231e4aab954"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a79967954fb48056dab46d231e4aab954">llvm::AMDGPULegalizerInfo::legalizeFExpUnsafe</a></div><div class="ttdeci">bool legalizeFExpUnsafe(MachineIRBuilder &amp;B, Register Dst, Register Src, unsigned Flags) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03548">AMDGPULegalizerInfo.cpp:3548</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a805950c6af7deaddb2d8fbcaf4ea011b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast</a></div><div class="ttdeci">bool legalizeAddrSpaceCast(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02298">AMDGPULegalizerInfo.cpp:2298</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a89cb241c17c5ea1f61fe099207f77eef"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a89cb241c17c5ea1f61fe099207f77eef">llvm::AMDGPULegalizerInfo::fixStoreSourceType</a></div><div class="ttdeci">Register fixStoreSourceType(MachineIRBuilder &amp;B, Register VData, bool IsFormat) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05777">AMDGPULegalizerInfo.cpp:5777</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a8bc1455f0ec29a33f76adecf8e668af8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr</a></div><div class="ttdeci">bool legalizeImplicitArgPtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05602">AMDGPULegalizerInfo.cpp:5602</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a91b85787aa32d7f1f0d38d59a77cee68"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a91b85787aa32d7f1f0d38d59a77cee68">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum</a></div><div class="ttdeci">bool legalizeMinNumMaxNum(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02682">AMDGPULegalizerInfo.cpp:2682</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a93bbde2af63d129f752ef7c3a0f84c15"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a93bbde2af63d129f752ef7c3a0f84c15">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM64Impl</a></div><div class="ttdeci">void legalizeUnsignedDIV_REM64Impl(MachineIRBuilder &amp;B, Register DstDivReg, Register DstRemReg, Register Num, Register Den) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04556">AMDGPULegalizerInfo.cpp:4556</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a94974538095721fcce4cf479555bc25c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a94974538095721fcce4cf479555bc25c">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic</a></div><div class="ttdeci">bool legalizeBVHIntrinsic(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06928">AMDGPULegalizerInfo.cpp:6928</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_a9fdc052c69668e632b94697f82350488"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a9fdc052c69668e632b94697f82350488">llvm::AMDGPULegalizerInfo::legalizeDebugTrap</a></div><div class="ttdeci">bool legalizeDebugTrap(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06906">AMDGPULegalizerInfo.cpp:6906</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aa71647a93d5e73c28332b6e52407979c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04776">AMDGPULegalizerInfo.cpp:4776</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aaac467545afeead836946e5842563fea"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">llvm::AMDGPULegalizerInfo::legalizeSinCos</a></div><div class="ttdeci">bool legalizeSinCos(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02813">AMDGPULegalizerInfo.cpp:2813</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ab0873d6f5bfe8490b5ef6be3a84dd805"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ab0873d6f5bfe8490b5ef6be3a84dd805">llvm::AMDGPULegalizerInfo::legalizeWaveID</a></div><div class="ttdeci">bool legalizeWaveID(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07112">AMDGPULegalizerInfo.cpp:7112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ab2bd62dca48651e04d811aff7bfc2aa6"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ab2bd62dca48651e04d811aff7bfc2aa6">llvm::AMDGPULegalizerInfo::legalizeFroundeven</a></div><div class="ttdeci">bool legalizeFroundeven(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02421">AMDGPULegalizerInfo.cpp:2421</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ab40f765949a66d4973d528dcf38615fc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ab40f765949a66d4973d528dcf38615fc">llvm::AMDGPULegalizerInfo::legalizeLDSKernelId</a></div><div class="ttdeci">bool legalizeLDSKernelId(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05630">AMDGPULegalizerInfo.cpp:5630</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aba263b2348b84c2d9a10adc0a42d9606"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aba263b2348b84c2d9a10adc0a42d9606">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM</a></div><div class="ttdeci">bool legalizeSignedDIV_REM(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04708">AMDGPULegalizerInfo.cpp:4708</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abb023d557c720f8730e0c266c1cd0f9c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">llvm::AMDGPULegalizerInfo::legalizeITOFP</a></div><div class="ttdeci">bool legalizeITOFP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02555">AMDGPULegalizerInfo.cpp:2555</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abf66d0f3f6789a70e423158446adf607"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abf66d0f3f6789a70e423158446adf607">llvm::AMDGPULegalizerInfo::legalizeBufferLoad</a></div><div class="ttdeci">bool legalizeBufferLoad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat, bool IsTyped) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05912">AMDGPULegalizerInfo.cpp:5912</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_abf712aff736a372430ea6ea027fe32e5"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abf712aff736a372430ea6ea027fe32e5">llvm::AMDGPULegalizerInfo::legalizeFPow</a></div><div class="ttdeci">bool legalizeFPow(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03730">AMDGPULegalizerInfo.cpp:3730</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac0184339c875630ffed0e19b55899b82"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac0184339c875630ffed0e19b55899b82">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04838">AMDGPULegalizerInfo.cpp:4838</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac6475a6b99e088697d90032ddab24447"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac6475a6b99e088697d90032ddab24447">llvm::AMDGPULegalizerInfo::legalizeFPTOI</a></div><div class="ttdeci">bool legalizeFPTOI(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02612">AMDGPULegalizerInfo.cpp:2612</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac790f46abd06eb86bf3f84a46584b964"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac790f46abd06eb86bf3f84a46584b964">llvm::AMDGPULegalizerInfo::legalizeStackSave</a></div><div class="ttdeci">bool legalizeStackSave(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07102">AMDGPULegalizerInfo.cpp:7102</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ac7d32c396b93d03561c3c14fde634e9c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ac7d32c396b93d03561c3c14fde634e9c">llvm::AMDGPULegalizerInfo::legalizeFlogUnsafe</a></div><div class="ttdeci">bool legalizeFlogUnsafe(MachineIRBuilder &amp;B, Register Dst, Register Src, bool IsLog10, unsigned Flags) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03449">AMDGPULegalizerInfo.cpp:3449</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_acd7e869bdfe172fce447a9d289343d1a"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">llvm::AMDGPULegalizerInfo::legalizeKernargMemParameter</a></div><div class="ttdeci">bool legalizeKernargMemParameter(MachineInstr &amp;MI, MachineIRBuilder &amp;B, uint64_t Offset, Align Alignment=Align(4)) const</div><div class="ttdoc">Legalize a value that's loaded from kernel arguments.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04431">AMDGPULegalizerInfo.cpp:4431</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad0be6e871a184d6f7b814515324eee1b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic</a></div><div class="ttdeci">bool legalizeImageIntrinsic(MachineInstr &amp;MI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer, const AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr) const</div><div class="ttdoc">Rewrite image intrinsics to use register layouts expected by the subtarget.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06316">AMDGPULegalizerInfo.cpp:6316</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad5c38c10f947e4226f85aade1ebf57f1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad5c38c10f947e4226f85aade1ebf57f1">llvm::AMDGPULegalizerInfo::buildAbsGlobalAddress</a></div><div class="ttdeci">void buildAbsGlobalAddress(Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02895">AMDGPULegalizerInfo.cpp:2895</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad6a43ba94ff9ee58996abe2df50464a3"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad6a43ba94ff9ee58996abe2df50464a3">llvm::AMDGPULegalizerInfo::legalizeGetFPEnv</a></div><div class="ttdeci">bool legalizeGetFPEnv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07133">AMDGPULegalizerInfo.cpp:7133</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad7c01a9166d49578fc9cb3162a87f396"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad7c01a9166d49578fc9cb3162a87f396">llvm::AMDGPULegalizerInfo::getImplicitArgPtr</a></div><div class="ttdeci">bool getImplicitArgPtr(Register DstReg, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05539">AMDGPULegalizerInfo.cpp:5539</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ad8779ad5bc404af71eaa72036c8be55f"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ad8779ad5bc404af71eaa72036c8be55f">llvm::AMDGPULegalizerInfo::legalizeFSQRT</a></div><div class="ttdeci">bool legalizeFSQRT(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05357">AMDGPULegalizerInfo.cpp:5357</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_adeb18e3c3ca254b1eac668a91c0a18e8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#adeb18e3c3ca254b1eac668a91c0a18e8">llvm::AMDGPULegalizerInfo::getKernargParameterPtr</a></div><div class="ttdeci">Register getKernargParameterPtr(MachineIRBuilder &amp;B, int64_t Offset) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04413">AMDGPULegalizerInfo.cpp:4413</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae0d1532576a7c6e3bda2d8966700d27a"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae0d1532576a7c6e3bda2d8966700d27a">llvm::AMDGPULegalizerInfo::legalizeSBufferLoad</a></div><div class="ttdeci">bool legalizeSBufferLoad(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06715">AMDGPULegalizerInfo.cpp:6715</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae468aab9eee24365f029a78836e6435d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">llvm::AMDGPULegalizerInfo::legalizeFceil</a></div><div class="ttdeci">bool legalizeFceil(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02447">AMDGPULegalizerInfo.cpp:2447</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae63198baedfab72494f0d79823e99b75"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">llvm::AMDGPULegalizerInfo::loadInputValue</a></div><div class="ttdeci">bool loadInputValue(Register DstReg, MachineIRBuilder &amp;B, const ArgDescriptor *Arg, const TargetRegisterClass *ArgRC, LLT ArgTy) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04259">AMDGPULegalizerInfo.cpp:4259</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_ae6424442b4dd0280dd56bc1c577e68ed"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae6424442b4dd0280dd56bc1c577e68ed">llvm::AMDGPULegalizerInfo::legalizeFSQRTF64</a></div><div class="ttdeci">bool legalizeFSQRTF64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05273">AMDGPULegalizerInfo.cpp:5273</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aec28181fa8c84646c097212f19e379f1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt</a></div><div class="ttdeci">bool legalizeExtractVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02701">AMDGPULegalizerInfo.cpp:2701</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af13d2c38b3bf7586a8f07d511eda68e8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af13d2c38b3bf7586a8f07d511eda68e8">llvm::AMDGPULegalizerInfo::legalizeLoad</a></div><div class="ttdeci">bool legalizeLoad(LegalizerHelper &amp;Helper, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03064">AMDGPULegalizerInfo.cpp:3064</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af30d14208a085b7b3e39b25a10f55896"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af30d14208a085b7b3e39b25a10f55896">llvm::AMDGPULegalizerInfo::legalizeCTLZ_ZERO_UNDEF</a></div><div class="ttdeci">bool legalizeCTLZ_ZERO_UNDEF(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04189">AMDGPULegalizerInfo.cpp:4189</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af4667ecbc4447b41863430fb572d8f82"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af4667ecbc4447b41863430fb572d8f82">llvm::AMDGPULegalizerInfo::legalizeLaneOp</a></div><div class="ttdeci">bool legalizeLaneOp(LegalizerHelper &amp;Helper, MachineInstr &amp;MI, Intrinsic::ID IID) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l05420">AMDGPULegalizerInfo.cpp:5420</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af6341dd9dcba1872086b57731b9c096d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af6341dd9dcba1872086b57731b9c096d">llvm::AMDGPULegalizerInfo::legalizeSetFPEnv</a></div><div class="ttdeci">bool legalizeSetFPEnv(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l07153">AMDGPULegalizerInfo.cpp:7153</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af7e4619611fab877c69f6ec0a1d57525"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af7e4619611fab877c69f6ec0a1d57525">llvm::AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic</a></div><div class="ttdeci">bool legalizeWorkitemIDIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned Dim, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l04373">AMDGPULegalizerInfo.cpp:4373</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_af9de933caeeaebd4387c7c62f02a3bbd"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af9de933caeeaebd4387c7c62f02a3bbd">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr</a></div><div class="ttdeci">bool legalizeTrapHsaQueuePtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06828">AMDGPULegalizerInfo.cpp:6828</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_afb13811bb447af9b35a1ae4257e37a36"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#afb13811bb447af9b35a1ae4257e37a36">llvm::AMDGPULegalizerInfo::legalizeFlog2</a></div><div class="ttdeci">bool legalizeFlog2(MachineInstr &amp;MI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l03285">AMDGPULegalizerInfo.cpp:3285</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html_aff7dfc9d1d4355acbd741d76ce27fca1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aff7dfc9d1d4355acbd741d76ce27fca1">llvm::AMDGPULegalizerInfo::legalizeTrapEndpgm</a></div><div class="ttdeci">bool legalizeTrapEndpgm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l06799">AMDGPULegalizerInfo.cpp:6799</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecode_8h_source.html#l00025">X86ShuffleDecode.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00034">GCNSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUTargetMachine_8h_source.html#l00085">AMDGPUTargetMachine.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes.</div><div class="ttdef"><b>Definition</b> <a href="GISelChangeObserver_8h_source.html#l00029">GISelChangeObserver.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00048">GlobalValue.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition</b> <a href="LegalizerHelper_8h_source.html#l00047">LegalizerHelper.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition</b> <a href="LegalizerInfo_8h_source.html#l01239">LegalizerInfo.h:1239</a></div></div>
<div class="ttc" id="aclassllvm_1_1LostDebugLocObserver_html"><div class="ttname"><a href="classllvm_1_1LostDebugLocObserver.html">llvm::LostDebugLocObserver</a></div><div class="ttdef"><b>Definition</b> <a href="LostDebugLocObserver_8h_source.html#l00019">LostDebugLocObserver.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00224">MachineIRBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition</b> <a href="WholeProgramDevirt_8h_source.html#l00031">WholeProgramDevirt.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdeci">@ MO_NONE</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00200">SIInstrInfo.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00480">DWP.cpp:480</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">AMDGPUArgumentUsageInfo.h:102</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUInstrInfo_8h_source.html#l00055">AMDGPUInstrInfo.h:55</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00024">AMDGPUArgumentUsageInfo.h:24</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:36:17 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
