==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.c' ... 
WARNING: [HLS 200-40] In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:54:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:57:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:93:2: error: "AP data type can only be used in C++"
#error "AP data type can only be used in C++"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:56:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_ref.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_base.h:71:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed.h:56:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_fixed_ref.h:62:2: error: "C++ is required to include this header file"
#error "C++ is required to include this header file"
 ^
In file included from AES-XTS/main.c:3:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:36:10: fatal error: 'cmath' file not found
#include <cmath>
         ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:40:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:104:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:118:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:119:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:126:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:40:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:104:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:118:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:119:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:126:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:3: error: no matching function for call to 'aes_add_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> (*)[4]' for 2nd argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:3: error: no matching function for call to 'aes_add_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> (*)[4]' for 2nd argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:148:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:149:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:150:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[3] = expanded_key[3][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:198:11: error: use of undeclared identifier 'temp'
          temp = temporary_key[i];
          ^
AES-XTS/main.cpp:199:36: error: use of undeclared identifier 'temp'
          temporary_key[i] = s_box[temp];
                                   ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:18:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:22:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:23:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:24:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:25:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:30:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:30:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:37:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:40:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:44:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:45:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:46:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:47:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:62:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:69:5: error: use of undeclared identifier 'int16'
    int16 temp_row[4];
    ^
AES-XTS/main.cpp:74:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript] = state_matrix[row_index][row_index + idx_subscript];
        ^
AES-XTS/main.cpp:79:9: error: use of undeclared identifier 'temp_row'
        temp_row[(4 - row_index) + idx_subscript2] = state_matrix[row_index][idx_subscript2];
        ^
AES-XTS/main.cpp:87:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript3] = state_matrix[row_index][(row_index * -1) + idx_subscript3];
        ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:70:5: error: use of undeclared identifier 'int16'
    int16 temp_row[4];
    ^
AES-XTS/main.cpp:75:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript] = state_matrix[row_index][row_index + idx_subscript];
        ^
AES-XTS/main.cpp:80:9: error: use of undeclared identifier 'temp_row'
        temp_row[(4 - row_index) + idx_subscript2] = state_matrix[row_index][idx_subscript2];
        ^
AES-XTS/main.cpp:88:9: error: use of undeclared identifier 'temp_row'
        temp_row[idx_subscript3] = state_matrix[row_index][(row_index * -1) + idx_subscript3];
        ^
AES-XTS/main.cpp:93:9: error: use of undeclared identifier 'temp_row'
        temp_row[row_index + idx_subscript4] = state_matrix[row_index][idx_subscript4];
        ^
AES-XTS/main.cpp:100:55: error: use of undeclared identifier 'temp_row'
      state_matrix[0 + row_index][i_chaining_1 + 0] = temp_row[i_chaining_1];
                                                      ^
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:5: error: redefinition of 'aes_mix_columns' as different kind of symbol
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
    ^
AES-XTS/main.h:13:5: note: previous definition is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:108:21: error: use of undeclared identifier 'int16'
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:5: error: redefinition of 'aes_mix_columns' as different kind of symbol
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
    ^
AES-XTS/main.h:13:5: note: previous definition is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:108:21: error: use of undeclared identifier 'int16'
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                    ^
AES-XTS/main.cpp:108:119: error: expected ';' after top level declarator
int aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                                                                                                      ^
                                                                                                                      ;
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'int16'
    int16 round_key[4][4];
    ^
AES-XTS/main.cpp:31:9: error: use of undeclared identifier 'round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
        ^
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:23: error: use of undeclared identifier 'round_key'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
                      ^
AES-XTS/main.cpp:41:37: error: use of undeclared identifier 'round_key'
    aes_add_round_key(state_matrix, round_key);
                                    ^
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:130:47: error: unknown type name 'int16'
int aes_add_round_key(int state_matrix[4][4], int16 round_key_matrix[4][4])
                                              ^
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:144:1: error: unknown type name 'int16'
int16 aes_get_round_key(int round, int expanded_key[4][60])
^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
WARNING: [HLS 200-40] AES-XTS/main.cpp:108:76: warning: '/*' within block comment [-Wcomment]
int aes_mix_columns(ap_int<16> /* fix - had to make ap_int. was ap_int<16> /* fix - had to make ap_int<16> */ */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                                                           ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:108:33: error: expected ')'
int aes_mix_columns(ap_int<16> */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                                ^
AES-XTS/main.cpp:108:20: note: to match this '('
int aes_mix_columns(ap_int<16> */ state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
                   ^
AES-XTS/main.cpp:113:17: error: use of undeclared identifier 'state_matrix'
    column[0] = state_matrix[0][column_index];
                ^
AES-XTS/main.cpp:114:17: error: use of undeclared identifier 'state_matrix'
    column[1] = state_matrix[1][column_index];
                ^
AES-XTS/main.cpp:115:17: error: use of undeclared identifier 'state_matrix'
    column[2] = state_matrix[2][column_index];
                ^
AES-XTS/main.cpp:116:17: error: use of undeclared identifier 'state_matrix'
    column[3] = state_matrix[3][column_index];
                ^
AES-XTS/main.cpp:119:7: error: use of undeclared identifier 'state_matrix'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
      ^
AES-XTS/main.cpp:119:47: error: use of undeclared identifier 'multiplication'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                              ^
AES-XTS/main.cpp:119:62: error: use of undeclared identifier 'constant_matrix'
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                             ^
AES-XTS/main.cpp:120:7: error: use of undeclared identifier 'state_matrix'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
      ^
AES-XTS/main.cpp:120:48: error: use of undeclared identifier 'multiplication'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                               ^
AES-XTS/main.cpp:120:63: error: use of undeclared identifier 'constant_matrix'
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                              ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:148:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:149:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:150:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'ap_int<16> [4]' is not assignable
  round_key[3] = expanded_key[3][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:230:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:276:14: error: functions that differ only in their return type cannot be overloaded
ap_int<16> * xts_aes_calculate_next_tweak(int tweak[16])
             ^
AES-XTS/main.h:25:5: note: previous declaration is here
int xts_aes_calculate_next_tweak(int tweak[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'ap_int<16> *' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:276:12: error: functions that differ only in their return type cannot be overloaded
ap_int<16> xts_aes_calculate_next_tweak(int tweak[16])
           ^
AES-XTS/main.h:25:14: note: previous declaration is here
ap_int<16> * xts_aes_calculate_next_tweak(int tweak[16]);
             ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:293:10: error: cannot initialize return object of type 'ap_int<16> *' with an lvalue of type 'int [16]'
  return next_tweak;
         ^~~~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:273:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [16]'
  return sequence;
         ^~~~~~~~
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
AES-XTS/main.cpp:309:3: error: use of undeclared identifier 'int32'
  int32 ind = 0;
  ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:5: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int aes_sequence_to_matrix(ap_int<16> sequence[16]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:258:6: error: functions that differ only in their return type cannot be overloaded
int* aes_matrix_to_sequence(int matrix[4][4])
     ^
AES-XTS/main.h:23:5: note: previous declaration is here
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
AES-XTS/main.cpp:318:29: error: array type 'int [16]' is not assignable
    new_block[i_chaining_0] = new_block_temp[i_chaining_0];
    ~~~~~~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:13:50: error: no matching function for call to 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:21:6: note: candidate function not viable: no known conversion from 'int *' to 'ap_int<16> *' for 1st argument; 
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:19:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:25:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'int [4][4]' to 'ap_int<16> (*)[4]' for 1st argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:31:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:38:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:47:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:63:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:105:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:119:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:120:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:121:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:127:10: error: cannot initialize return object of type 'int' with an lvalue of type 'ap_int<16> (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:141:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int (*)[4]'
  return state_matrix;
         ^~~~~~~~~~~~
AES-XTS/main.cpp:238:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][60]'
  return expanded_key_matrix;
         ^~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:241:5: error: functions that differ only in their return type cannot be overloaded
int aes_sequence_to_matrix(ap_int<16> sequence[16])
    ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:255:10: error: cannot initialize return object of type 'int' with an lvalue of type 'int [4][4]'
  return matrix;
         ^~~~~~
AES-XTS/main.cpp:258:6: error: functions that differ only in their return type cannot be overloaded
int* aes_matrix_to_sequence(int matrix[4][4])
     ^
AES-XTS/main.h:23:5: note: previous declaration is here
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:303:26: error: array type 'int [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:15:50: error: use of undeclared identifier 'aes_sequence_to_matrix'
      state_matrix[i_chaining_0][i_chaining_1] = aes_sequence_to_matrix(text);
                                                 ^
AES-XTS/main.cpp:21:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:25:5: error: use of undeclared identifier 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^
AES-XTS/main.cpp:26:5: error: use of undeclared identifier 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^
AES-XTS/main.cpp:27:5: error: use of undeclared identifier 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^
AES-XTS/main.cpp:33:49: error: use of undeclared identifier 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^
AES-XTS/main.cpp:40:7: error: use of undeclared identifier 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^
AES-XTS/main.cpp:43:5: error: use of undeclared identifier 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^
AES-XTS/main.cpp:47:3: error: use of undeclared identifier 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^
AES-XTS/main.cpp:48:3: error: use of undeclared identifier 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^
AES-XTS/main.cpp:49:35: error: use of undeclared identifier 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^
AES-XTS/main.cpp:50:10: error: use of undeclared identifier 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^
AES-XTS/main.cpp:121:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:122:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:150:16: error: array type 'int16 [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:151:16: error: array type 'int16 [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:152:16: error: array type 'int16 [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:151:16: error: array type 'int16 [4]' is not assignable
  round_key[0] = expanded_key[0][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:152:16: error: array type 'int16 [4]' is not assignable
  round_key[1] = expanded_key[1][key_column_index];
  ~~~~~~~~~~~~ ^
AES-XTS/main.cpp:153:16: error: array type 'int16 [4]' is not assignable
  round_key[2] = expanded_key[2][key_column_index];
  ~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:302:26: error: array type 'int16 [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:302:26: error: array type 'int16 [16]' is not assignable
      new_block[i_map_0] = block[i_map_0][i_map_1] ^ tweak[i_map_0];
      ~~~~~~~~~~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:162:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:240:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:333:15: error: array type 'int16 [16]' is not assignable
    blocks[i] = data[i * 16];
    ~~~~~~~~~ ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:5: error: no matching function for call to 'aes_substitute_bytes'
    aes_substitute_bytes(state_matrix, s_boxes[round_factor][0]);
    ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:27:5: error: no matching function for call to 'aes_shift_rows'
    aes_shift_rows(state_matrix, round_factor);
    ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:28:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:34:49: error: no matching function for call to 'aes_get_round_key'
        round_key[i_chaining_0][i_chaining_1] = aes_get_round_key(round, expanded_key);
                                                ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:41:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:13:5: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:44:5: error: no matching function for call to 'aes_add_round_key'
    aes_add_round_key(state_matrix, round_key);
    ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:15:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_add_round_key(int state_matrix[4][4], ap_int<16> round_key_matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:48:3: error: no matching function for call to 'aes_substitute_bytes'
  aes_substitute_bytes(state_matrix, s_boxes[round_factor]);
  ^~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:9:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_substitute_bytes(int state_matrix[4][4], ap_uint<8> s_box);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:49:3: error: no matching function for call to 'aes_shift_rows'
  aes_shift_rows(state_matrix, round_factor);
  ^~~~~~~~~~~~~~
AES-XTS/main.h:11:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_shift_rows(int state_matrix[4][4], int round_factor);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:50:35: error: no matching function for call to 'aes_get_round_key'
  aes_add_round_key(state_matrix, aes_get_round_key(round, expanded_key));
                                  ^~~~~~~~~~~~~~~~~
AES-XTS/main.h:17:12: note: candidate function not viable: no known conversion from 'int16 (*)[60]' to 'int (*)[4]' for 2nd argument; 
ap_int<16> aes_get_round_key(int round, int expanded_key[4][4]);
           ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:51:10: error: no matching function for call to 'aes_matrix_to_sequence'
  return aes_matrix_to_sequence(state_matrix);
         ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:5: note: candidate function not viable: no known conversion from 'int16 [4][4]' to 'int (*)[4]' for 1st argument; 
int aes_matrix_to_sequence(int matrix[4][4]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:111:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:13:5: note: previous declaration is here
int aes_mix_columns(ap_int<16> state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:122:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:123:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:124:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:125:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:163:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256])
      ^
AES-XTS/main.h:19:5: note: previous declaration is here
int aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256]);
    ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:241:7: error: functions that differ only in their return type cannot be overloaded
int16 aes_sequence_to_matrix(ap_int<16> sequence[16])
      ^
AES-XTS/main.h:21:6: note: previous declaration is here
int* aes_sequence_to_matrix(ap_int<16> sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:347:43: error: no matching function for call to 'xts_aes_process_block'
        blocks[0 + i][i_chaining_1 + 0] = xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
                                          ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:296:7: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 (*)[16]' for 1st argument; 
int16 xts_aes_process_block(int16 block[1][16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
      ^
AES-XTS/main.h:27:5: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'ap_int<16> *' for 1st argument; take the address of the argument with &
int xts_aes_process_block(ap_int<16> block[16], int tweak[16], int mode, int expanded_key[4][4], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256]);
    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:12:3: error: no matching function for call to 'aes_sequence_to_matrix'
  aes_sequence_to_matrix(text, state_matrix);
  ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:23:6: note: candidate function not viable: no known conversion from 'int16 (*)[16]' to 'ap_int<16> *' for 1st argument; dereference the argument with *
void aes_sequence_to_matrix(ap_int<16> sequence[16], int16 matrix_out[4][4]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4][4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[1][4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:37:3: error: no matching function for call to 'aes_matrix_to_sequence'
  aes_matrix_to_sequence(state_matrix, sequence_out);
  ^~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.h:25:6: note: candidate function not viable: no known conversion from 'int16 (*)[16]' to 'int16 *' (aka 'ap_int<16> *') for 2nd argument; dereference the argument with *
void aes_matrix_to_sequence(int16 matrix[4][4], int16 sequence[16]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:106:61: error: array subscript is not an integer
      state_matrix[row_index][column_index] = multiplication[constant_matrix[row_index][0]][column[0]];
                                                            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:107:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][1]][column[1]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:108:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][2]][column[2]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:109:62: error: array subscript is not an integer
      state_matrix[row_index][column_index] ^= multiplication[constant_matrix[row_index][3]][column[3]];
                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:270:14: error: array type 'int16 [16]' is not assignable
    block[i] = block[i] ^ tweak[i];
    ~~~~~~~~ ^
AES-XTS/main.cpp:284:14: error: array type 'int16 [16]' is not assignable
    block[i] = block[i] ^ tweak[i];
    ~~~~~~~~ ^
AES-XTS/main.cpp:304:7: error: no matching function for call to 'xts_aes_process_block'
      xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
      ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:266:6: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 (*)[16]' for 1st argument; 
void xts_aes_process_block(int16 block[1][16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
     ^
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[0], s_boxes[1][0], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[32], s_boxes[1][0], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:338:3: error: no matching function for call to 'aes_process'
  aes_process(tweak, 0, 1, aes_expanded_key2, s_boxes, mix_column_constant_matrices, multiplication, aes_tweak);
  ^~~~~~~~~~~
AES-XTS/main.cpp:9:6: note: candidate function not viable: no known conversion from 'ap_int<16> *' to 'int16 (*)[16]' for 1st argument; 
void aes_process(int16 text[1][16], int initial_round, int round_factor, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256], int16 sequence_out[1][16])
     ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:22:5: error: no matching function for call to 'aes_mix_columns'
    aes_mix_columns(state_matrix, mix_column_constant_matrices[round_factor][0][0], multiplication);
    ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:26:7: error: no matching function for call to 'aes_mix_columns'
      aes_mix_columns(round_key, mix_column_constant_matrices[round_factor][0][0], multiplication);
      ^~~~~~~~~~~~~~~
AES-XTS/main.h:15:6: note: candidate function not viable: no known conversion from 'ap_uint<8>' to 'ap_uint<8> (*)[4]' for 2nd argument; 
void aes_mix_columns(int16 state_matrix[4][4], ap_uint<8> constant_matrix[4][4], ap_uint<8> multiplication[15][256]);
     ^
In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:304:7: error: no matching function for call to 'xts_aes_process_block'
      xts_aes_process_block(blocks[i][0], tweak, mode, expanded_key, s_boxes, mix_column_constant_matrices, multiplication);
      ^~~~~~~~~~~~~~~~~~~~~
AES-XTS/main.cpp:266:6: note: candidate function not viable: no known conversion from 'int16' (aka 'ap_int<16>') to 'int16 *' (aka 'ap_int<16> *') for 1st argument; take the address of the argument with &
void xts_aes_process_block(int16 block[16], int16 tweak[16], ap_int<16> mode, int16 expanded_key[4][60], ap_uint<8> s_boxes[3][256], ap_uint<8> mix_column_constant_matrices[3][4][4], ap_uint<8> multiplication[15][256])
     ^
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[0], s_boxes[1][0], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key[32], s_boxes[1][0], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_int<16>' to 'ap_int<16> *' for 1st argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:335:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key, s_boxes[1], rcon, aes_expanded_key);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_uint<8> [256]' to 'ap_uint<8> (*)[256]' for 2nd argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
AES-XTS/main.cpp:336:3: error: no matching function for call to 'aes_expand_key'
  aes_expand_key(key+32, s_boxes[1], rcon, aes_expanded_key2);
  ^~~~~~~~~~~~~~
AES-XTS/main.cpp:143:6: note: candidate function not viable: no known conversion from 'ap_uint<8> [256]' to 'ap_uint<8> (*)[256]' for 2nd argument; take the address of the argument with &
void aes_expand_key(ap_int<16> key[32], ap_uint<8> s_box[1][256], ap_uint<8> rcon[256], int16 expanded_key_matrix[4][60])
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.480 ; gain = 92.996
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.832 ; gain = 93.418
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 183.953 ; gain = 92.453
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.027 ; gain = 92.531
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [XFORM 203-190] Cannot burst array 's_boxes' (AES-XTS/main.cpp:312): variable is not an array with scalar elements.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from AES-XTS/main.cpp:1:
AES-XTS/main.cpp:350:1: error: extraneous closing brace ('}')
}
^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 's_boxes': C:\Users\ssscr\Desktop\school\UIUC\ece527\final_project\HLS\AES-XTS\main.cpp:322
ERROR: [HLS 214-124] use of undeclared identifier 's_boxes': C:\Users\ssscr\Desktop\school\UIUC\ece527\final_project\HLS\AES-XTS\main.cpp:323
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.000 ; gain = 92.566
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'xts_aes' (AES-XTS/main.cpp:312) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 205.090 ; gain = 113.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 254.070 ; gain = 162.637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 268.891 ; gain = 177.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.453 seconds; current allocated memory: 202.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 202.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'xts_aes/m_axi_data3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'xts_aes/m_axi_data3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 203.841 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 269.367 ; gain = 177.934
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 20.177 seconds; peak allocated memory: 203.841 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.324 ; gain = 92.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:305) automatically.
ERROR: [SYNCHK 200-11] AES-XTS/main.cpp:289: Argument 's_boxes' of function 'xts_aes_process_data' (AES-XTS/main.cpp:289) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] AES-XTS/main.cpp:47: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-42] AES-XTS/main.cpp:20: pointer comparison is not supported.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 183.969 ; gain = 92.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
ERROR: [SYNCHK 200-11] AES-XTS/main.cpp:288: Argument 's_boxes' of function 'xts_aes_process_data' (AES-XTS/main.cpp:288) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
WARNING: [SYNCHK 200-23] AES-XTS/main.cpp:46: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-42] AES-XTS/main.cpp:19: pointer comparison is not supported.
INFO: [SYNCHK 200-10] 2 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 184.402 ; gain = 92.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 211.605 ; gain = 120.090
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 269.215 ; gain = 177.699
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns837384041' to 'aes_mix_columns83738.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8373840' to 'aes_mix_columns83738.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns83738' to 'aes_mix_columns83738.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:351:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-561] Updating loop upper bound from 256 to 257 for loop 'Loop-0-0' in function 'xts_aes'.
WARNING: [XFORM 203-561] Updating loop lower bound from 256 to 257 for loop 'Loop-0-0' in function 'xts_aes'.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns83738.1.1' to 'aes_mix_columns83738' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 440.094 ; gain = 348.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns83738.1' to 'aes_mix_columns83738_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns83738.2' to 'aes_mix_columns83738_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.236' to 'aes_process_236'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.784 seconds; current allocated memory: 383.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 384.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 385.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 386.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 386.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 386.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 386.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 386.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 386.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 387.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 387.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 387.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 388.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 388.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 389.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 389.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 389.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 390.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns83738' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 390.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 391.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 391.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 392.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns837' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 392.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 393.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 393.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 393.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 394.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 394.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 394.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 395.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 395.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 396.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key54_expanded_key_V' to 'aes_expand_key54_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key54'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 398.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 400.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 400.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 401.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 401.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 401.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 402.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738_1'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 403.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 404.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 406.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns83738' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns83738'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 407.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_236_state_matrix_V' to 'aes_process_236_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_236_round_key_V' to 'aes_process_236_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_236'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 409.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns837' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns837'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 410.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 412.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 413.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 415.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the lengt==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 184.539 ; gain = 93.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 212.926 ; gain = 121.473
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 269.961 ; gain = 178.508
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 433.574 ; gain = 342.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.683 seconds; current allocated memory: 376.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 377.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 378.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 379.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 379.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 379.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 379.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 379.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 380.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 380.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 380.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 380.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 380.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 381.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 381.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 382.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 382.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 383.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 383.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 384.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 384.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 385.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 385.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 386.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 386.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 386.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 387.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 387.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 387.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 388.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 388.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 389.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 389.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 391.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 393.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 394.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 394.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 395.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 396.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 397.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 399.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 400.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 402.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 404.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 405.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 407.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 409.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 410.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 415.165 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 526.551 ; gain = 435.098
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 40.579 seconds; peak allocated memory: 415.165 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.301 ; gain = 92.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 211.543 ; gain = 120.102
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:218) to resolve interface conflict according to call graph.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:36) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:304) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:94)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 269.023 ; gain = 177.582
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:267:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:39)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:221:28)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns841424445' to 'aes_mix_columns84142.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8414244' to 'aes_mix_columns84142.1.1' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142' to 'aes_mix_columns84142.2' (AES-XTS/main.cpp:96:44)
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns8' to 'aes_mix_columns8.1' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:345:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:294:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:147:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'aes_mix_columns84142.1.1' to 'aes_mix_columns84142' (AES-XTS/main.cpp:96:44)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 433.469 ; gain = 342.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.1' to 'aes_mix_columns84142_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_mix_columns84142.2' to 'aes_mix_columns84142_2'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.240' to 'aes_process_240'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.431 seconds; current allocated memory: 376.486 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 377.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 378.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 379.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 379.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 379.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 379.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 380.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 380.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 380.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 380.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 381.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 381.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 382.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 382.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 382.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 383.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 383.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 384.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 384.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 385.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 385.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 386.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 386.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 386.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 387.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 387.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 387.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 388.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 388.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 389.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 389.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key58_expanded_key_V' to 'aes_expand_key58_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key58'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 391.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 393.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 394.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 394.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 395.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 395.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 396.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_1'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 397.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 399.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142_2'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 400.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns84142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns84142'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 402.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_240_state_matrix_V' to 'aes_process_240_sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_240_round_key_V' to 'aes_process_240_rhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_240'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 404.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns841' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns841'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 405.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_roujbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 407.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 409.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 410.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/s_boxes_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mix_column_constant_matrices_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/multiplication_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/rcon_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V', 's_boxes_V', 'mix_column_constant_matrices_V', 'multiplication_V', 'rcon_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expanlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 415.165 MB.
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key58_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_roufYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_process_2_roujbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedmb6_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 526.027 ; gain = 434.586
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
INFO: [HLS 200-112] Total elapsed time: 39.753 seconds; peak allocated memory: 415.165 MB.
