INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yagob/Documents/GitHub/TRABAJO_VHDL/TRABAJO.sim/sim_1/synth/func/xsim/top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDGEDTCTR
INFO: [VRFC 10-311] analyzing module SEMAFORO
INFO: [VRFC 10-311] analyzing module SYNCHRNZR
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yagob/Documents/GitHub/TRABAJO_VHDL/TRABAJO.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yagob/Documents/GitHub/TRABAJO_VHDL/TRABAJO.srcs/sources_1/new/SEMAFORO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SEMAFORO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yagob/Documents/GitHub/TRABAJO_VHDL/TRABAJO.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yagob/Documents/GitHub/TRABAJO_VHDL/TRABAJO.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
