(wiring 
# Wiring file created by Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
 (resolution MIL 10000)
# Net BUSY 
 (wire (path TOP 80000  4890000 1090000 4890000 3550000))
 (wire (path TOP 80000  4890000 8820900 4890000 9088600 5715300 9088600))
 (wire (path BOTTOM 80000  4890000 1090000 4890000 8820900))
   (via VIA32_16_SM0 4890000 8820900)
# Net GND 
 (wire (path BOTTOM 80000  7890000 1090000 7890000 8340600))
 (wire (path BOTTOM 80000  7890000 8340600 7890000 10880000 4980000 10880000))
 (wire (path TOP 80000  7890000 1090000 7890000 2855000 10205000 2855000))
 (wire (path TOP 80000  1464020 8158190 1590000 8158190 1590000 4700000))
 (wire (path TOP 80000  4980000 10880000 4980000 11320000 1880000 11320000
     1880000 10830000))
 (wire (path TOP 80000  1464020 9142440 1880000 9142440 1880000 10830000))
 (wire (path TOP 80000  1464020 8158190 1464020 9142440))
 (wire (path TOP 80000  4980000 10880000 5230000 10880000 5230000 10920000
     5530000 10920000))
 (wire (path TOP 80000  1880000 10830000 1580000 10830000))
 (wire (path TOP 80000  1464020 9142440 980160 9142440))
 (wire (path TOP 80000  1464020 8158190 980160 8158190))
 (wire (path TOP 80000  6010600 8340600 7890000 8340600))
 (wire (path TOP 80000  6010600 8340600 5912100 8340600 5912100 9088600))
   (via VIA32_16_SM0 4980000 10880000)
   (via VIA32_16_SM0 7890000 8340600)
# Net N16875034 
 (wire (path TOP 80000  10970000 5440000 11500000 5440000 11500000 3230000
     10995000 3230000))
# Net N16884907 
 (wire (path TOP 80000  9770000 10680000 9770000 10205000 9760000 10205000
     9760000 8600000))
# Net N16886282 
 (wire (path TOP 80000  8840000 3620000 9140000 3620000 9140000 3605000
     10205000 3605000))
# Net N168837622 
 (wire (path TOP 80000  3490000 6730000 3983700 6730000 3983700 8158190
     3499840 8158190))
# Net N168851481 
 (wire (path TOP 80000  2890000 1090000 2890000 1490000 2840000 1490000
     2840000 3560000))
# Net PWMIN 
 (wire (path TOP 80000  3490000 5930000 5568050 5930000 5568050 7592500
     5715300 7592500))
# Net PWMOUT 
 (wire (path TOP 80000  8040000 3620000 8040000 7592500 6305800 7592500))
# Net RMT 
 (wire (path TOP 80000  6305800 9088600 8960000 9088600 8960000 8600000))
# Net SCL 
 (wire (path TOP 80000  6890000 3290000 6890000 1090000))
 (wire (path TOP 80000  6890000 3290000 6890000 3590000))
 (wire (path TOP 80000  6890000 3290000 7380000 3290000 7380000 6510000
     6109000 6510000 6109000 7592500))
# Net SDA 
 (wire (path TOP 80000  5890000 3570000 5890000 1090000))
 (wire (path TOP 80000  5890000 3570000 5890000 3890000 7240000 3890000
     7240000 5670000 5912100 5670000 5912100 7592500))
# Net VDD_1V8 
 (wire (path TOP 80000  4890000 4050000 5890000 4050000 5890000 4070000))
 (wire (path TOP 80000  4890000 4050000 3890000 4050000 3890000 1090000))
 (wire (path TOP 80000  5890000 4070000 6890000 4070000 6890000 4390000))
 (wire (path TOP 80000  5890000 4070000 5890000 4370000))
 (wire (path TOP 80000  4890000 4050000 4890000 4350000))
# Net VDD_3V3 
 (wire (path TOP 80000  3015980 10570000 6109000 10570000))
 (wire (path TOP 80000  2840000 4360000 2840000 9142440 3015980 9142440))
 (wire (path TOP 80000  6109000 10570000 6109000 10920000))
 (wire (path BOTTOM 80000  10870000 10680000 10870000 6830000 10970000 6830000
     10970000 6440000))
 (wire (path TOP 80000  2840000 4360000 2840000 3960000 1590000 3960000
     1590000 3520000))
 (wire (path TOP 80000  3015980 9142440 3015980 10570000))
 (wire (path TOP 80000  3015980 10570000 3015980 10830000 2380000 10830000))
 (wire (path TOP 80000  6109000 10920000 6330000 10920000))
 (wire (path TOP 80000  10870000 10680000 10870000 11270000 6109000 11270000
     6109000 10920000))
 (wire (path TOP 80000  3015980 9142440 3499840 9142440))
 (wire (path TOP 80000  6109000 10570000 6109000 9088600))
)
