Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  7 02:37:05 2021
| Host         : ECE-PHO115-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file draw_game_timing_summary_routed.rpt -pb draw_game_timing_summary_routed.pb -rpx draw_game_timing_summary_routed.rpx -warn_on_violation
| Design       : draw_game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_lfsr/clk_o_reg/Q (HIGH)

 There are 2580 register/latch pins with no clock driven by root clock pin: clk_div_line/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.805        0.000                      0                  205        0.241        0.000                      0                  205        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.805        0.000                      0                  205        0.241        0.000                      0                  205        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.076ns (20.933%)  route 4.064ns (79.067%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.343     9.730    start/wait_count[31]_i_4_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.854 r  start/line_type_o_rep__5_i_1/O
                         net (fo=1, routed)           0.521    10.375    start/line_type_o_rep__5_i_1_n_0
    SLICE_X29Y45         FDCE                                         r  start/line_type_o_reg_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.687    15.109    start/clk_i_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  start/line_type_o_reg_rep__5/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)       -0.081    15.180    start/line_type_o_reg_rep__5
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.076ns (20.781%)  route 4.102ns (79.219%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.522     9.909    start/wait_count[31]_i_4_n_0
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.033 r  start/line_type_o_rep__11_i_1/O
                         net (fo=1, routed)           0.379    10.413    start/line_type_o_rep__11_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  start/line_type_o_reg_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.679    15.101    start/clk_i_IBUF_BUFG
    SLICE_X46Y48         FDCE                                         r  start/line_type_o_reg_rep__11/C
                         clock pessimism              0.187    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X46Y48         FDCE (Setup_fdce_C_D)       -0.031    15.222    start/line_type_o_reg_rep__11
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__10/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.076ns (21.118%)  route 4.019ns (78.882%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.819    10.206    start/wait_count[31]_i_4_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.330 r  start/line_type_o_rep__10_i_1/O
                         net (fo=1, routed)           0.000    10.330    start/line_type_o_rep__10_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  start/line_type_o_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.678    15.100    start/clk_i_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  start/line_type_o_reg_rep__10/C
                         clock pessimism              0.187    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.077    15.329    start/line_type_o_reg_rep__10
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.076ns (21.719%)  route 3.878ns (78.281%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.338     9.725    start/wait_count[31]_i_4_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I0_O)        0.124     9.849 r  start/line_type_o_rep__4_i_1/O
                         net (fo=1, routed)           0.340    10.189    start/line_type_o_rep__4_i_1_n_0
    SLICE_X29Y45         FDCE                                         r  start/line_type_o_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.687    15.109    start/clk_i_IBUF_BUFG
    SLICE_X29Y45         FDCE                                         r  start/line_type_o_reg_rep__4/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)       -0.067    15.194    start/line_type_o_reg_rep__4
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__9/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.076ns (21.131%)  route 4.016ns (78.869%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.816    10.203    start/wait_count[31]_i_4_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.327 r  start/line_type_o_rep__9_i_1/O
                         net (fo=1, routed)           0.000    10.327    start/line_type_o_rep__9_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  start/line_type_o_reg_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.678    15.100    start/clk_i_IBUF_BUFG
    SLICE_X46Y45         FDCE                                         r  start/line_type_o_reg_rep__9/C
                         clock pessimism              0.187    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X46Y45         FDCE (Setup_fdce_C_D)        0.081    15.333    start/line_type_o_reg_rep__9
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.076ns (22.092%)  route 3.794ns (77.908%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.004     9.391    start/wait_count[31]_i_4_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.515 r  start/line_type_o_rep__0_i_1/O
                         net (fo=1, routed)           0.591    10.105    start/line_type_o_rep__0_i_1_n_0
    SLICE_X39Y62         FDCE                                         r  start/line_type_o_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.514    14.937    start/clk_i_IBUF_BUFG
    SLICE_X39Y62         FDCE                                         r  start/line_type_o_reg_rep__0/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)       -0.061    15.116    start/line_type_o_reg_rep__0
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.508%)  route 3.927ns (78.492%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.727    10.114    start/wait_count[31]_i_4_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.238 r  start/line_type_o_rep__3_i_1/O
                         net (fo=1, routed)           0.000    10.238    start/line_type_o_rep__3_i_1_n_0
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.689    15.111    start/clk_i_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__3/C
                         clock pessimism              0.187    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.029    15.292    start/line_type_o_reg_rep__3
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.076ns (21.508%)  route 3.927ns (78.492%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.727    10.114    start/wait_count[31]_i_4_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.238 r  start/line_type_o_rep__7_i_1/O
                         net (fo=1, routed)           0.000    10.238    start/line_type_o_rep__7_i_1_n_0
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.689    15.111    start/clk_i_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__7/C
                         clock pessimism              0.187    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.031    15.294    start/line_type_o_reg_rep__7
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.076ns (21.512%)  route 3.926ns (78.488%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.726    10.113    start/wait_count[31]_i_4_n_0
    SLICE_X27Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.237 r  start/line_type_o_rep__6_i_1/O
                         net (fo=1, routed)           0.000    10.237    start/line_type_o_rep__6_i_1_n_0
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.689    15.111    start/clk_i_IBUF_BUFG
    SLICE_X27Y49         FDCE                                         r  start/line_type_o_reg_rep__6/C
                         clock pessimism              0.187    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.031    15.294    start/line_type_o_reg_rep__6
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 start/wait_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__12/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.076ns (22.005%)  route 3.814ns (77.995%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.632     5.235    start/clk_i_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  start/wait_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  start/wait_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.508    start/wait_count_reg_n_0_[14]
    SLICE_X40Y65         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  start/wait_count[31]_i_12/O
                         net (fo=1, routed)           0.469     7.101    start/wait_count[31]_i_12_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  start/wait_count[31]_i_10/O
                         net (fo=1, routed)           0.469     7.694    start/wait_count[31]_i_10_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  start/wait_count[31]_i_6/O
                         net (fo=1, routed)           0.445     8.263    start/wait_count[31]_i_6_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.387 f  start/wait_count[31]_i_4/O
                         net (fo=54, routed)          1.234     9.621    start/wait_count[31]_i_4_n_0
    SLICE_X46Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.745 r  start/line_type_o_rep__12_i_1/O
                         net (fo=1, routed)           0.379    10.124    start/line_type_o_rep__12_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  start/line_type_o_reg_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.679    15.101    start/clk_i_IBUF_BUFG
    SLICE_X46Y48         FDCE                                         r  start/line_type_o_reg_rep__12/C
                         clock pessimism              0.187    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X46Y48         FDCE (Setup_fdce_C_D)       -0.045    15.208    start/line_type_o_reg_rep__12
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.093%)  route 0.467ns (66.907%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.571     1.490    display/clk_i_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  display/v_count_reg[0]/Q
                         net (fo=15, routed)          0.356     1.987    display/v_count_reg_n_0_[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.032 r  display/v_count[9]_i_5/O
                         net (fo=4, routed)           0.111     2.143    display/v_count[9]_i_5_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.188 r  display/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     2.188    display/p_1_in[9]
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.912     2.077    display/clk_i_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[9]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.947    display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 start/wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/line_type_o_reg_rep__13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.013%)  route 0.165ns (46.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.565     1.484    start/clk_i_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  start/wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  start/wait_count_reg[0]/Q
                         net (fo=55, routed)          0.165     1.790    start/wait_count_reg_n_0_[0]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.835 r  start/line_type_o_rep__13_i_1/O
                         net (fo=1, routed)           0.000     1.835    start/line_type_o_rep__13_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  start/line_type_o_reg_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.838     2.003    start/clk_i_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  start/line_type_o_reg_rep__13/C
                         clock pessimism             -0.501     1.501    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.091     1.592    start/line_type_o_reg_rep__13
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.571     1.490    display/clk_i_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  display/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  display/h_count_reg[3]/Q
                         net (fo=6, routed)           0.108     1.726    display/h_count_reg[3]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.099     1.825 r  display/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    display/p_0_in[4]
    SLICE_X36Y52         FDRE                                         r  display/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.842     2.007    display/clk_i_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  display/h_count_reg[4]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     1.582    display/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.274%)  route 0.179ns (45.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.556     1.475    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X46Y72         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.179     1.818    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.048     1.866 r  clk_div_lfsr/clk_count_int[31]_i_1/O
                         net (fo=1, routed)           0.000     1.866    clk_div_lfsr/clk_count_int[31]
    SLICE_X46Y73         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.822     1.987    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[31]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X46Y73         FDCE (Hold_fdce_C_D)         0.131     1.617    clk_div_lfsr/clk_count_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.569     1.488    clk_i_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.696    cnt[14]
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.842 r  cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    cnt0[15]
    SLICE_X39Y50         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.841     2.006    clk_i_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.593    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.569     1.488    clk_i_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.735    cnt[13]
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    cnt0[13]
    SLICE_X39Y50         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.841     2.006    clk_i_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.593    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_div_lfsr/clk_count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_lfsr/clk_count_int_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.920%)  route 0.179ns (46.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.556     1.475    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X46Y72         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  clk_div_lfsr/clk_count_int_reg[0]/Q
                         net (fo=34, routed)          0.179     1.818    clk_div_lfsr/clk_count_int_reg_n_0_[0]
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  clk_div_lfsr/clk_count_int[24]_i_1/O
                         net (fo=1, routed)           0.000     1.863    clk_div_lfsr/clk_count_int[24]
    SLICE_X46Y73         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.822     1.987    clk_div_lfsr/clk_i_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  clk_div_lfsr/clk_count_int_reg[24]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X46Y73         FDCE (Hold_fdce_C_D)         0.120     1.606    clk_div_lfsr/clk_count_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_line/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_line/clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.565     1.484    clk_div_line/clk_i_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clk_div_line/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clk_div_line/clk_o_reg/Q
                         net (fo=2, routed)           0.175     1.824    clk_div_line/clk_o
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  clk_div_line/clk_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    clk_div_line/clk_o_i_1__0_n_0
    SLICE_X50Y94         FDCE                                         r  clk_div_line/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.835     2.000    clk_div_line/clk_i_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  clk_div_line/clk_o_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.120     1.604    clk_div_line/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.107%)  route 0.187ns (46.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.638     1.558    display/clk_i_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  display/v_count_reg[7]/Q
                         net (fo=26, routed)          0.187     1.909    display/v_count_reg_n_0_[7]
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.048     1.957 r  display/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.957    display/p_1_in[8]
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.912     2.077    display/clk_i_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[8]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.131     1.689    display/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.752%)  route 0.187ns (47.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.638     1.558    display/clk_i_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  display/v_count_reg[7]/Q
                         net (fo=26, routed)          0.187     1.909    display/v_count_reg_n_0_[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.954 r  display/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.954    display/p_1_in[7]
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.912     2.077    display/clk_i_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  display/v_count_reg[7]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.679    display/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y72    clk_div_lfsr/clk_count_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y70    clk_div_lfsr/clk_count_int_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y70    clk_div_lfsr/clk_count_int_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y70    clk_div_lfsr/clk_count_int_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y70    clk_div_lfsr/clk_count_int_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y71    clk_div_lfsr/clk_count_int_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y71    clk_div_lfsr/clk_count_int_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y71    clk_div_lfsr/clk_count_int_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y71    clk_div_lfsr/clk_count_int_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48    display/v_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49    display/v_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49    display/v_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49    display/v_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48    display/v_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48    display/v_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48    display/v_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48    display/v_count_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y45    start/line_type_o_reg_rep__10/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48    start/line_type_o_reg_rep__11/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y72    clk_div_lfsr/clk_count_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y73    clk_div_lfsr/clk_count_int_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y73    clk_div_lfsr/clk_count_int_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y73    clk_div_lfsr/clk_count_int_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y73    clk_div_lfsr/clk_count_int_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y73    clk_div_lfsr/clk_count_int_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y73    clk_div_lfsr/clk_count_int_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87    clk_div_line/clk_count_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y57    start/line_type_o_reg_rep__1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48    start/line_type_o_reg_rep__11/C



