Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Thu Nov  2 22:45:31 2017
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file processor_v2_top_timing_summary_routed.rpt -rpx processor_v2_top_timing_summary_routed.rpx
| Design            : processor_v2_top
| Device            : xcku035-ffva1156
| Speed File        : -3  PRODUCTION 1.23 03-22-2017
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: round_out_buff_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: round_out_buff_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: round_out_buff_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: round_out_buff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.219        0.000                      0                   21        0.055        0.000                      0                   21       12.225        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p          24.219        0.000                      0                   21        0.055        0.000                      0                   21       12.225        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack       24.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.287ns (41.354%)  route 0.407ns (58.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 27.004 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.002ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.366     2.930    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.185     3.115 r  sat_out_buff[0]_i_1/O
                         net (fo=1, routed)           0.041     3.156    sat_out_buff[0]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.904    27.004    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[0]/C
                         clock pessimism              0.358    27.362    
                         clock uncertainty           -0.035    27.326    
    SLICE_X51Y41         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.048    27.374    sat_out_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         27.374    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 24.219    

Slack (MET) :             24.235ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.267ns (39.265%)  route 0.413ns (60.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 27.007 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.387     2.951    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.165     3.116 r  sat_out_buff[1]_i_1/O
                         net (fo=1, routed)           0.026     3.142    sat_out_buff[1]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.907    27.007    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[1]/C
                         clock pessimism              0.358    27.365    
                         clock uncertainty           -0.035    27.329    
    SLICE_X51Y41         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.047    27.376    sat_out_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         27.376    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                 24.235    

Slack (MET) :             24.236ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.265ns (39.028%)  route 0.414ns (60.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 27.007 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.385     2.949    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.163     3.112 r  sat_out_buff[5]_i_1/O
                         net (fo=1, routed)           0.029     3.141    sat_out_buff[5]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.907    27.007    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[5]/C
                         clock pessimism              0.358    27.365    
                         clock uncertainty           -0.035    27.329    
    SLICE_X51Y41         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.047    27.376    sat_out_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         27.376    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 24.236    

Slack (MET) :             24.238ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.265ns (39.318%)  route 0.409ns (60.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 27.004 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.002ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.382     2.946    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.163     3.109 r  sat_out_buff[2]_i_1/O
                         net (fo=1, routed)           0.027     3.136    sat_out_buff[2]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.904    27.004    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[2]/C
                         clock pessimism              0.358    27.362    
                         clock uncertainty           -0.035    27.326    
    SLICE_X51Y41         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.047    27.373    sat_out_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         27.373    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 24.238    

Slack (MET) :             24.241ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.266ns (39.583%)  route 0.406ns (60.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 27.004 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.002ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.382     2.946    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.164     3.110 r  sat_out_buff[3]_i_1/O
                         net (fo=1, routed)           0.024     3.134    sat_out_buff[3]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.904    27.004    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[3]/C
                         clock pessimism              0.358    27.362    
                         clock uncertainty           -0.035    27.326    
    SLICE_X51Y41         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.048    27.374    sat_out_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         27.374    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 24.241    

Slack (MET) :             24.256ns  (required time - arrival time)
  Source:                 round_out_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.265ns (40.458%)  route 0.390ns (59.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 27.004 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.002ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  round_out_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.102     2.564 r  round_out_buff_reg[11]/Q
                         net (fo=10, routed)          0.368     2.932    round_out_buff[11]
    SLICE_X51Y41         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.163     3.095 r  sat_out_buff[4]_i_1/O
                         net (fo=1, routed)           0.022     3.117    sat_out_buff[4]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.904    27.004    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[4]/C
                         clock pessimism              0.358    27.362    
                         clock uncertainty           -0.035    27.326    
    SLICE_X51Y41         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.046    27.372    sat_out_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         27.372    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 24.256    

Slack (MET) :             24.290ns  (required time - arrival time)
  Source:                 round_out_buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.218ns (35.621%)  route 0.394ns (64.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 27.007 - 25.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.002ns, distribution 1.034ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.036     2.474    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.102     2.576 r  round_out_buff_reg[9]/Q
                         net (fo=10, routed)          0.370     2.946    round_out_buff[9]
    SLICE_X51Y41         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.116     3.062 r  sat_out_buff[6]_i_1/O
                         net (fo=1, routed)           0.024     3.086    sat_out_buff[6]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.907    27.007    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[6]/C
                         clock pessimism              0.358    27.365    
                         clock uncertainty           -0.035    27.329    
    SLICE_X51Y41         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.046    27.375    sat_out_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         27.375    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 24.290    

Slack (MET) :             24.329ns  (required time - arrival time)
  Source:                 sat_out_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            result_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.102ns (18.085%)  route 0.462ns (81.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.002ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.102     2.564 r  sat_out_buff_reg[6]/Q
                         net (fo=1, routed)           0.462     3.026    sat_out_buff[6]
    SLICE_X49Y35         FDRE                                         r  result_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.885    26.985    clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  result_out_reg[6]/C
                         clock pessimism              0.358    27.343    
                         clock uncertainty           -0.035    27.308    
    SLICE_X49Y35         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.047    27.355    result_out_reg[6]
  -------------------------------------------------------------------
                         required time                         27.355    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 24.329    

Slack (MET) :             24.331ns  (required time - arrival time)
  Source:                 round_out_buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.265ns (46.329%)  route 0.307ns (53.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 27.007 - 25.000 ) 
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.002ns, distribution 1.034ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.002ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.036     2.474    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.102     2.576 r  round_out_buff_reg[9]/Q
                         net (fo=10, routed)          0.285     2.861    round_out_buff[9]
    SLICE_X51Y41         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.163     3.024 r  sat_out_buff[7]_i_1/O
                         net (fo=1, routed)           0.022     3.046    sat_out_buff[7]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.907    27.007    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[7]/C
                         clock pessimism              0.358    27.365    
                         clock uncertainty           -0.035    27.329    
    SLICE_X51Y41         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.047    27.376    sat_out_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         27.376    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 24.331    

Slack (MET) :             24.334ns  (required time - arrival time)
  Source:                 sat_out_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            result_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.103ns (18.393%)  route 0.457ns (81.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 26.985 - 25.000 ) 
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.002ns, distribution 1.022ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.002ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.623     0.623 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     0.701    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     0.739 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.371    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.438 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          1.024     2.462    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.103     2.565 r  sat_out_buff_reg[7]/Q
                         net (fo=1, routed)           0.457     3.022    sat_out_buff[7]
    SLICE_X49Y35         FDRE                                         r  result_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AG12                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.410    25.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    25.461    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    25.487 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    26.040    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    26.100 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.885    26.985    clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  result_out_reg[7]/C
                         clock pessimism              0.358    27.343    
                         clock uncertainty           -0.035    27.308    
    SLICE_X49Y35         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.048    27.356    result_out_reg[7]
  -------------------------------------------------------------------
                         required time                         27.356    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                 24.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 overunder_out_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.078ns (50.323%)  route 0.077ns (49.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.502     1.258    clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  overunder_out_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.306 r  overunder_out_buff_reg[3]/Q
                         net (fo=1, routed)           0.063     1.369    overunder_out_buff[3]
    SLICE_X51Y41         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     1.399 r  sat_out_buff[3]_i_1/O
                         net (fo=1, routed)           0.014     1.413    sat_out_buff[3]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.589     1.688    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[3]/C
                         clock pessimism             -0.386     1.302    
    SLICE_X51Y41         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.358    sat_out_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 round_out_buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.103ns (65.190%)  route 0.055ns (34.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.516ns (routing 0.002ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.593ns (routing 0.002ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.516     1.272    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.321 f  round_out_buff_reg[10]/Q
                         net (fo=10, routed)          0.039     1.360    round_out_buff[10]
    SLICE_X52Y43         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.054     1.414 r  sat_out_buff[8]_i_1/O
                         net (fo=1, routed)           0.016     1.430    sat_out_buff[8]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  sat_out_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.593     1.692    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  sat_out_buff_reg[8]/C
                         clock pessimism             -0.385     1.306    
    SLICE_X52Y43         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.362    sat_out_buff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 round_out_buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.064ns (32.990%)  route 0.130ns (67.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.516ns (routing 0.002ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.516     1.272    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.321 r  round_out_buff_reg[10]/Q
                         net (fo=10, routed)          0.114     1.435    round_out_buff[10]
    SLICE_X51Y41         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.450 r  sat_out_buff[2]_i_1/O
                         net (fo=1, routed)           0.016     1.466    sat_out_buff[2]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.589     1.688    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[2]/C
                         clock pessimism             -0.353     1.335    
    SLICE_X51Y41         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.391    sat_out_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 round_out_buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.079ns (38.726%)  route 0.125ns (61.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.516ns (routing 0.002ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.516     1.272    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.321 r  round_out_buff_reg[10]/Q
                         net (fo=10, routed)          0.113     1.434    round_out_buff[10]
    SLICE_X51Y41         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     1.464 r  sat_out_buff[4]_i_1/O
                         net (fo=1, routed)           0.012     1.476    sat_out_buff[4]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.589     1.688    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[4]/C
                         clock pessimism             -0.353     1.335    
    SLICE_X51Y41         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.391    sat_out_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 round_out_buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.087ns (40.654%)  route 0.127ns (59.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.516ns (routing 0.002ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.516     1.272    clk_IBUF_BUFG
    SLICE_X52Y44         FDRE                                         r  round_out_buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.321 r  round_out_buff_reg[10]/Q
                         net (fo=10, routed)          0.112     1.433    round_out_buff[10]
    SLICE_X51Y41         LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.038     1.471 r  sat_out_buff[0]_i_1/O
                         net (fo=1, routed)           0.015     1.486    sat_out_buff[0]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.589     1.688    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[0]/C
                         clock pessimism             -0.353     1.335    
    SLICE_X51Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.390    sat_out_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 overunder_out_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.112ns (56.000%)  route 0.088ns (44.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.502     1.258    clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  overunder_out_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.306 r  overunder_out_buff_reg[1]/Q
                         net (fo=1, routed)           0.072     1.378    overunder_out_buff[1]
    SLICE_X51Y41         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.064     1.442 r  sat_out_buff[1]_i_1/O
                         net (fo=1, routed)           0.016     1.458    sat_out_buff[1]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.592     1.691    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[1]/C
                         clock pessimism             -0.386     1.305    
    SLICE_X51Y41         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.361    sat_out_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 overunder_out_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.113ns (48.085%)  route 0.122ns (51.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.511     1.267    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  overunder_out_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.316 r  overunder_out_buff_reg[5]/Q
                         net (fo=1, routed)           0.106     1.422    overunder_out_buff[5]
    SLICE_X51Y41         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.064     1.486 r  sat_out_buff[5]_i_1/O
                         net (fo=1, routed)           0.016     1.502    sat_out_buff[5]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.592     1.691    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[5]/C
                         clock pessimism             -0.353     1.338    
    SLICE_X51Y41         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.394    sat_out_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 overunder_out_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.114ns (46.531%)  route 0.131ns (53.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.513ns (routing 0.002ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.513     1.269    clk_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  overunder_out_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.318 r  overunder_out_buff_reg[7]/Q
                         net (fo=1, routed)           0.119     1.437    overunder_out_buff[7]
    SLICE_X51Y41         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.065     1.502 r  sat_out_buff[7]_i_1/O
                         net (fo=1, routed)           0.012     1.514    sat_out_buff[7]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.592     1.691    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[7]/C
                         clock pessimism             -0.353     1.338    
    SLICE_X51Y41         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.394    sat_out_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sat_out_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            result_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.507ns (routing 0.002ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.002ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.507     1.263    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.311 r  sat_out_buff_reg[5]/Q
                         net (fo=1, routed)           0.182     1.493    sat_out_buff[5]
    SLICE_X49Y35         FDRE                                         r  result_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.570     1.669    clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  result_out_reg[5]/C
                         clock pessimism             -0.353     1.316    
    SLICE_X49Y35         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.372    result_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 overunder_out_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sat_out_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.120ns (48.000%)  route 0.130ns (52.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.729    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.511     1.267    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  overunder_out_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.316 r  overunder_out_buff_reg[6]/Q
                         net (fo=1, routed)           0.115     1.431    overunder_out_buff[6]
    SLICE_X51Y41         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     1.502 r  sat_out_buff[6]_i_1/O
                         net (fo=1, routed)           0.015     1.517    sat_out_buff[6]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.068    clk_IBUF
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.099 r  clk_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=44, routed)          0.592     1.691    clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  sat_out_buff_reg[6]/C
                         clock pessimism             -0.353     1.338    
    SLICE_X51Y41         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.394    sat_out_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         25.000      23.824     BUFGCE_X1Y2   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         25.000      24.450     SLICE_X49Y20  mac_en_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X49Y35  result_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y42  overunder_out_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y42  overunder_out_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y42  overunder_out_buff_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y42  overunder_out_buff_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y42  overunder_out_buff_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         12.500      12.225     SLICE_X49Y20  mac_en_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y41  sat_out_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X52Y43  overunder_out_buff_reg[5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X52Y43  overunder_out_buff_reg[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y41  sat_out_buff_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y41  sat_out_buff_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X51Y41  sat_out_buff_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X52Y43  sat_out_buff_reg[8]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X52Y43  overunder_out_buff_reg[8]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X49Y35  result_out_reg[1]/C



