

================================================================
== Vitis HLS Report for 'master_audio_control'
================================================================
* Date:           Thu Feb 20 15:32:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        axis_distortion
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.955 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.698 us|  0.698 us|   20|   20|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 20, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.69>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gain_low_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_low"   --->   Operation 52 'read' 'gain_low_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%hard_clip_level_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hard_clip_level"   --->   Operation 53 'read' 'hard_clip_level_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%enable_eq_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_eq"   --->   Operation 54 'read' 'enable_eq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%enable_echo_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_echo"   --->   Operation 55 'read' 'enable_echo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%enable_distortion_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_distortion"   --->   Operation 56 'read' 'enable_distortion_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp1 = alloca i64 1"   --->   Operation 57 'alloca' 'temp1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp2 = alloca i64 1"   --->   Operation 58 'alloca' 'temp2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_1 : Operation 59 [1/1] (0.45ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [distortion.cpp:16->control.cpp:20]   --->   Operation 59 'read' 'in_r_read' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sample_in_data = trunc i64 %in_r_read" [distortion.cpp:16->control.cpp:20]   --->   Operation 60 'trunc' 'sample_in_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sample_in_last = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %in_r_read, i64 32" [distortion.cpp:16->control.cpp:20]   --->   Operation 61 'bitselect' 'sample_in_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %enable_distortion_read, void %if.then.i, void %if.then4.i" [distortion.cpp:17->control.cpp:20]   --->   Operation 62 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i24 %sample_in_data" [distortion.cpp:29->control.cpp:20]   --->   Operation 63 'sext' 'sext_ln29' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.70ns)   --->   "%icmp_ln29 = icmp_sgt  i32 %sext_ln29, i32 %hard_clip_level_read" [distortion.cpp:29->control.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln29' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %hard_clip_level_read" [distortion.cpp:29->control.cpp:20]   --->   Operation 65 'trunc' 'trunc_ln29' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.83ns)   --->   "%x_1 = select i1 %icmp_ln29, i24 %trunc_ln29, i24 %sample_in_data" [distortion.cpp:29->control.cpp:20]   --->   Operation 66 'select' 'x_1' <Predicate = (enable_distortion_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (2.70ns)   --->   "%sub_ln30 = sub i32 0, i32 %hard_clip_level_read" [distortion.cpp:30->control.cpp:20]   --->   Operation 67 'sub' 'sub_ln30' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i24 %x_1" [distortion.cpp:30->control.cpp:20]   --->   Operation 68 'sext' 'sext_ln30' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.70ns)   --->   "%icmp_ln30 = icmp_slt  i32 %sext_ln30, i32 %sub_ln30" [distortion.cpp:30->control.cpp:20]   --->   Operation 69 'icmp' 'icmp_ln30' <Predicate = (enable_distortion_read)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_2 = trunc i32 %sub_ln30" [distortion.cpp:30->control.cpp:20]   --->   Operation 70 'trunc' 'x_2' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %enable_echo_read, void %if.then.i4, void %if.end.i_ifconv" [echo.cpp:21->control.cpp:23]   --->   Operation 71 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%delay_index_load = load i17 %delay_index" [echo.cpp:28->control.cpp:23]   --->   Operation 72 'load' 'delay_index_load' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i17 %delay_index_load" [echo.cpp:28->control.cpp:23]   --->   Operation 73 'trunc' 'trunc_ln28' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %delay_index_load, i32 4, i32 15" [echo.cpp:28->control.cpp:23]   --->   Operation 74 'partselect' 'lshr_ln' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %lshr_ln" [echo.cpp:28->control.cpp:23]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 76 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 77 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 78 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 79 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 80 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 81 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 82 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 83 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 84 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr = getelementptr i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 85 'getelementptr' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 86 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 87 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 88 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 89 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 90 'getelementptr' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer = getelementptr i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15, i64 0, i64 %zext_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 91 'getelementptr' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 92 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 93 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 94 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 95 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 96 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 97 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 98 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 99 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 100 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 101 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 102 'load' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 103 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 104 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 105 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 106 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:28->control.cpp:23]   --->   Operation 107 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_1 : Operation 108 [1/1] (1.77ns)   --->   "%switch_ln34 = switch i4 %trunc_ln28, void %arrayidx.case.15.i, i4 0, void %arrayidx.case.0.i, i4 1, void %arrayidx.case.1.i, i4 2, void %arrayidx.case.2.i, i4 3, void %arrayidx.case.3.i, i4 4, void %arrayidx.case.4.i, i4 5, void %arrayidx.case.5.i, i4 6, void %arrayidx.case.6.i, i4 7, void %arrayidx.case.7.i, i4 8, void %arrayidx.case.8.i, i4 9, void %arrayidx.case.9.i, i4 10, void %arrayidx.case.10.i, i4 11, void %arrayidx.case.11.i, i4 12, void %arrayidx.case.12.i, i4 13, void %arrayidx.case.13.i, i4 14, void %arrayidx.case.14.i" [echo.cpp:34->control.cpp:23]   --->   Operation 108 'switch' 'switch_ln34' <Predicate = (enable_echo_read)> <Delay = 1.77>
ST_1 : Operation 109 [1/1] (2.18ns)   --->   "%add_ln37 = add i17 %delay_index_load, i17 1" [echo.cpp:37->control.cpp:23]   --->   Operation 109 'add' 'add_ln37' <Predicate = (enable_echo_read)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [21/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 110 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [6/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 111 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %enable_eq_read, void %if.then.i11, void %if.end.i18_ifconv" [eq.cpp:53->control.cpp:26]   --->   Operation 112 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 11.3>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gain_mid_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_mid"   --->   Operation 113 'read' 'gain_mid_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %sample_in_data" [distortion.cpp:18->control.cpp:20]   --->   Operation 114 'bitconcatenate' 'p_1' <Predicate = (!enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_1" [distortion.cpp:18->control.cpp:20]   --->   Operation 115 'write' 'write_ln18' <Predicate = (!enable_distortion_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit" [distortion.cpp:19->control.cpp:20]   --->   Operation 116 'br' 'br_ln19' <Predicate = (!enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.83ns)   --->   "%x = select i1 %icmp_ln30, i24 %x_2, i24 %x_1" [distortion.cpp:30->control.cpp:20]   --->   Operation 117 'select' 'x' <Predicate = (enable_distortion_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %sample_in_last, i24 %x" [distortion.cpp:42->control.cpp:20]   --->   Operation 118 'bitconcatenate' 'p_s' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp1, i25 %p_s" [distortion.cpp:42->control.cpp:20]   --->   Operation 119 'write' 'write_ln42' <Predicate = (enable_distortion_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln43 = br void %_Z10distortionRN3hls6streamI11axis_sampleLi0EEES3_bbi.exit" [distortion.cpp:43->control.cpp:20]   --->   Operation 120 'br' 'br_ln43' <Predicate = (enable_distortion_read)> <Delay = 0.00>
ST_2 : Operation 121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 121 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 122 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 123 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 124 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 124 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 125 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 125 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 126 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 126 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 127 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 127 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 128 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 128 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 129 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 129 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 130 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load = load i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 130 'load' 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 131 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 131 'load' 'p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 132 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 133 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 133 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 134 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 134 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26 = load i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:28->control.cpp:23]   --->   Operation 135 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27 = load i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:28->control.cpp:23]   --->   Operation 136 'load' 'echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27' <Predicate = (enable_echo_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_2 : Operation 137 [1/1] (2.06ns)   --->   "%delayed_sample = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load, i4 1, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_load, i4 2, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_load, i4 3, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_load, i4 4, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_load, i4 5, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_load, i4 6, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_load, i4 7, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_load, i4 8, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_load, i4 9, i24 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_load, i4 10, i24 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_load, i4 11, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_23, i4 12, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_24, i4 13, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_25, i4 14, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_26, i4 15, i24 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_27, i24 0, i4 %trunc_ln28" [echo.cpp:28->control.cpp:23]   --->   Operation 137 'sparsemux' 'delayed_sample' <Predicate = (enable_echo_read)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i24 %delayed_sample" [echo.cpp:31->control.cpp:23]   --->   Operation 138 'sext' 'sext_ln31' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_2 : Operation 139 [6/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 139 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 140 [20/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 140 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [5/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 141 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 142 [6/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 142 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.67>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [control.cpp:11]   --->   Operation 143 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [control.cpp:6]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%gain_high_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gain_high"   --->   Operation 145 'read' 'gain_high_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_distortion"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_distortion, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_echo"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_echo, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_eq"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_eq, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hard_clip_level"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hard_clip_level, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_low"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_low, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_mid"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_mid, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain_high"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain_high, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @temp1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp1, i25 %temp1"   --->   Operation 164 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @temp2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i25 %temp2, i25 %temp2"   --->   Operation 166 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %temp2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] ( I:3.65ns O:3.65ns )   --->   "%temp1_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp1" [echo.cpp:20->control.cpp:23]   --->   Operation 168 'read' 'temp1_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%input_sample_data = trunc i25 %temp1_read" [echo.cpp:20->control.cpp:23]   --->   Operation 169 'trunc' 'input_sample_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%input_sample_last = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp1_read, i32 24" [echo.cpp:20->control.cpp:23]   --->   Operation 170 'bitselect' 'input_sample_last' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %temp1_read" [echo.cpp:22->control.cpp:23]   --->   Operation 171 'write' 'write_ln22' <Predicate = (!enable_echo_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln23 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit" [echo.cpp:23->control.cpp:23]   --->   Operation 172 'br' 'br_ln23' <Predicate = (!enable_echo_read)> <Delay = 0.00>
ST_3 : Operation 173 [5/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 173 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i24 %input_sample_data" [echo.cpp:31->control.cpp:23]   --->   Operation 174 'sext' 'sext_ln31_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_3 : Operation 175 [6/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 175 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 176 [19/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 176 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [4/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 177 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 178 [5/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 178 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 179 [6/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 179 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 180 [4/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 180 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 181 [5/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 181 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 182 [18/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 182 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [3/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 183 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 184 [4/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 184 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 185 [5/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 185 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 186 [3/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 186 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 187 [4/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 187 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 188 [17/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 188 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [2/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 189 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 190 [3/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 190 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 191 [4/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 191 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 192 [2/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 192 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 193 [3/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 193 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 194 [16/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 194 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/6] (6.18ns)   --->   "%gain_low_1 = sitofp i32 %gain_low_read" [control.cpp:26]   --->   Operation 195 'sitofp' 'gain_low_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 196 [2/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 196 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 197 [3/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 197 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.8>
ST_7 : Operation 198 [1/6] (6.02ns)   --->   "%conv_i3_i = sitodp i32 %sext_ln31" [echo.cpp:31->control.cpp:23]   --->   Operation 198 'sitodp' 'conv_i3_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 199 [7/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 199 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [2/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 200 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 201 [15/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 201 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/6] (6.18ns)   --->   "%gain_mid_1 = sitofp i32 %gain_mid_read" [control.cpp:26]   --->   Operation 202 'sitofp' 'gain_mid_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 203 [2/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 203 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 204 [6/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 204 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/6] (6.02ns)   --->   "%conv_i_i = sitodp i32 %sext_ln31_1" [echo.cpp:31->control.cpp:23]   --->   Operation 205 'sitodp' 'conv_i_i' <Predicate = (enable_echo_read)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 206 [14/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 206 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/6] (6.18ns)   --->   "%gain_high_1 = sitofp i32 %gain_high_read" [control.cpp:26]   --->   Operation 207 'sitofp' 'gain_high_1' <Predicate = true> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 208 [5/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 208 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [13/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 209 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.82>
ST_10 : Operation 210 [4/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 210 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [12/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 211 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 212 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln27_20 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 213 'sext' 'sext_ln27_20' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (6.65ns)   --->   "%mul_ln27_10 = mul i34 %sext_ln27_20, i34 17179868774" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 214 'mul' 'mul_ln27_10' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_49_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_10, i32 12, i32 32" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 215 'partselect' 'tmp_49_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = trunc i34 %mul_ln27_10" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 216 'trunc' 'trunc_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.82>
ST_11 : Operation 217 [3/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 217 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [11/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 218 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 219 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln27_15 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 220 'sext' 'sext_ln27_15' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (6.65ns)   --->   "%mul_ln27_8 = mul i35 %sext_ln27_15, i35 34359737753" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 221 'mul' 'mul_ln27_8' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_39_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_8, i32 12, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 222 'partselect' 'tmp_39_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i35 %mul_ln27_8" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 223 'trunc' 'trunc_ln27_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_27)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_10, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 224 'bitselect' 'tmp_22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (2.13ns)   --->   "%icmp_ln27_13 = icmp_ne  i12 %trunc_ln27_13, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 225 'icmp' 'icmp_ln27_13' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (2.31ns)   --->   "%add_ln27_21 = add i21 %tmp_49_cast, i21 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 226 'add' 'add_ln27_21' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_27)   --->   "%select_ln27_14 = select i1 %icmp_ln27_13, i21 %add_ln27_21, i21 %tmp_49_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 227 'select' 'select_ln27_14' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_27 = select i1 %tmp_22, i21 %select_ln27_14, i21 %tmp_49_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 228 'select' 'select_ln27_27' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.82>
ST_12 : Operation 229 [2/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 229 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [10/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 230 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (2.13ns)   --->   "%icmp_ln27_10 = icmp_ne  i12 %trunc_ln27_10, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 231 'icmp' 'icmp_ln27_10' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 13.9>
ST_13 : Operation 232 [1/7] (6.82ns)   --->   "%mul_i_i = dmul i64 %conv_i3_i, i64 0.5" [echo.cpp:31->control.cpp:23]   --->   Operation 232 'dmul' 'mul_i_i' <Predicate = (enable_echo_read)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [7/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 233 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [9/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 234 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.12>
ST_14 : Operation 235 [6/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 235 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [8/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 236 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.12>
ST_15 : Operation 237 [5/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 237 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [7/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 238 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.12>
ST_16 : Operation 239 [4/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 239 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [6/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 240 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.12>
ST_17 : Operation 241 [3/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 241 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [5/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 242 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.12>
ST_18 : Operation 243 [2/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 243 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [4/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 244 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 13.5>
ST_19 : Operation 245 [1/7] (7.12ns)   --->   "%val = dadd i64 %conv_i_i, i64 %mul_i_i" [echo.cpp:31->control.cpp:23]   --->   Operation 245 'dadd' 'val' <Predicate = (enable_echo_read)> <Delay = 7.12> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln716 = bitcast i64 %val" [echo.cpp:31->control.cpp:23]   --->   Operation 246 'bitcast' 'bitcast_ln716' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 247 'trunc' 'trunc_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63" [echo.cpp:31->control.cpp:23]   --->   Operation 248 'bitselect' 'tmp' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52" [echo.cpp:31->control.cpp:23]   --->   Operation 249 'partselect' 'tmp_8' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i11 %tmp_8" [echo.cpp:31->control.cpp:23]   --->   Operation 250 'zext' 'zext_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 251 'trunc' 'trunc_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = trunc i64 %bitcast_ln716" [echo.cpp:31->control.cpp:23]   --->   Operation 252 'trunc' 'trunc_ln142_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln142_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 253 'bitconcatenate' 'zext_ln142_1_cast' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i53 %zext_ln142_1_cast" [echo.cpp:31->control.cpp:23]   --->   Operation 254 'zext' 'zext_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (2.13ns)   --->   "%sub_ln142 = sub i12 1075, i12 %zext_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 255 'sub' 'sub_ln142' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (2.13ns)   --->   "%icmp_ln142_2 = icmp_sgt  i12 %sub_ln142, i12 0" [echo.cpp:31->control.cpp:23]   --->   Operation 256 'icmp' 'icmp_ln142_2' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (2.13ns)   --->   "%icmp_ln142_3 = icmp_slt  i12 %sub_ln142, i12 54" [echo.cpp:31->control.cpp:23]   --->   Operation 257 'icmp' 'icmp_ln142_3' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i12 %sub_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 258 'sext' 'sext_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i32 %sext_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 259 'zext' 'zext_ln142_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (4.28ns)   --->   "%lshr_ln142 = lshr i54 %zext_ln142_1, i54 %zext_ln142_2" [echo.cpp:31->control.cpp:23]   --->   Operation 260 'lshr' 'lshr_ln142' <Predicate = (enable_echo_read)> <Delay = 4.28> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln142_3 = trunc i54 %lshr_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 261 'trunc' 'trunc_ln142_3' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (2.13ns)   --->   "%sub_ln142_1 = sub i12 0, i12 %sub_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 262 'sub' 'sub_ln142_1' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (2.13ns)   --->   "%icmp_ln142_4 = icmp_slt  i12 %sub_ln142_1, i12 24" [echo.cpp:31->control.cpp:23]   --->   Operation 263 'icmp' 'icmp_ln142_4' <Predicate = (enable_echo_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [3/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 264 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.8>
ST_20 : Operation 265 [1/1] (3.53ns)   --->   "%icmp_ln142 = icmp_eq  i63 %trunc_ln142, i63 0" [echo.cpp:31->control.cpp:23]   --->   Operation 265 'icmp' 'icmp_ln142' <Predicate = (enable_echo_read)> <Delay = 3.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (2.12ns)   --->   "%icmp_ln142_1 = icmp_eq  i11 %tmp_8, i11 1075" [echo.cpp:31->control.cpp:23]   --->   Operation 266 'icmp' 'icmp_ln142_1' <Predicate = (enable_echo_read)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.83ns)   --->   "%select_ln142 = select i1 %icmp_ln142_3, i24 %trunc_ln142_3, i24 0" [echo.cpp:31->control.cpp:23]   --->   Operation 267 'select' 'select_ln142' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i12 %sub_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 268 'sext' 'sext_ln142_2' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln142_2cast = trunc i32 %sext_ln142_2" [echo.cpp:31->control.cpp:23]   --->   Operation 269 'trunc' 'sext_ln142_2cast' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (3.88ns)   --->   "%shl_ln142 = shl i24 %trunc_ln142_2, i24 %sext_ln142_2cast" [echo.cpp:31->control.cpp:23]   --->   Operation 270 'shl' 'shl_ln142' <Predicate = (enable_echo_read & icmp_ln142_4)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.83ns)   --->   "%select_ln142_1 = select i1 %icmp_ln142_4, i24 %shl_ln142, i24 0" [echo.cpp:31->control.cpp:23]   --->   Operation 271 'select' 'select_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln142)   --->   "%xor_ln142 = xor i1 %icmp_ln142, i1 1" [echo.cpp:31->control.cpp:23]   --->   Operation 272 'xor' 'xor_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln142 = and i1 %icmp_ln142_1, i1 %xor_ln142" [echo.cpp:31->control.cpp:23]   --->   Operation 273 'and' 'and_ln142' <Predicate = (enable_echo_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 274 'or' 'or_ln142' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln142_1)   --->   "%xor_ln142_1 = xor i1 %or_ln142, i1 1" [echo.cpp:31->control.cpp:23]   --->   Operation 275 'xor' 'xor_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln142_1 = and i1 %icmp_ln142_2, i1 %xor_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 276 'and' 'and_ln142_1' <Predicate = (enable_echo_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln142, i1 %and_ln142, i1 %and_ln142_1" [echo.cpp:31->control.cpp:23]   --->   Operation 277 'bitconcatenate' 'sel_tmp6' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (1.64ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %trunc_ln142_2, i3 1, i24 %select_ln142, i3 0, i24 %select_ln142_1, i24 0, i3 %sel_tmp6" [echo.cpp:31->control.cpp:23]   --->   Operation 278 'sparsemux' 'tmp_3' <Predicate = (enable_echo_read)> <Delay = 1.64> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (2.42ns)   --->   "%sub_ln142_2 = sub i24 0, i24 %tmp_3" [echo.cpp:31->control.cpp:23]   --->   Operation 279 'sub' 'sub_ln142_2' <Predicate = (enable_echo_read & tmp)> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.83ns)   --->   "%output_value = select i1 %tmp, i24 %sub_ln142_2, i24 %tmp_3" [echo.cpp:31->control.cpp:23]   --->   Operation 280 'select' 'output_value' <Predicate = (enable_echo_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 281 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 282 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 14)> <Delay = 0.00>
ST_20 : Operation 283 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 283 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 284 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 13)> <Delay = 0.00>
ST_20 : Operation 285 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 285 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 286 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 12)> <Delay = 0.00>
ST_20 : Operation 287 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 287 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 288 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 11)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 289 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 290 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 10)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 291 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 292 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 9)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 293 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 294 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 8)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 295 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 296 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 7)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 297 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 298 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 6)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 299 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 300 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 5)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 301 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 302 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 4)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 303 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 304 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 3)> <Delay = 0.00>
ST_20 : Operation 305 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 305 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 306 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 2)> <Delay = 0.00>
ST_20 : Operation 307 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 307 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 308 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 1)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr" [echo.cpp:34->control.cpp:23]   --->   Operation 309 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 310 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 0)> <Delay = 0.00>
ST_20 : Operation 311 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln34 = store i24 %output_value, i12 %echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer" [echo.cpp:34->control.cpp:23]   --->   Operation 311 'store' 'store_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3000> <RAM>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx.exit.i" [echo.cpp:34->control.cpp:23]   --->   Operation 312 'br' 'br_ln34' <Predicate = (enable_echo_read & trunc_ln28 == 15)> <Delay = 0.00>
ST_20 : Operation 313 [2/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 313 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.65>
ST_21 : Operation 314 [1/21] (3.71ns)   --->   "%srem_ln37 = srem i17 %add_ln37, i17 48000" [echo.cpp:37->control.cpp:23]   --->   Operation 314 'srem' 'srem_ln37' <Predicate = (enable_echo_read)> <Delay = 3.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln37 = store i17 %srem_ln37, i17 %delay_index" [echo.cpp:37->control.cpp:23]   --->   Operation 315 'store' 'store_ln37' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %input_sample_last, i24 %output_value" [echo.cpp:42->control.cpp:23]   --->   Operation 316 'bitconcatenate' 'p_2' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] ( I:3.65ns O:3.65ns )   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i25P0A, i25 %temp2, i25 %p_2" [echo.cpp:42->control.cpp:23]   --->   Operation 317 'write' 'write_ln42' <Predicate = (enable_echo_read)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln43 = br void %_Z4echoRN3hls6streamI11axis_sampleLi0EEES3_b.exit" [echo.cpp:43->control.cpp:23]   --->   Operation 318 'br' 'br_ln43' <Predicate = (enable_echo_read)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 319 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 320 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 321 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln27_4 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 322 'sext' 'sext_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (6.65ns)   --->   "%mul_ln27_2 = mul i35 %sext_ln27_4, i35 614" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 323 'mul' 'mul_ln27_2' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_19_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_2, i32 12, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 324 'partselect' 'tmp_19_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i35 %mul_ln27_2" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 325 'trunc' 'trunc_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.65>
ST_22 : Operation 326 [1/1] (2.13ns)   --->   "%icmp_ln27_3 = icmp_ne  i12 %trunc_ln27_3, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 326 'icmp' 'icmp_ln27_3' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln27_5 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 327 'sext' 'sext_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (6.65ns)   --->   "%mul_ln27_3 = mul i34 %sext_ln27_5, i34 409" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 328 'mul' 'mul_ln27_3' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_22_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_3, i32 12, i32 32" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 329 'partselect' 'tmp_22_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = trunc i34 %mul_ln27_3" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 330 'trunc' 'trunc_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.65>
ST_23 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_2, i32 34" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 331 'bitselect' 'tmp_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (2.35ns)   --->   "%add_ln27_3 = add i22 %tmp_19_cast, i22 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 332 'add' 'add_ln27_3' <Predicate = (enable_eq_read & icmp_ln27_3)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%select_ln27_3 = select i1 %icmp_ln27_3, i22 %add_ln27_3, i22 %tmp_19_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 333 'select' 'select_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%select_ln27_17 = select i1 %tmp_7, i22 %select_ln27_3, i22 %tmp_19_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 334 'select' 'select_ln27_17' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_18)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_3, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 335 'bitselect' 'tmp_9' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (2.13ns)   --->   "%icmp_ln27_4 = icmp_ne  i12 %trunc_ln27_4, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 336 'icmp' 'icmp_ln27_4' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (2.31ns)   --->   "%add_ln27_4 = add i21 %tmp_22_cast, i21 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 337 'add' 'add_ln27_4' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_18)   --->   "%select_ln27_4 = select i1 %icmp_ln27_4, i21 %add_ln27_4, i21 %tmp_22_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 338 'select' 'select_ln27_4' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_18 = select i1 %tmp_9, i21 %select_ln27_4, i21 %tmp_22_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 339 'select' 'select_ln27_18' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_6)   --->   "%sext_ln27_6 = sext i21 %select_ln27_18" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 340 'sext' 'sext_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_6 = add i22 %select_ln27_17, i22 %sext_ln27_6" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 341 'add' 'add_ln27_6' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 342 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 343 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 344 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln27_12 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 345 'sext' 'sext_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (6.65ns)   --->   "%mul_ln27_6 = mul i36 %sext_ln27_12, i36 1228" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 346 'mul' 'mul_ln27_6' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_36_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_6, i32 12, i32 34" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 347 'partselect' 'tmp_36_cast_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = trunc i36 %mul_ln27_6" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 348 'trunc' 'trunc_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.65>
ST_24 : Operation 349 [1/1] (2.13ns)   --->   "%icmp_ln27_8 = icmp_ne  i12 %trunc_ln27_8, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 349 'icmp' 'icmp_ln27_8' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln27_13 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 350 'sext' 'sext_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (6.65ns)   --->   "%mul_ln27_7 = mul i34 %sext_ln27_13, i34 17179868774" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 351 'mul' 'mul_ln27_7' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_36_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_7, i32 12, i32 32" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 352 'partselect' 'tmp_36_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = trunc i34 %mul_ln27_7" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 353 'trunc' 'trunc_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.65>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 354 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 355 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 356 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2" [eq.cpp:22->eq.cpp:60->control.cpp:26]   --->   Operation 357 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 358 'sext' 'sext_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (6.65ns)   --->   "%mul_ln27_1 = mul i35 %sext_ln27_2, i35 614" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 359 'mul' 'mul_ln27_1' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_1, i32 12, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 360 'partselect' 'tmp_11_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i35 %mul_ln27_1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 361 'trunc' 'trunc_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 362 'partselect' 'tmp_s' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_16)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load, i32 23" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 363 'bitselect' 'tmp_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2_load" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 364 'trunc' 'trunc_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_2, i11 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (2.13ns)   --->   "%icmp_ln27_2 = icmp_ne  i12 %tmp_1, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 366 'icmp' 'icmp_ln27_2' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (2.38ns)   --->   "%add_ln27_2 = add i23 %tmp_s, i23 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 367 'add' 'add_ln27_2' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_16)   --->   "%select_ln27_2 = select i1 %icmp_ln27_2, i23 %add_ln27_2, i23 %tmp_s" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 368 'select' 'select_ln27_2' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_16 = select i1 %tmp_6, i23 %select_ln27_2, i23 %tmp_s" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 369 'select' 'select_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_6, i32 35" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 370 'bitselect' 'tmp_15' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 371 [1/1] (2.38ns)   --->   "%add_ln27_12 = add i23 %tmp_36_cast_cast, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 371 'add' 'add_ln27_12' <Predicate = (enable_eq_read & icmp_ln27_8)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%select_ln27_8 = select i1 %icmp_ln27_8, i23 %add_ln27_12, i23 %tmp_36_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 372 'select' 'select_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%select_ln27_22 = select i1 %tmp_15, i23 %select_ln27_8, i23 %tmp_36_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 373 'select' 'select_ln27_22' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_23)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_7, i32 33" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 374 'bitselect' 'tmp_16' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 375 [1/1] (2.13ns)   --->   "%icmp_ln27_9 = icmp_ne  i12 %trunc_ln27_9, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 375 'icmp' 'icmp_ln27_9' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (2.31ns)   --->   "%add_ln27_13 = add i21 %tmp_36_cast, i21 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 376 'add' 'add_ln27_13' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_23)   --->   "%select_ln27_9 = select i1 %icmp_ln27_9, i21 %add_ln27_13, i21 %tmp_36_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 377 'select' 'select_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_23 = select i1 %tmp_16, i21 %select_ln27_9, i21 %tmp_36_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 378 'select' 'select_ln27_23' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_15)   --->   "%sext_ln27_14 = sext i21 %select_ln27_23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 379 'sext' 'sext_ln27_14' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (2.38ns) (out node of the LUT)   --->   "%add_ln27_15 = add i23 %select_ln27_22, i23 %sext_ln27_14" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 380 'add' 'add_ln27_15' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.65>
ST_26 : Operation 381 [1/1] ( I:3.65ns O:3.65ns )   --->   "%temp2_read = read i25 @_ssdm_op_Read.ap_fifo.volatile.i25P0A, i25 %temp2" [eq.cpp:52->control.cpp:26]   --->   Operation 381 'read' 'temp2_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 25> <Depth = 8> <FIFO>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%input_sample_data_2 = trunc i25 %temp2_read" [eq.cpp:52->control.cpp:26]   --->   Operation 382 'trunc' 'input_sample_data_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%input_sample_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %temp2_read, i32 24" [eq.cpp:52->control.cpp:26]   --->   Operation 383 'bitselect' 'input_sample_last_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3" [eq.cpp:24->eq.cpp:60->control.cpp:26]   --->   Operation 384 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (2.13ns)   --->   "%icmp_ln27_1 = icmp_ne  i12 %trunc_ln27_1, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 385 'icmp' 'icmp_ln27_1' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 386 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 387 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 388 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2" [eq.cpp:22->eq.cpp:61->control.cpp:26]   --->   Operation 389 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3" [eq.cpp:24->eq.cpp:61->control.cpp:26]   --->   Operation 390 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln27_10 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 391 'sext' 'sext_ln27_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (6.65ns)   --->   "%mul_ln27_5 = mul i36 %sext_ln27_10, i36 1228" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 392 'mul' 'mul_ln27_5' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_29_cast_cast = partselect i23 @_ssdm_op_PartSelect.i23.i36.i32.i32, i36 %mul_ln27_5, i32 12, i32 34" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 393 'partselect' 'tmp_29_cast_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i36 %mul_ln27_5" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 394 'trunc' 'trunc_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 395 'partselect' 'tmp_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_21)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load, i32 23" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 396 'bitselect' 'tmp_13' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2_load" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 397 'trunc' 'trunc_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_7, i11 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 398 'bitconcatenate' 'tmp_14' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (2.13ns)   --->   "%icmp_ln27_7 = icmp_ne  i12 %tmp_14, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 399 'icmp' 'icmp_ln27_7' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (2.38ns)   --->   "%add_ln27_11 = add i23 %tmp_12, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 400 'add' 'add_ln27_11' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_21)   --->   "%select_ln27_7 = select i1 %icmp_ln27_7, i23 %add_ln27_11, i23 %tmp_12" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 401 'select' 'select_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_21 = select i1 %tmp_13, i23 %select_ln27_7, i23 %tmp_12" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 402 'select' 'select_ln27_21' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %input_sample_data_2, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3" [eq.cpp:24->eq.cpp:62->control.cpp:26]   --->   Operation 403 'store' 'store_ln24' <Predicate = (enable_eq_read)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i24 %input_sample_data_2" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 404 'sext' 'sext_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (6.65ns)   --->   "%mul_ln27 = mul i34 %sext_ln27, i34 409" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 405 'mul' 'mul_ln27' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27, i32 12, i32 32" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 406 'partselect' 'tmp_5_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_10)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27, i32 33" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 407 'bitselect' 'tmp_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i34 %mul_ln27" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 408 'trunc' 'trunc_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (2.13ns)   --->   "%icmp_ln27 = icmp_ne  i12 %trunc_ln27, i12 0" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 409 'icmp' 'icmp_ln27' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (2.31ns)   --->   "%add_ln27 = add i21 %tmp_5_cast, i21 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 410 'add' 'add_ln27' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_10)   --->   "%select_ln27 = select i1 %icmp_ln27, i21 %add_ln27, i21 %tmp_5_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 411 'select' 'select_ln27' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_10 = select i1 %tmp_2, i21 %select_ln27, i21 %tmp_5_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 412 'select' 'select_ln27_10' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%sext_ln27_1 = sext i21 %select_ln27_10" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 413 'sext' 'sext_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_1, i32 34" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 414 'bitselect' 'tmp_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (2.35ns)   --->   "%add_ln27_1 = add i22 %tmp_11_cast, i22 1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 415 'add' 'add_ln27_1' <Predicate = (enable_eq_read & icmp_ln27_1)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%select_ln27_1 = select i1 %icmp_ln27_1, i22 %add_ln27_1, i22 %tmp_11_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 416 'select' 'select_ln27_1' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_5)   --->   "%select_ln27_15 = select i1 %tmp_5, i22 %select_ln27_1, i22 %tmp_11_cast" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 417 'select' 'select_ln27_15' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 418 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_5 = add i22 %select_ln27_15, i22 %sext_ln27_1" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 418 'add' 'add_ln27_5' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 419 [1/1] (2.13ns)   --->   "%icmp_ln27_6 = icmp_ne  i12 %trunc_ln27_6, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 419 'icmp' 'icmp_ln27_6' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.6>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i23 %select_ln27_16" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 420 'sext' 'sext_ln27_3' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln27_7 = sext i22 %add_ln27_5" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 421 'sext' 'sext_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln27_8 = sext i22 %add_ln27_6" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 422 'sext' 'sext_ln27_8' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_7 = add i24 %sext_ln27_8, i24 %sext_ln27_3" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 423 'add' 'add_ln27_7' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 424 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc = add i24 %add_ln27_7, i24 %sext_ln27_7" [eq.cpp:27->eq.cpp:60->control.cpp:26]   --->   Operation 424 'add' 'acc' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 425 [1/1] (6.65ns)   --->   "%mul_ln27_4 = mul i34 %sext_ln27, i34 17179868774" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 425 'mul' 'mul_ln27_4' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_25_cast = partselect i21 @_ssdm_op_PartSelect.i21.i34.i32.i32, i34 %mul_ln27_4, i32 12, i32 32" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 426 'partselect' 'tmp_25_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_19)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %mul_ln27_4, i32 33" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 427 'bitselect' 'tmp_10' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i34 %mul_ln27_4" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 428 'trunc' 'trunc_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (2.13ns)   --->   "%icmp_ln27_5 = icmp_ne  i12 %trunc_ln27_5, i12 0" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 429 'icmp' 'icmp_ln27_5' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (2.31ns)   --->   "%add_ln27_9 = add i21 %tmp_25_cast, i21 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 430 'add' 'add_ln27_9' <Predicate = (enable_eq_read)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_19)   --->   "%select_ln27_5 = select i1 %icmp_ln27_5, i21 %add_ln27_9, i21 %tmp_25_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 431 'select' 'select_ln27_5' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (1.25ns) (out node of the LUT)   --->   "%select_ln27_19 = select i1 %tmp_10, i21 %select_ln27_5, i21 %tmp_25_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 432 'select' 'select_ln27_19' <Predicate = (enable_eq_read)> <Delay = 1.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln27_9 = sext i21 %select_ln27_19" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 433 'sext' 'sext_ln27_9' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln27_5, i32 35" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 434 'bitselect' 'tmp_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (2.38ns)   --->   "%add_ln27_10 = add i23 %tmp_29_cast_cast, i23 1" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 435 'add' 'add_ln27_10' <Predicate = (enable_eq_read & icmp_ln27_6)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%select_ln27_6 = select i1 %icmp_ln27_6, i23 %add_ln27_10, i23 %tmp_29_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 436 'select' 'select_ln27_6' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_14)   --->   "%select_ln27_20 = select i1 %tmp_11, i23 %select_ln27_6, i23 %tmp_29_cast_cast" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 437 'select' 'select_ln27_20' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (2.38ns) (out node of the LUT)   --->   "%add_ln27_14 = add i23 %select_ln27_20, i23 %sext_ln27_9" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 438 'add' 'add_ln27_14' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_8, i32 34" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 439 'bitselect' 'tmp_17' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (2.35ns)   --->   "%add_ln27_18 = add i22 %tmp_39_cast, i22 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 440 'add' 'add_ln27_18' <Predicate = (enable_eq_read & icmp_ln27_10)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%select_ln27_11 = select i1 %icmp_ln27_10, i22 %add_ln27_18, i22 %tmp_39_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 441 'select' 'select_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%select_ln27_24 = select i1 %tmp_17, i22 %select_ln27_11, i22 %tmp_39_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 442 'select' 'select_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_22)   --->   "%sext_ln27_21 = sext i22 %select_ln27_24" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 443 'sext' 'sext_ln27_21' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_22 = add i23 %sext_ln27_21, i23 %sext_ln27_9" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 444 'add' 'add_ln27_22' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i24 %acc" [eq.cpp:65->control.cpp:26]   --->   Operation 445 'sext' 'sext_ln65' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_28 : Operation 446 [6/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 446 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.4>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln27_11 = sext i23 %select_ln27_21" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 447 'sext' 'sext_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln27_16 = sext i23 %add_ln27_14" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 448 'sext' 'sext_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln27_19 = sext i23 %add_ln27_15" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 449 'sext' 'sext_ln27_19' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_16 = add i24 %sext_ln27_19, i24 %sext_ln27_11" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 450 'add' 'add_ln27_16' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 451 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc_1 = add i24 %add_ln27_16, i24 %sext_ln27_16" [eq.cpp:27->eq.cpp:61->control.cpp:26]   --->   Operation 451 'add' 'acc_1' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 452 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load = load i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 453 'load' 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 454 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 455 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 456 [1/1] (0.00ns)   --->   "%store_ln22 = store i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high" [eq.cpp:22->eq.cpp:62->control.cpp:26]   --->   Operation 456 'store' 'store_ln22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i23 @_ssdm_op_PartSelect.i23.i24.i32.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 1, i32 23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 457 'partselect' 'tmp_18' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_25)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load, i32 23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 458 'bitselect' 'tmp_19' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = trunc i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 459 'trunc' 'trunc_ln27_11' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %trunc_ln27_11, i11 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 460 'bitconcatenate' 'tmp_20' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 461 [1/1] (2.13ns)   --->   "%icmp_ln27_11 = icmp_ne  i12 %tmp_20, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 461 'icmp' 'icmp_ln27_11' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 462 [1/1] (2.38ns)   --->   "%add_ln27_19 = add i23 %tmp_18, i23 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 462 'add' 'add_ln27_19' <Predicate = (enable_eq_read)> <Delay = 2.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_25)   --->   "%select_ln27_12 = select i1 %icmp_ln27_11, i23 %add_ln27_19, i23 %tmp_18" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 463 'select' 'select_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 464 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27_25 = select i1 %tmp_19, i23 %select_ln27_12, i23 %tmp_18" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 464 'select' 'select_ln27_25' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln27_18 = sext i24 %eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2_load" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 465 'sext' 'sext_ln27_18' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 466 [1/1] (6.65ns)   --->   "%mul_ln27_9 = mul i35 %sext_ln27_18, i35 34359737753" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 466 'mul' 'mul_ln27_9' <Predicate = (enable_eq_read)> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_46_cast = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %mul_ln27_9, i32 12, i32 33" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 467 'partselect' 'tmp_46_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i35 %mul_ln27_9" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 468 'trunc' 'trunc_ln27_12' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (2.13ns)   --->   "%icmp_ln27_12 = icmp_ne  i12 %trunc_ln27_12, i12 0" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 469 'icmp' 'icmp_ln27_12' <Predicate = (enable_eq_read)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/1] (2.35ns)   --->   "%add_ln27_20 = add i22 %tmp_46_cast, i22 1" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 470 'add' 'add_ln27_20' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [5/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 471 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i24 %acc_1" [eq.cpp:65->control.cpp:26]   --->   Operation 472 'sext' 'sext_ln65_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_29 : Operation 473 [6/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 473 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.8>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln27_17 = sext i23 %select_ln27_25" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 474 'sext' 'sext_ln27_17' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %mul_ln27_9, i32 34" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 475 'bitselect' 'tmp_21' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%select_ln27_13 = select i1 %icmp_ln27_12, i22 %add_ln27_20, i22 %tmp_46_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 476 'select' 'select_ln27_13' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%select_ln27_26 = select i1 %tmp_21, i22 %select_ln27_13, i22 %tmp_46_cast" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 477 'select' 'select_ln27_26' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%sext_ln27_22 = sext i22 %select_ln27_26" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 478 'sext' 'sext_ln27_22' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_23)   --->   "%sext_ln27_23 = sext i21 %select_ln27_27" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 479 'sext' 'sext_ln27_23' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln27_24 = sext i23 %add_ln27_22" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 480 'sext' 'sext_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (2.35ns) (out node of the LUT)   --->   "%add_ln27_23 = add i23 %sext_ln27_22, i23 %sext_ln27_23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 481 'add' 'add_ln27_23' <Predicate = (enable_eq_read)> <Delay = 2.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln27_25 = sext i23 %add_ln27_23" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 482 'sext' 'sext_ln27_25' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_24 = add i24 %sext_ln27_25, i24 %sext_ln27_17" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 483 'add' 'add_ln27_24' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 484 [1/1] (4.27ns) (root node of TernaryAdder)   --->   "%acc_2 = add i24 %add_ln27_24, i24 %sext_ln27_24" [eq.cpp:27->eq.cpp:62->control.cpp:26]   --->   Operation 484 'add' 'acc_2' <Predicate = (enable_eq_read)> <Delay = 4.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.13> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 485 [4/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 485 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 486 [5/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 486 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln65_2 = sext i24 %acc_2" [eq.cpp:65->control.cpp:26]   --->   Operation 487 'sext' 'sext_ln65_2' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_30 : Operation 488 [6/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 488 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.18>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %input_sample_data_2" [eq.cpp:52->control.cpp:26]   --->   Operation 489 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "%p_086 = zext i33 %tmp_4" [eq.cpp:52->control.cpp:26]   --->   Operation 490 'zext' 'p_086' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 491 [2/2] (1.45ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086" [eq.cpp:54->control.cpp:26]   --->   Operation 491 'write' 'write_ln54' <Predicate = (!enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_31 : Operation 492 [3/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 492 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 493 [4/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 493 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 494 [5/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 494 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.18>
ST_32 : Operation 495 [1/2] (1.45ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %p_086" [eq.cpp:54->control.cpp:26]   --->   Operation 495 'write' 'write_ln54' <Predicate = (!enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit" [eq.cpp:55->control.cpp:26]   --->   Operation 496 'br' 'br_ln55' <Predicate = (!enable_eq_read)> <Delay = 0.00>
ST_32 : Operation 497 [2/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 497 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 498 [3/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 498 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 499 [4/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 499 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 11.9>
ST_33 : Operation 500 [1/6] (6.18ns)   --->   "%conv_i22_i = sitofp i32 %sext_ln65" [eq.cpp:65->control.cpp:26]   --->   Operation 500 'sitofp' 'conv_i22_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 501 [4/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 501 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 502 [2/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 502 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 503 [3/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 503 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 11.9>
ST_34 : Operation 504 [3/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 504 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 505 [1/6] (6.18ns)   --->   "%conv_i18_i = sitofp i32 %sext_ln65_1" [eq.cpp:65->control.cpp:26]   --->   Operation 505 'sitofp' 'conv_i18_i' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 506 [4/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 506 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [2/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 507 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 11.9>
ST_35 : Operation 508 [2/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 508 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [3/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 509 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 510 [1/6] (6.18ns)   --->   "%conv_i_i1 = sitofp i32 %sext_ln65_2" [eq.cpp:65->control.cpp:26]   --->   Operation 510 'sitofp' 'conv_i_i1' <Predicate = (enable_eq_read)> <Delay = 6.18> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 511 [4/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 511 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.78>
ST_36 : Operation 512 [1/4] (5.78ns)   --->   "%mul_i23_i = fmul i32 %conv_i22_i, i32 %gain_low_1" [eq.cpp:65->control.cpp:26]   --->   Operation 512 'fmul' 'mul_i23_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 513 [2/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 513 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 514 [3/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 514 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 11.7>
ST_37 : Operation 515 [1/4] (5.78ns)   --->   "%mul_i19_i = fmul i32 %conv_i18_i, i32 %gain_mid_1" [eq.cpp:65->control.cpp:26]   --->   Operation 515 'fmul' 'mul_i19_i' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 516 [7/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 516 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 517 [2/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 517 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.92>
ST_38 : Operation 518 [6/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 518 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 519 [1/4] (5.78ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i1, i32 %gain_high_1" [eq.cpp:65->control.cpp:26]   --->   Operation 519 'fmul' 'mul_i_i1' <Predicate = (enable_eq_read)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.92>
ST_39 : Operation 520 [5/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 520 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.92>
ST_40 : Operation 521 [4/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 521 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.92>
ST_41 : Operation 522 [3/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 522 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.92>
ST_42 : Operation 523 [2/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 523 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 11.8>
ST_43 : Operation 524 [1/7] (5.92ns)   --->   "%add_i = fadd i32 %mul_i23_i, i32 %mul_i19_i" [eq.cpp:65->control.cpp:26]   --->   Operation 524 'fadd' 'add_i' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [7/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 525 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.92>
ST_44 : Operation 526 [6/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 526 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.92>
ST_45 : Operation 527 [5/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 527 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.92>
ST_46 : Operation 528 [4/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 528 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.92>
ST_47 : Operation 529 [3/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 529 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.92>
ST_48 : Operation 530 [2/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 530 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 531 [1/7] (5.92ns)   --->   "%val_1 = fadd i32 %add_i, i32 %mul_i_i1" [eq.cpp:65->control.cpp:26]   --->   Operation 531 'fadd' 'val_1' <Predicate = (enable_eq_read)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln725 = bitcast i32 %val_1" [eq.cpp:65->control.cpp:26]   --->   Operation 532 'bitcast' 'bitcast_ln725' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %bitcast_ln725" [eq.cpp:65->control.cpp:26]   --->   Operation 533 'trunc' 'trunc_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln725, i32 31" [eq.cpp:65->control.cpp:26]   --->   Operation 534 'bitselect' 'tmp_23' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %bitcast_ln725, i32 23" [eq.cpp:65->control.cpp:26]   --->   Operation 535 'partselect' 'tmp_24' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i8 %tmp_24" [eq.cpp:65->control.cpp:26]   --->   Operation 536 'zext' 'zext_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i32 %bitcast_ln725" [eq.cpp:65->control.cpp:26]   --->   Operation 537 'trunc' 'trunc_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln143_1_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 538 'bitconcatenate' 'zext_ln143_1_cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (2.11ns)   --->   "%sub_ln143 = sub i9 150, i9 %zext_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 539 'sub' 'sub_ln143' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i9 %sub_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 540 'sext' 'sext_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (2.11ns)   --->   "%icmp_ln143_2 = icmp_sgt  i9 %sub_ln143, i9 0" [eq.cpp:65->control.cpp:26]   --->   Operation 541 'icmp' 'icmp_ln143_2' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/1] (2.11ns)   --->   "%icmp_ln143_3 = icmp_slt  i9 %sub_ln143, i9 25" [eq.cpp:65->control.cpp:26]   --->   Operation 542 'icmp' 'icmp_ln143_3' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln143cast = trunc i32 %sext_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 543 'trunc' 'sext_ln143cast' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_49 : Operation 544 [1/1] (3.88ns)   --->   "%lshr_ln143 = lshr i24 %zext_ln143_1_cast, i24 %sext_ln143cast" [eq.cpp:65->control.cpp:26]   --->   Operation 544 'lshr' 'lshr_ln143' <Predicate = (enable_eq_read)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.83ns)   --->   "%select_ln143 = select i1 %icmp_ln143_3, i24 %lshr_ln143, i24 0" [eq.cpp:65->control.cpp:26]   --->   Operation 545 'select' 'select_ln143' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 546 [1/1] (2.11ns)   --->   "%sub_ln143_1 = sub i9 0, i9 %sub_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 546 'sub' 'sub_ln143_1' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (2.11ns)   --->   "%icmp_ln143_4 = icmp_slt  i9 %sub_ln143_1, i9 24" [eq.cpp:65->control.cpp:26]   --->   Operation 547 'icmp' 'icmp_ln143_4' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 11.0>
ST_50 : Operation 548 [1/1] (2.66ns)   --->   "%icmp_ln143 = icmp_eq  i31 %trunc_ln143, i31 0" [eq.cpp:65->control.cpp:26]   --->   Operation 548 'icmp' 'icmp_ln143' <Predicate = (enable_eq_read)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 549 [1/1] (2.11ns)   --->   "%icmp_ln143_1 = icmp_eq  i8 %tmp_24, i8 150" [eq.cpp:65->control.cpp:26]   --->   Operation 549 'icmp' 'icmp_ln143_1' <Predicate = (enable_eq_read)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i9 %sub_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 550 'sext' 'sext_ln143_2' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 0.00>
ST_50 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln143_2cast = trunc i32 %sext_ln143_2" [eq.cpp:65->control.cpp:26]   --->   Operation 551 'trunc' 'sext_ln143_2cast' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 0.00>
ST_50 : Operation 552 [1/1] (3.88ns)   --->   "%shl_ln143 = shl i24 %zext_ln143_1_cast, i24 %sext_ln143_2cast" [eq.cpp:65->control.cpp:26]   --->   Operation 552 'shl' 'shl_ln143' <Predicate = (enable_eq_read & icmp_ln143_4)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.83ns)   --->   "%select_ln143_1 = select i1 %icmp_ln143_4, i24 %shl_ln143, i24 0" [eq.cpp:65->control.cpp:26]   --->   Operation 553 'select' 'select_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%xor_ln143 = xor i1 %icmp_ln143, i1 1" [eq.cpp:65->control.cpp:26]   --->   Operation 554 'xor' 'xor_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %icmp_ln143_1, i1 %xor_ln143" [eq.cpp:65->control.cpp:26]   --->   Operation 555 'and' 'and_ln143' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%or_ln143 = or i1 %icmp_ln143, i1 %icmp_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 556 'or' 'or_ln143' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_1)   --->   "%xor_ln143_1 = xor i1 %or_ln143, i1 1" [eq.cpp:65->control.cpp:26]   --->   Operation 557 'xor' 'xor_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 558 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln143_1 = and i1 %icmp_ln143_2, i1 %xor_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 558 'and' 'and_ln143_1' <Predicate = (enable_eq_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln143, i1 %and_ln143, i1 %and_ln143_1" [eq.cpp:65->control.cpp:26]   --->   Operation 559 'bitconcatenate' 'sel_tmp' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (1.64ns)   --->   "%tmp_25 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i3, i3 4, i24 0, i3 2, i24 %zext_ln143_1_cast, i3 1, i24 %select_ln143, i3 0, i24 %select_ln143_1, i24 0, i3 %sel_tmp" [eq.cpp:65->control.cpp:26]   --->   Operation 560 'sparsemux' 'tmp_25' <Predicate = (enable_eq_read)> <Delay = 1.64> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 561 [1/1] (2.42ns)   --->   "%sub_ln143_2 = sub i24 0, i24 %tmp_25" [eq.cpp:65->control.cpp:26]   --->   Operation 561 'sub' 'sub_ln143_2' <Predicate = (enable_eq_read & tmp_23)> <Delay = 2.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 562 [1/1] (0.83ns)   --->   "%processed_sample = select i1 %tmp_23, i24 %sub_ln143_2, i24 %tmp_25" [eq.cpp:65->control.cpp:26]   --->   Operation 562 'select' 'processed_sample' <Predicate = (enable_eq_read)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i8.i24, i1 %input_sample_last_1, i8 0, i24 %processed_sample" [eq.cpp:70->control.cpp:26]   --->   Operation 563 'bitconcatenate' 'tmp_26' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i33 %tmp_26" [eq.cpp:70->control.cpp:26]   --->   Operation 564 'zext' 'zext_ln70' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_50 : Operation 565 [2/2] (1.45ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70" [eq.cpp:70->control.cpp:26]   --->   Operation 565 'write' 'write_ln70' <Predicate = (enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>

State 51 <SV = 50> <Delay = 1.45>
ST_51 : Operation 566 [1/2] (1.45ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln70" [eq.cpp:70->control.cpp:26]   --->   Operation 566 'write' 'write_ln70' <Predicate = (enable_eq_read)> <Delay = 1.45> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.94> <Adapter> <Opcode : 'read' 'write'>
ST_51 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln71 = br void %_Z8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfff.exit" [eq.cpp:71->control.cpp:26]   --->   Operation 567 'br' 'br_ln71' <Predicate = (enable_eq_read)> <Delay = 0.00>
ST_51 : Operation 568 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [control.cpp:27]   --->   Operation 568 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.698ns
The critical path consists of the following:
	axis read operation ('in_r_read', distortion.cpp:16->control.cpp:20) on port 'in_r' (distortion.cpp:16->control.cpp:20) [72]  (0.456 ns)
	'icmp' operation 1 bit ('icmp_ln29', distortion.cpp:29->control.cpp:20) [82]  (2.702 ns)
	'select' operation 24 bit ('x', distortion.cpp:29->control.cpp:20) [84]  (0.838 ns)
	'icmp' operation 1 bit ('icmp_ln30', distortion.cpp:30->control.cpp:20) [87]  (2.702 ns)

 <State 2>: 11.343ns
The critical path consists of the following:
	'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:23) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' [122]  (3.257 ns)
	'sparsemux' operation 24 bit ('delayed_sample', echo.cpp:28->control.cpp:23) [138]  (2.064 ns)
	'sitodp' operation 64 bit ('conv_i3_i', echo.cpp:31->control.cpp:23) [140]  (6.022 ns)

 <State 3>: 9.672ns
The critical path consists of the following:
	fifo read operation ('temp1_read', echo.cpp:20->control.cpp:23) on port 'temp1' (echo.cpp:20->control.cpp:23) [94]  (3.650 ns)
	'sitodp' operation 64 bit ('conv_i_i', echo.cpp:31->control.cpp:23) [143]  (6.022 ns)

 <State 4>: 6.185ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('gain_low', control.cpp:26) [236]  (6.185 ns)

 <State 5>: 6.185ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('gain_low', control.cpp:26) [236]  (6.185 ns)

 <State 6>: 6.185ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('gain_low', control.cpp:26) [236]  (6.185 ns)

 <State 7>: 12.848ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i3_i', echo.cpp:31->control.cpp:23) [140]  (6.022 ns)
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 8>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 9>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 10>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 11>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 12>: 6.826ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)

 <State 13>: 13.955ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:23) [141]  (6.826 ns)
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 14>: 7.129ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 15>: 7.129ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 16>: 7.129ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 17>: 7.129ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 18>: 7.129ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)

 <State 19>: 13.546ns
The critical path consists of the following:
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:23) [144]  (7.129 ns)
	'sub' operation 12 bit ('sub_ln142', echo.cpp:31->control.cpp:23) [155]  (2.131 ns)
	'lshr' operation 54 bit ('lshr_ln142', echo.cpp:31->control.cpp:23) [161]  (4.287 ns)

 <State 20>: 12.879ns
The critical path consists of the following:
	'shl' operation 24 bit ('shl_ln142', echo.cpp:31->control.cpp:23) [168]  (3.880 ns)
	'select' operation 24 bit ('select_ln142_1', echo.cpp:31->control.cpp:23) [169]  (0.838 ns)
	'sparsemux' operation 24 bit ('tmp_3', echo.cpp:31->control.cpp:23) [176]  (1.642 ns)
	'sub' operation 24 bit ('sub_ln142_2', echo.cpp:31->control.cpp:23) [177]  (2.424 ns)
	'select' operation 24 bit ('output_value', echo.cpp:31->control.cpp:23) [178]  (0.838 ns)
	'store' operation 0 bit ('store_ln34', echo.cpp:34->control.cpp:23) of variable 'output_value', echo.cpp:31->control.cpp:23 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21' [196]  (3.257 ns)

 <State 21>: 6.653ns
The critical path consists of the following:
	'load' operation 24 bit ('eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1_load', eq.cpp:22->eq.cpp:60->control.cpp:26) on static variable 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1' [250]  (0.000 ns)
	'mul' operation 35 bit ('mul_ln27_2', eq.cpp:27->eq.cpp:60->control.cpp:26) [286]  (6.653 ns)

 <State 22>: 6.653ns
The critical path consists of the following:
	'mul' operation 34 bit ('mul_ln27_3', eq.cpp:27->eq.cpp:60->control.cpp:26) [295]  (6.653 ns)

 <State 23>: 6.653ns
The critical path consists of the following:
	'load' operation 24 bit ('eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1_load', eq.cpp:22->eq.cpp:61->control.cpp:26) on static variable 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1' [311]  (0.000 ns)
	'mul' operation 36 bit ('mul_ln27_6', eq.cpp:27->eq.cpp:61->control.cpp:26) [346]  (6.653 ns)

 <State 24>: 6.653ns
The critical path consists of the following:
	'mul' operation 34 bit ('mul_ln27_7', eq.cpp:27->eq.cpp:61->control.cpp:26) [355]  (6.653 ns)

 <State 25>: 6.653ns
The critical path consists of the following:
	'load' operation 24 bit ('eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3_load', eq.cpp:22->eq.cpp:60->control.cpp:26) on static variable 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3' [252]  (0.000 ns)
	'mul' operation 35 bit ('mul_ln27_1', eq.cpp:27->eq.cpp:60->control.cpp:26) [268]  (6.653 ns)

 <State 26>: 6.653ns
The critical path consists of the following:
	'load' operation 24 bit ('eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3_load', eq.cpp:22->eq.cpp:61->control.cpp:26) on static variable 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3' [313]  (0.000 ns)
	'mul' operation 36 bit ('mul_ln27_5', eq.cpp:27->eq.cpp:61->control.cpp:26) [328]  (6.653 ns)

 <State 27>: 12.583ns
The critical path consists of the following:
	'mul' operation 34 bit ('mul_ln27', eq.cpp:27->eq.cpp:60->control.cpp:26) [258]  (6.653 ns)
	'add' operation 21 bit ('add_ln27', eq.cpp:27->eq.cpp:60->control.cpp:26) [263]  (2.320 ns)
	'select' operation 21 bit ('select_ln27', eq.cpp:27->eq.cpp:60->control.cpp:26) [264]  (0.000 ns)
	'select' operation 21 bit ('select_ln27_10', eq.cpp:27->eq.cpp:60->control.cpp:26) [265]  (1.256 ns)
	'add' operation 22 bit ('add_ln27_5', eq.cpp:27->eq.cpp:60->control.cpp:26) [304]  (2.354 ns)

 <State 28>: 12.618ns
The critical path consists of the following:
	'mul' operation 34 bit ('mul_ln27_4', eq.cpp:27->eq.cpp:61->control.cpp:26) [318]  (6.653 ns)
	'add' operation 21 bit ('add_ln27_9', eq.cpp:27->eq.cpp:61->control.cpp:26) [323]  (2.320 ns)
	'select' operation 21 bit ('select_ln27_5', eq.cpp:27->eq.cpp:61->control.cpp:26) [324]  (0.000 ns)
	'select' operation 21 bit ('select_ln27_19', eq.cpp:27->eq.cpp:61->control.cpp:26) [325]  (1.256 ns)
	'add' operation 23 bit ('add_ln27_14', eq.cpp:27->eq.cpp:61->control.cpp:26) [364]  (2.389 ns)

 <State 29>: 10.456ns
The critical path consists of the following:
	'add' operation 24 bit ('add_ln27_16', eq.cpp:27->eq.cpp:61->control.cpp:26) [368]  (0.000 ns)
	'add' operation 24 bit ('acc', eq.cpp:27->eq.cpp:61->control.cpp:26) [369]  (4.271 ns)
	'sitofp' operation 32 bit ('conv_i18_i', eq.cpp:65->control.cpp:26) [427]  (6.185 ns)

 <State 30>: 12.810ns
The critical path consists of the following:
	'select' operation 22 bit ('select_ln27_26', eq.cpp:27->eq.cpp:62->control.cpp:26) [405]  (0.000 ns)
	'add' operation 23 bit ('add_ln27_23', eq.cpp:27->eq.cpp:62->control.cpp:26) [419]  (2.354 ns)
	'add' operation 24 bit ('add_ln27_24', eq.cpp:27->eq.cpp:62->control.cpp:26) [421]  (0.000 ns)
	'add' operation 24 bit ('acc', eq.cpp:27->eq.cpp:62->control.cpp:26) [422]  (4.271 ns)
	'sitofp' operation 32 bit ('conv_i_i1', eq.cpp:65->control.cpp:26) [431]  (6.185 ns)

 <State 31>: 6.185ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i22_i', eq.cpp:65->control.cpp:26) [424]  (6.185 ns)

 <State 32>: 6.185ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i22_i', eq.cpp:65->control.cpp:26) [424]  (6.185 ns)

 <State 33>: 11.969ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i22_i', eq.cpp:65->control.cpp:26) [424]  (6.185 ns)
	'fmul' operation 32 bit ('mul_i23_i', eq.cpp:65->control.cpp:26) [425]  (5.784 ns)

 <State 34>: 11.969ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i18_i', eq.cpp:65->control.cpp:26) [427]  (6.185 ns)
	'fmul' operation 32 bit ('mul_i19_i', eq.cpp:65->control.cpp:26) [428]  (5.784 ns)

 <State 35>: 11.969ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i_i1', eq.cpp:65->control.cpp:26) [431]  (6.185 ns)
	'fmul' operation 32 bit ('mul_i_i1', eq.cpp:65->control.cpp:26) [432]  (5.784 ns)

 <State 36>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i23_i', eq.cpp:65->control.cpp:26) [425]  (5.784 ns)

 <State 37>: 11.710ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i19_i', eq.cpp:65->control.cpp:26) [428]  (5.784 ns)
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 38>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 39>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 40>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 41>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 42>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)

 <State 43>: 11.852ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', eq.cpp:65->control.cpp:26) [429]  (5.926 ns)
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 44>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 45>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 46>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 47>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 48>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)

 <State 49>: 12.763ns
The critical path consists of the following:
	'fadd' operation 32 bit ('val', eq.cpp:65->control.cpp:26) [433]  (5.926 ns)
	'sub' operation 9 bit ('sub_ln143', eq.cpp:65->control.cpp:26) [442]  (2.119 ns)
	'lshr' operation 24 bit ('lshr_ln143', eq.cpp:65->control.cpp:26) [448]  (3.880 ns)
	'select' operation 24 bit ('select_ln143', eq.cpp:65->control.cpp:26) [449]  (0.838 ns)

 <State 50>: 11.077ns
The critical path consists of the following:
	'shl' operation 24 bit ('shl_ln143', eq.cpp:65->control.cpp:26) [454]  (3.880 ns)
	'select' operation 24 bit ('select_ln143_1', eq.cpp:65->control.cpp:26) [455]  (0.838 ns)
	'sparsemux' operation 24 bit ('tmp_25', eq.cpp:65->control.cpp:26) [462]  (1.642 ns)
	'sub' operation 24 bit ('sub_ln143_2', eq.cpp:65->control.cpp:26) [463]  (2.424 ns)
	'select' operation 24 bit ('processed_sample', eq.cpp:65->control.cpp:26) [464]  (0.838 ns)
	axis write operation ('write_ln70', eq.cpp:70->control.cpp:26) on port 'out_r' (eq.cpp:70->control.cpp:26) [467]  (1.455 ns)

 <State 51>: 1.455ns
The critical path consists of the following:
	axis write operation ('write_ln70', eq.cpp:70->control.cpp:26) on port 'out_r' (eq.cpp:70->control.cpp:26) [467]  (1.455 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
