`timescale 1 ns/ 1 ns
module demo_vlg_tst();
reg clk;
reg rst_n;
reg key;
wire [7:0]  led;
initial
begin
	clk = 1;
	rst_n <= 1'b0;
	#20
	rst_n <= 1'b1;
	key = 1;
end

always #10 clk = ~clk;
always #200 key = ~key;
demo i1 (
	.clk(clk),
	.rst_n(rst_n),
	.key(key),
	.led(led)
);
endmodule
