Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 20:11:48 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+-------------+----------+------------------------------------+--------+
| Rule        | Severity | Description                        | Checks |
+-------------+----------+------------------------------------+--------+
| PORTPROP-10 | Advisory | Incorrect IOStandard on MCAP reset | 1      |
+-------------+----------+------------------------------------+--------+

2. REPORT DETAILS
-----------------
PORTPROP-10#1 Advisory
Incorrect IOStandard on MCAP reset  
The PCI Express reset pin pcie_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
Related violations: <none>


