// Seed: 21110852
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    output wor id_11,
    input uwire id_12,
    output wor id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri id_17,
    input supply0 id_18
);
  wire \id_20 ;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    output wand id_15,
    input supply0 id_16,
    input wand id_17,
    output uwire id_18,
    input uwire id_19
    , id_26,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    output wor id_23,
    output supply0 id_24
);
  wire id_27 = id_12;
  wire id_28;
  module_0 modCall_1 (
      id_3,
      id_22,
      id_3,
      id_18,
      id_6,
      id_21,
      id_13,
      id_20,
      id_14,
      id_9,
      id_24,
      id_23,
      id_2,
      id_9,
      id_2,
      id_17,
      id_7,
      id_4,
      id_2
  );
  assign modCall_1.id_14 = 0;
  assign id_24 = -1;
  wire id_29;
endmodule
