#==============================================================
# Synopsys IC Compiler II - Script 06: Clock Tree Synthesis
# File: 06_clock.tcl
#==============================================================

source ../Scripts/systolic/01_setup.tcl

check_design -checks pre_clock_tree_stage

#--------------------------------------------------------------
# CTS — Optimization
#--------------------------------------------------------------

synthesize_clock_tree

set_app_options -name cts.optimize.enable_local_skew  -value true
set_app_options -name cts.compile.enable_local_skew   -value true
set_app_options -name cts.compile.enable_global_route -value false
set_app_options -name clock_opt.flow.enable_ccd       -value true

clock_opt -to build_clock
clock_opt -from route_clock -to route_clock
clock_opt

#--------------------------------------------------------------
# Reports
#--------------------------------------------------------------

report_clock_qor      > $REPORTS_DIR/clock_qor.rpt
report_clock_settings > $REPORTS_DIR/clock_settings.rpt

report_timing -delay max -max_paths 10 \
    > $REPORTS_DIR/timing_post_cts.rpt

report_timing -delay min -max_paths 10 \
    > $REPORTS_DIR/timing_hold_post_cts.rpt

save_block -as systolic_cts
save_lib

puts "INFO: Clock tree synthesis complete."
