{
  "design": {
    "design_info": {
      "boundary_crc": "0x66A31E0CF2D143CD",
      "device": "xcu250-figd2104-2L-e",
      "gen_directory": "../../../../cxhU250-pynq.gen/sources_1/bd/system_top",
      "name": "system_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "rv_system": {
        "c_shift_ram_0": "",
        "xlconstant_0": "",
        "xlconstant_1": "",
        "xlconstant_2": "",
        "xlconstant_3": "",
        "xlconstant_4": "",
        "xlconstant_5": "",
        "xlconstant_6": "",
        "c_shift_ram_1": "",
        "system_ila_0": "",
        "system_ila_2": "",
        "NutShell_0": "",
        "util_vector_logic_0": ""
      },
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "ddr4_0": "",
      "axi_gpio_0": "",
      "axi_uartlite_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "s02_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "rst_ddr4_0_333M": "",
      "jtag_axi_0": "",
      "xlconcat_0": "",
      "vio_0": "",
      "proc_sys_reset_1": "",
      "xlconstant_7": "",
      "system_ila_1": ""
    },
    "interface_ports": {
      "rs232_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "default_300mhz_clk0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "ddr4_sdram_c0_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "default_300mhz_clk1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "components": {
      "rv_system": {
        "interface_ports": {
          "io_mem": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "io_mmio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "coreclk": {
            "type": "clk",
            "direction": "I"
          },
          "corerstn": {
            "type": "data",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "io_meip": {
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "system_top_c_shift_ram_0_0",
            "xci_path": "ip/system_top_c_shift_ram_0_0/system_top_c_shift_ram_0_0.xci",
            "inst_hier_path": "rv_system/c_shift_ram_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_0_1",
            "xci_path": "ip/system_top_xlconstant_0_1/system_top_xlconstant_0_1.xci",
            "inst_hier_path": "rv_system/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_0_2",
            "xci_path": "ip/system_top_xlconstant_0_2/system_top_xlconstant_0_2.xci",
            "inst_hier_path": "rv_system/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_2_0",
            "xci_path": "ip/system_top_xlconstant_2_0/system_top_xlconstant_2_0.xci",
            "inst_hier_path": "rv_system/xlconstant_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_3_0",
            "xci_path": "ip/system_top_xlconstant_3_0/system_top_xlconstant_3_0.xci",
            "inst_hier_path": "rv_system/xlconstant_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "xlconstant_4": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_4_0",
            "xci_path": "ip/system_top_xlconstant_4_0/system_top_xlconstant_4_0.xci",
            "inst_hier_path": "rv_system/xlconstant_4",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_5_0",
            "xci_path": "ip/system_top_xlconstant_5_0/system_top_xlconstant_5_0.xci",
            "inst_hier_path": "rv_system/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_top_xlconstant_0_3",
            "xci_path": "ip/system_top_xlconstant_0_3/system_top_xlconstant_0_3.xci",
            "inst_hier_path": "rv_system/xlconstant_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "64"
              }
            }
          },
          "c_shift_ram_1": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "system_top_c_shift_ram_1_0",
            "xci_path": "ip/system_top_c_shift_ram_1_0/system_top_c_shift_ram_1_0.xci",
            "inst_hier_path": "rv_system/c_shift_ram_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0"
              },
              "DefaultData": {
                "value": "0"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_top_system_ila_0_0",
            "xci_path": "ip/system_top_system_ila_0_0/system_top_system_ila_0_0.xci",
            "inst_hier_path": "rv_system/system_ila_0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "1"
              },
              "C_NUM_OF_PROBES": {
                "value": "7"
              }
            }
          },
          "system_ila_2": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "system_top_system_ila_0_1",
            "xci_path": "ip/system_top_system_ila_0_1/system_top_system_ila_0_1.xci",
            "inst_hier_path": "rv_system/system_ila_2",
            "parameters": {
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_OF_PROBES": {
                "value": "2"
              }
            }
          },
          "NutShell_0": {
            "vlnv": "xilinx.com:module_ref:NutShell:1.0",
            "xci_name": "system_top_NutShell_0_0",
            "xci_path": "ip/system_top_NutShell_0_0/system_top_NutShell_0_0.xci",
            "inst_hier_path": "rv_system/NutShell_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "NutShell",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "io_frontend": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_top_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "io_frontend_awid",
                    "direction": "I"
                  },
                  "AWADDR": {
                    "physical_name": "io_frontend_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "io_frontend_awlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "io_frontend_awsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "io_frontend_awburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "io_frontend_awlock",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "io_frontend_awcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "io_frontend_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "io_frontend_awqos",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "io_frontend_awuser",
                    "direction": "I"
                  },
                  "AWVALID": {
                    "physical_name": "io_frontend_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "io_frontend_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "io_frontend_wdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "io_frontend_wstrb",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "io_frontend_wlast",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "io_frontend_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "io_frontend_wready",
                    "direction": "O"
                  },
                  "BID": {
                    "physical_name": "io_frontend_bid",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "io_frontend_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "io_frontend_buser",
                    "direction": "O"
                  },
                  "BVALID": {
                    "physical_name": "io_frontend_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "io_frontend_bready",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "io_frontend_arid",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "io_frontend_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "io_frontend_arlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "io_frontend_arsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "io_frontend_arburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "io_frontend_arlock",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "io_frontend_arcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "io_frontend_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "io_frontend_arqos",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARUSER": {
                    "physical_name": "io_frontend_aruser",
                    "direction": "I"
                  },
                  "ARVALID": {
                    "physical_name": "io_frontend_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "io_frontend_arready",
                    "direction": "O"
                  },
                  "RID": {
                    "physical_name": "io_frontend_rid",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "io_frontend_rdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "io_frontend_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "io_frontend_rlast",
                    "direction": "O"
                  },
                  "RUSER": {
                    "physical_name": "io_frontend_ruser",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "io_frontend_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "io_frontend_rready",
                    "direction": "I"
                  }
                }
              },
              "io_mem": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "io_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_top_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "io_mem_awid",
                    "direction": "O"
                  },
                  "AWADDR": {
                    "physical_name": "io_mem_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "io_mem_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "io_mem_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "io_mem_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "io_mem_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "io_mem_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "io_mem_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "io_mem_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "io_mem_awuser",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "io_mem_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "io_mem_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "io_mem_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "io_mem_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "io_mem_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "io_mem_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "io_mem_wready",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "io_mem_bid",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "io_mem_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "io_mem_buser",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "io_mem_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "io_mem_bready",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "io_mem_arid",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "io_mem_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "io_mem_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "io_mem_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "io_mem_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "io_mem_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "io_mem_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "io_mem_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "io_mem_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARUSER": {
                    "physical_name": "io_mem_aruser",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "io_mem_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "io_mem_arready",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "io_mem_rid",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "io_mem_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "io_mem_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "io_mem_rlast",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "io_mem_ruser",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "io_mem_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "io_mem_rready",
                    "direction": "O"
                  }
                }
              },
              "io_mmio": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "io_mmio",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_top_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "io_mmio_awid",
                    "direction": "O"
                  },
                  "AWADDR": {
                    "physical_name": "io_mmio_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "io_mmio_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "io_mmio_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "io_mmio_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "io_mmio_awlock",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "io_mmio_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "io_mmio_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "io_mmio_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "io_mmio_awuser",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "io_mmio_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "io_mmio_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "io_mmio_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "io_mmio_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "io_mmio_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "io_mmio_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "io_mmio_wready",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "io_mmio_bid",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "io_mmio_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "io_mmio_buser",
                    "direction": "I"
                  },
                  "BVALID": {
                    "physical_name": "io_mmio_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "io_mmio_bready",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "io_mmio_arid",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "io_mmio_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "io_mmio_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "io_mmio_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "io_mmio_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "io_mmio_arlock",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "io_mmio_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "io_mmio_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "io_mmio_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARUSER": {
                    "physical_name": "io_mmio_aruser",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "io_mmio_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "io_mmio_arready",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "io_mmio_rid",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "io_mmio_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "io_mmio_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "io_mmio_rlast",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "io_mmio_ruser",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "io_mmio_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "io_mmio_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "io_frontend:io_mem:io_mmio",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_top_clk_wiz_0_1_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "io_meip": {
                "direction": "I",
                "left": "2",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "3",
                    "value_src": "ip_prop"
                  },
                  "SENSITIVITY": {
                    "value": "NULL:LEVEL_HIGH:EDGE_RISING",
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "intr",
                    "value_src": "ip_prop"
                  }
                }
              },
              "io_ila_WBUpc": {
                "direction": "O",
                "left": "38",
                "right": "0"
              },
              "io_ila_WBUvalid": {
                "direction": "O"
              },
              "io_ila_WBUrfWen": {
                "direction": "O"
              },
              "io_ila_WBUrfDest": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "io_ila_WBUrfData": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "io_ila_InstrCnt": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "io_mem": {
                  "range": "4G",
                  "width": "32"
                },
                "io_mmio": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "io_mem": {
                "mode": "Master",
                "address_space_ref": "io_mem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "io_mmio": {
                "mode": "Master",
                "address_space_ref": "io_mmio",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_top_util_vector_logic_0_0",
            "xci_path": "ip/system_top_util_vector_logic_0_0/system_top_util_vector_logic_0_0.xci",
            "inst_hier_path": "rv_system/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "NutShell_0_io_mem": {
            "interface_ports": [
              "io_mem",
              "NutShell_0/io_mem"
            ]
          },
          "NutShell_0_io_mmio": {
            "interface_ports": [
              "io_mmio",
              "NutShell_0/io_mmio"
            ]
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "NutShell_0/io_frontend_awvalid",
              "NutShell_0/io_frontend_awid",
              "NutShell_0/io_frontend_awuser",
              "NutShell_0/io_frontend_awlock",
              "NutShell_0/io_frontend_wvalid",
              "NutShell_0/io_frontend_wlast",
              "NutShell_0/io_frontend_bready",
              "NutShell_0/io_frontend_arvalid",
              "NutShell_0/io_frontend_arid",
              "NutShell_0/io_frontend_aruser",
              "NutShell_0/io_frontend_arlock",
              "NutShell_0/io_frontend_rready"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "NutShell_0/io_frontend_awaddr",
              "NutShell_0/io_frontend_araddr"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "NutShell_0/io_frontend_awlen",
              "NutShell_0/io_frontend_wstrb",
              "NutShell_0/io_frontend_arlen"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "NutShell_0/io_frontend_awprot",
              "NutShell_0/io_frontend_awsize",
              "NutShell_0/io_frontend_arprot",
              "NutShell_0/io_frontend_arsize"
            ]
          },
          "xlconstant_4_dout": {
            "ports": [
              "xlconstant_4/dout",
              "NutShell_0/io_frontend_awburst",
              "NutShell_0/io_frontend_arburst"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "NutShell_0/io_frontend_awcache",
              "NutShell_0/io_frontend_awqos",
              "NutShell_0/io_frontend_arcache",
              "NutShell_0/io_frontend_arqos"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "NutShell_0/io_frontend_wdata"
            ]
          },
          "c_shift_ram_0_Q": {
            "ports": [
              "c_shift_ram_0/Q",
              "system_ila_2/probe1",
              "system_ila_0/probe6",
              "NutShell_0/reset"
            ]
          },
          "corerstn_1": {
            "ports": [
              "corerstn",
              "c_shift_ram_1/D",
              "system_ila_2/probe0"
            ]
          },
          "io_meip_1": {
            "ports": [
              "io_meip",
              "NutShell_0/io_meip"
            ]
          },
          "NutShell_0_io_ila_InstrCnt": {
            "ports": [
              "NutShell_0/io_ila_InstrCnt",
              "system_ila_0/probe5"
            ]
          },
          "NutShell_0_io_ila_WBUrfData": {
            "ports": [
              "NutShell_0/io_ila_WBUrfData",
              "system_ila_0/probe4"
            ]
          },
          "NutShell_0_io_ila_WBUrfDest": {
            "ports": [
              "NutShell_0/io_ila_WBUrfDest",
              "system_ila_0/probe3"
            ]
          },
          "NutShell_0_io_ila_WBUrfWen": {
            "ports": [
              "NutShell_0/io_ila_WBUrfWen",
              "system_ila_0/probe2"
            ]
          },
          "NutShell_0_io_ila_WBUvalid": {
            "ports": [
              "NutShell_0/io_ila_WBUvalid",
              "system_ila_0/probe1"
            ]
          },
          "NutShell_0_io_ila_WBUpc": {
            "ports": [
              "NutShell_0/io_ila_WBUpc",
              "system_ila_0/probe0"
            ]
          },
          "coreclk_1": {
            "ports": [
              "coreclk",
              "c_shift_ram_1/CLK",
              "c_shift_ram_0/CLK",
              "system_ila_0/clk",
              "system_ila_2/clk",
              "NutShell_0/clock"
            ]
          },
          "c_shift_ram_1_Q": {
            "ports": [
              "c_shift_ram_1/Q",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "c_shift_ram_0/D"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_top_clk_wiz_0_1",
        "xci_path": "ip/system_top_clk_wiz_0_1/system_top_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_300mhz_clk1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_top_proc_sys_reset_0_0",
        "xci_path": "ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "system_top_ddr4_0_0",
        "xci_path": "ip/system_top_ddr4_0_0/system_top_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_300mhz_clk0"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c0"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register"
                }
              }
            }
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_top_axi_gpio_0_1",
        "xci_path": "ip/system_top_axi_gpio_0_1/system_top_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_top_axi_uartlite_0_0",
        "xci_path": "ip/system_top_axi_uartlite_0_0/system_top_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "rs232_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_top_axi_interconnect_0_1/system_top_axi_interconnect_0_1.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "system_top_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_top_xbar_1",
            "xci_path": "ip/system_top_xbar_1/system_top_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S02_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_us_0",
                "xci_path": "ip/system_top_auto_us_0/system_top_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_us_1",
                "xci_path": "ip/system_top_auto_us_1/system_top_auto_us_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_us_2",
                "xci_path": "ip/system_top_auto_us_2/system_top_auto_us_2.xci",
                "inst_hier_path": "axi_interconnect_0/s02_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s02_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "system_top_auto_cc_0",
                "xci_path": "ip/system_top_auto_cc_0/system_top_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_ds_0",
                "xci_path": "ip/system_top_auto_ds_0/system_top_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_top_auto_pc_0",
                "xci_path": "ip/system_top_auto_pc_0/system_top_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_ds_1",
                "xci_path": "ip/system_top_auto_ds_1/system_top_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_top_auto_pc_1",
                "xci_path": "ip/system_top_auto_pc_1/system_top_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "system_top_auto_cc_1",
                "xci_path": "ip/system_top_auto_cc_1/system_top_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "system_top_auto_ds_2",
                "xci_path": "ip/system_top_auto_ds_2/system_top_auto_ds_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_top_auto_pc_2",
                "xci_path": "ip/system_top_auto_pc_2/system_top_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_ddr4_0_333M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_top_rst_ddr4_0_333M_0",
        "xci_path": "ip/system_top_rst_ddr4_0_333M_0/system_top_rst_ddr4_0_333M_0.xci",
        "inst_hier_path": "rst_ddr4_0_333M"
      },
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "system_top_jtag_axi_0_0",
        "xci_path": "ip/system_top_jtag_axi_0_0/system_top_jtag_axi_0_0.xci",
        "inst_hier_path": "jtag_axi_0",
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_top_xlconcat_0_0",
        "xci_path": "ip/system_top_xlconcat_0_0/system_top_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          },
          "dout_width": {
            "value": "3"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "system_top_vio_0_0",
        "xci_path": "ip/system_top_vio_0_0/system_top_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_top_proc_sys_reset_1_0",
        "xci_path": "ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "xlconstant_7": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_top_xlconstant_7_0",
        "xci_path": "ip/system_top_xlconstant_7_0/system_top_xlconstant_7_0.xci",
        "inst_hier_path": "xlconstant_7"
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "system_top_system_ila_1_0",
        "xci_path": "ip/system_top_system_ila_1_0/system_top_system_ila_1_0.xci",
        "inst_hier_path": "system_ila_1",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE6_WIDTH": {
            "value": "1"
          },
          "C_PROBE7_WIDTH": {
            "value": "1"
          },
          "C_PROBE_WIDTH_PROPAGATION": {
            "value": "MANUAL"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "ddr4_0/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "rv_system_io_mmio": {
        "interface_ports": [
          "rv_system/io_mmio",
          "axi_interconnect_0/S01_AXI",
          "system_ila_1/SLOT_1_AXI"
        ]
      },
      "default_300mhz_clk1_1": {
        "interface_ports": [
          "default_300mhz_clk1",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "rv_system_io_mem": {
        "interface_ports": [
          "rv_system/io_mem",
          "axi_interconnect_0/S00_AXI",
          "system_ila_1/SLOT_0_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "default_300mhz_clk0_1": {
        "interface_ports": [
          "default_300mhz_clk0",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "rs232_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c0_0",
          "ddr4_0/C0_DDR4"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "axi_interconnect_0/S02_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "rv_system/coreclk",
          "axi_interconnect_0/S00_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "jtag_axi_0/aclk",
          "axi_interconnect_0/S02_ACLK",
          "vio_0/clk",
          "proc_sys_reset_1/slowest_sync_clk",
          "system_ila_1/clk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "jtag_axi_0/aresetn",
          "axi_interconnect_0/S02_ARESETN",
          "system_ila_1/resetn"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_interconnect_0/M00_ACLK",
          "rst_ddr4_0_333M/slowest_sync_clk",
          "axi_interconnect_0/M03_ACLK"
        ]
      },
      "rst_ddr4_0_333M_peripheral_aresetn": {
        "ports": [
          "rst_ddr4_0_333M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "ddr4_0/c0_ddr4_aresetn",
          "axi_interconnect_0/M03_ARESETN"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In0"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "rst_ddr4_0_333M/ext_reset_in"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "rv_system/io_meip"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "proc_sys_reset_1_mb_reset": {
        "ports": [
          "proc_sys_reset_1/mb_reset",
          "ddr4_0/sys_rst"
        ]
      },
      "xlconstant_7_dout": {
        "ports": [
          "xlconstant_7/dout",
          "xlconcat_0/In2"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "proc_sys_reset_0/aux_reset_in",
          "rv_system/corerstn"
        ]
      }
    },
    "addressing": {
      "/rv_system/NutShell_0": {
        "address_spaces": {
          "io_mem": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x40700000",
                "range": "1M"
              }
            }
          },
          "io_mmio": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x40700000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x40700000",
                "range": "1M"
              }
            }
          }
        }
      }
    }
  }
}