.data

.data
# Allocated labels for virtual registers
label_17_v8:
.space 4
label_6_v2:
.space 4
label_18_v7:
.space 4
label_16_v6:
.space 4
label_8_v1:
.space 4
label_13_v4:
.space 4
label_11_v3:
.space 4
label_5_v0:
.space 4
label_12_v5:
.space 4

.text
label_0_main:
# Original instruction: li v0,3
li $t5,3
la $t0,label_5_v0
sw $t5,0($t0)
# Original instruction: li v2,1
li $t5,1
la $t0,label_6_v2
sw $t5,0($t0)
# Original instruction: add v1,v0,v2
la $t5,label_5_v0
lw $t5,0($t5)
la $t4,label_6_v2
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_8_v1
sw $t3,0($t0)
# Original instruction: beq v1,$zero,label_2_
la $t5,label_8_v1
lw $t5,0($t5)
beq $t5,$zero,label_2_
# Original instruction: li v3,49
li $t5,49
la $t0,label_11_v3
sw $t5,0($t0)
# Original instruction: li v5,51
li $t5,51
la $t0,label_12_v5
sw $t5,0($t0)
# Original instruction: add v4,v3,v5
la $t5,label_11_v3
lw $t5,0($t5)
la $t4,label_12_v5
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_13_v4
sw $t3,0($t0)
# Original instruction: j label_1_
j label_1_
label_2_:
# Original instruction: li v6,1863
li $t5,1863
la $t0,label_16_v6
sw $t5,0($t0)
# Original instruction: li v8,1864
li $t5,1864
la $t0,label_17_v8
sw $t5,0($t0)
# Original instruction: add v7,v6,v8
la $t5,label_16_v6
lw $t5,0($t5)
la $t4,label_17_v8
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_18_v7
sw $t3,0($t0)
label_1_:

.data
# Allocated labels for virtual registers

.text

.data
# Allocated labels for virtual registers

.text

.data
# Allocated labels for virtual registers

.text

.data
# Allocated labels for virtual registers

.text

.data
# Allocated labels for virtual registers

.text

.data
# Allocated labels for virtual registers

.text

