Christoph Albrecht , Bernhard Korte , JÃ¼rgen Schietke , Jens Vygen, Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip, Discrete Applied Mathematics, v.123 n.1-3, p.103-127, 15 November 2002[doi>10.1016/S0166-218X(01)00339-0]
Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Todd Austin , Valeria Bertacco , David Blaauw , Trevor Mudge, Opportunities and challenges for better than worst-case design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120878]
Naga Durga Prasad Avirneni , Arun Somani, Low Overhead Soft Error Mitigation Techniques for High-Performance and Aggressive Designs, IEEE Transactions on Computers, v.61 n.4, p.488-501, April 2012[doi>10.1109/TC.2011.31]
K. A. Bowman, J. W. Tschanz, N. S. Kim, J. C. Lee, C. B. Wilkerson, S. L. Lu, T. Karnik, and V. K. De. 2009a. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. IEEE J. Solid-State Circuits 44, 1 (2009), 49--63.
Keith Bowman , James Tschanz , Chris Wilkerson , Shih-Lien Lu , Tanay Karnik , Vivek De , Shekhar Borkar, Circuit techniques for dynamic variation tolerance, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629915]
V. Chandra (ARM) and M. Choudhury (IBM). 2014. Personal communication. (June 2014).
C.-H. Chen, Y. Tao, and Z. Zhang. 2013. Efficient in situ error detection enabling diverse path coverage. In Proceedings of the IEEE International Symposium on Circuits and Systems. 773--776.
Hu Chen , Sanghamitra Roy , Koushik Chakraborty, DARP: dynamically adaptable resilient pipeline design in microprocessors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Mihir Choudhury , Vikas Chandra , Kartik Mohanram , Robert Aitken, TIMBER: time borrowing and error relaying for online timing error resilience, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Mihir R. Choudhury , Kartik Mohanram, Masking timing errors on speed-paths in logic circuits, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
J. Cong, H. Duwe, R. Kumar, and S. Li. 2014. Better-than-worst-case design: Progress and opportunities. J. Comput. Sci. Technol. 29, 4 (2014), 656--663.
S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. 2006. A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid-State Circuits 41, 4 (2006), 792--804.
S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. Razor II: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circuits 41, 1 (2009), 32--48.
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
S. Fabrie. 2014. NXP Semiconductors. Personal communication. (May--July 2014).
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. M. Harris, D. Blaauw, and D. Sylvester. 2013. Bubble razor: Eliminating timing margins in an ARM cortex-M3 processor in 45 nm CMOS using architecturally independent error detection and correction. IEEE J. Solid-State Circuits 48, 1 (2013), 66--81.
S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]
Brian Greskamp , Josep Torrellas, Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.213-224, September 15-19, 2007[doi>10.1109/PACT.2007.52]
B. Greskamp, L. Wan, U. R. Karpuzcu, J. J. Cook, J. Torrellas, D. Chen, and C. Zilles. 2009. BlueShift: Designing processors for timing speculation from the ground up. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 213--224.
Andrew B. Kahng , Seokhyeong Kang , Rakesh Kumar , John Sartori, Recovery-driven design: a power minimization methodology for error-tolerant processor modules, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837481]
Andrew B. Kahng , Seokhyeong Kang , Rakesh Kumar , John Sartori, Slack redistribution for graceful degradation under voltage overscaling, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Andrew B. Kahng , Seokhyeong Kang , Jiajia Li, A new methodology for reduced cost of resilience, Proceedings of the 24th edition of the great lakes symposium on VLSI, May 21-23, 2014, Houston, Texas, USA[doi>10.1145/2591513.2591600]
S. Kim, I. Kwon, D. Fick, M. Kim, Y.-P. Chen, and D. Sylvester. 2013. Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 264--265.
Yuxi Liu , Rong Ye , Feng Yuan , Rakesh Kumar , Qiang Xu, On logic synthesis for timing speculation, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429512]
Yuxi Liu , Feng Yuan , Qiang Xu, Re-synthesis for cost-efficient circuit-level timing speculation, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024760]
Viswanathan Subramanian , Arun K. Somani, Conjoined Pipeline: Enhancing Hardware Reliability and Performance through Organized Pipeline Redundancy, Proceedings of the 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing, p.9-16, December 15-17, 2008[doi>10.1109/PRDC.2008.54]
Lu Wan , Deming Chen, DynaTune: circuit-level optimization for timing speculation considering dynamic path behavior, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687430]
Kai-Chiang Wu , Diana Marculescu, Clock skew scheduling for soft-error-tolerant sequential circuits, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yu-Ming Yang , Iris Hui-Ru Jiang , Sung-Ting Ho, PushPull: short path padding for timing error resilient circuits, Proceedings of the 2013 ACM international symposium on International symposium on physical design, March 24-27, 2013, Stateline, Nevada, USA[doi>10.1145/2451916.2451928]
Rong Ye , Feng Yuan , Qiang Xu, Online clock skew tuning for timing speculation, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Rong Ye , Feng Yuan , Hai Zhou , Qiang Xu, Clock skew scheduling for timing speculation, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
N. E. Young, R. E. Tarjan, and J. B. Orlin. 1991. Faster parametric shortest path and minimum balance algorithms. Networks 21, 2 (1991), 205--221.
Feng Yuan , Qiang Xu, InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488959]
Guowei Zhang , Peter A. Beerel, Stochastic analysis of Bubble Razor, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
