Classic Timing Analyzer report for step
Wed Jan 29 14:24:01 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'p11:inst1|altpll:altpll_component|_clk0'
  7. Clock Hold: 'p11:inst1|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack     ; Required Time                    ; Actual Time                                    ; From                        ; To                          ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; N/A       ; None                             ; 8.372 ns                                       ; pin_name8                   ; stepper_ctrl:inst|motor2[1] ; --                                      ; pin_name                                ; 0            ;
; Worst-case tco                                         ; N/A       ; None                             ; 8.023 ns                                       ; stepper_ctrl:inst|motor2[1] ; pin_name4                   ; pin_name                                ; --                                      ; 0            ;
; Worst-case th                                          ; N/A       ; None                             ; -6.727 ns                                      ; pin_name8                   ; stepper_ctrl:inst|switched  ; --                                      ; pin_name                                ; 0            ;
; Clock Setup: 'p11:inst1|altpll:altpll_component|_clk0' ; 18.172 ns ; 50.00 MHz ( period = 20.000 ns ) ; Restricted to 402.58 MHz ( period = 2.484 ns ) ; stepper_ctrl:inst|switched  ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'p11:inst1|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                                            ; stepper_ctrl:inst|motor2[1] ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                           ;           ;                                  ;                                                ;                             ;                             ;                                         ;                                         ; 0            ;
+--------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; p11:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; pin_name ; 1                     ; 1                   ; -2.243 ns ;              ;
; pin_name                                ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'p11:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                        ;
+-----------+-----------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                        ; To                          ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 18.172 ns ; Restricted to 402.58 MHz ( period = 2.48 ns ) ; stepper_ctrl:inst|switched  ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 1.564 ns                ;
; 18.172 ns ; Restricted to 402.58 MHz ( period = 2.48 ns ) ; stepper_ctrl:inst|switched  ; stepper_ctrl:inst|motor2[0] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 1.564 ns                ;
; 18.516 ns ; Restricted to 402.58 MHz ( period = 2.48 ns ) ; stepper_ctrl:inst|motor2[0] ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 1.220 ns                ;
; 18.993 ns ; Restricted to 402.58 MHz ( period = 2.48 ns ) ; stepper_ctrl:inst|motor2[1] ; stepper_ctrl:inst|motor2[0] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 0.743 ns                ;
; 19.235 ns ; Restricted to 402.58 MHz ( period = 2.48 ns ) ; stepper_ctrl:inst|motor2[1] ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.736 ns                 ; 0.501 ns                ;
+-----------+-----------------------------------------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'p11:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                              ;
+---------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                        ; To                          ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns      ; stepper_ctrl:inst|motor2[1] ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.741 ns      ; stepper_ctrl:inst|motor2[1] ; stepper_ctrl:inst|motor2[0] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 1.218 ns      ; stepper_ctrl:inst|motor2[0] ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.562 ns      ; stepper_ctrl:inst|switched  ; stepper_ctrl:inst|motor2[1] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.562 ns      ; stepper_ctrl:inst|switched  ; stepper_ctrl:inst|motor2[0] ; p11:inst1|altpll:altpll_component|_clk0 ; p11:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
+---------------+-----------------------------+-----------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                          ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------+----------+
; N/A   ; None         ; 8.372 ns   ; pin_name8 ; stepper_ctrl:inst|motor2[0] ; pin_name ;
; N/A   ; None         ; 8.372 ns   ; pin_name8 ; stepper_ctrl:inst|motor2[1] ; pin_name ;
; N/A   ; None         ; 6.993 ns   ; pin_name8 ; stepper_ctrl:inst|switched  ; pin_name ;
+-------+--------------+------------+-----------+-----------------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------+------------+------------+
; N/A   ; None         ; 8.023 ns   ; stepper_ctrl:inst|motor2[1] ; pin_name4  ; pin_name   ;
; N/A   ; None         ; 7.425 ns   ; stepper_ctrl:inst|motor2[1] ; pin_name11 ; pin_name   ;
; N/A   ; None         ; 7.020 ns   ; stepper_ctrl:inst|motor2[1] ; pin_name12 ; pin_name   ;
; N/A   ; None         ; 7.006 ns   ; stepper_ctrl:inst|motor2[0] ; pin_name10 ; pin_name   ;
; N/A   ; None         ; 6.626 ns   ; stepper_ctrl:inst|motor2[0] ; pin_name13 ; pin_name   ;
; N/A   ; None         ; 6.116 ns   ; stepper_ctrl:inst|motor2[0] ; pin_name5  ; pin_name   ;
; N/A   ; None         ; 5.730 ns   ; stepper_ctrl:inst|motor2[0] ; pin_name2  ; pin_name   ;
; N/A   ; None         ; 5.122 ns   ; stepper_ctrl:inst|motor2[1] ; pin_name3  ; pin_name   ;
+-------+--------------+------------+-----------------------------+------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                          ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+
; N/A           ; None        ; -6.727 ns ; pin_name8 ; stepper_ctrl:inst|switched  ; pin_name ;
; N/A           ; None        ; -8.106 ns ; pin_name8 ; stepper_ctrl:inst|motor2[0] ; pin_name ;
; N/A           ; None        ; -8.106 ns ; pin_name8 ; stepper_ctrl:inst|motor2[1] ; pin_name ;
+---------------+-------------+-----------+-----------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 29 14:24:01 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 18.172 ns for clock "p11:inst1|altpll:altpll_component|_clk0" between source register "stepper_ctrl:inst|switched" and destination register "stepper_ctrl:inst|motor2[1]"
    Info: Fmax is restricted to 402.58 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 19.736 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 17.757 ns
                Info: Clock period of Destination clock "p11:inst1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.243 ns
                Info: Clock period of Source clock "p11:inst1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to destination register is 2.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
                Info: Total cell delay = 0.666 ns ( 28.27 % )
                Info: Total interconnect delay = 1.690 ns ( 71.73 % )
            Info: - Longest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to source register is 2.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst|switched'
                Info: Total cell delay = 0.666 ns ( 28.27 % )
                Info: Total interconnect delay = 1.690 ns ( 71.73 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst|switched'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'stepper_ctrl:inst|process_0~0'
        Info: 3: + IC(0.316 ns) + CELL(0.855 ns) = 1.564 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
        Info: Total cell delay = 1.248 ns ( 79.80 % )
        Info: Total interconnect delay = 0.316 ns ( 20.20 % )
Info: No valid register-to-register data paths exist for clock "pin_name"
Info: Minimum slack time is 499 ps for clock "p11:inst1|altpll:altpll_component|_clk0" between source register "stepper_ctrl:inst|motor2[1]" and destination register "stepper_ctrl:inst|motor2[1]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y13_N18; Fanout = 1; COMB Node = 'stepper_ctrl:inst|motors~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.243 ns
                Info: Clock period of Destination clock "p11:inst1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.243 ns
                Info: Clock period of Source clock "p11:inst1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to destination register is 2.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
                Info: Total cell delay = 0.666 ns ( 28.27 % )
                Info: Total interconnect delay = 1.690 ns ( 71.73 % )
            Info: - Shortest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to source register is 2.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
                Info: Total cell delay = 0.666 ns ( 28.27 % )
                Info: Total interconnect delay = 1.690 ns ( 71.73 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "stepper_ctrl:inst|motor2[0]" (data pin = "pin_name8", clock pin = "pin_name") is 8.372 ns
    Info: + Longest pin to register delay is 8.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_121; Fanout = 2; PIN Node = 'pin_name8'
        Info: 2: + IC(5.763 ns) + CELL(0.647 ns) = 7.354 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 2; COMB Node = 'stepper_ctrl:inst|process_0~0'
        Info: 3: + IC(0.316 ns) + CELL(0.855 ns) = 8.525 ns; Loc. = LCFF_X18_Y13_N17; Fanout = 5; REG Node = 'stepper_ctrl:inst|motor2[0]'
        Info: Total cell delay = 2.446 ns ( 28.69 % )
        Info: Total interconnect delay = 6.079 ns ( 71.31 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Offset between input clock "pin_name" and output clock "p11:inst1|altpll:altpll_component|_clk0" is -2.243 ns
    Info: - Shortest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to destination register is 2.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N17; Fanout = 5; REG Node = 'stepper_ctrl:inst|motor2[0]'
        Info: Total cell delay = 0.666 ns ( 28.27 % )
        Info: Total interconnect delay = 1.690 ns ( 71.73 % )
Info: tco from clock "pin_name" to destination pin "pin_name4" through register "stepper_ctrl:inst|motor2[1]" is 8.023 ns
    Info: + Offset between input clock "pin_name" and output clock "p11:inst1|altpll:altpll_component|_clk0" is -2.243 ns
    Info: + Longest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to source register is 2.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
        Info: Total cell delay = 0.666 ns ( 28.27 % )
        Info: Total interconnect delay = 1.690 ns ( 71.73 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N19; Fanout = 6; REG Node = 'stepper_ctrl:inst|motor2[1]'
        Info: 2: + IC(4.370 ns) + CELL(3.236 ns) = 7.606 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'pin_name4'
        Info: Total cell delay = 3.236 ns ( 42.55 % )
        Info: Total interconnect delay = 4.370 ns ( 57.45 % )
Info: th for register "stepper_ctrl:inst|switched" (data pin = "pin_name8", clock pin = "pin_name") is -6.727 ns
    Info: + Offset between input clock "pin_name" and output clock "p11:inst1|altpll:altpll_component|_clk0" is -2.243 ns
    Info: + Longest clock path from clock "p11:inst1|altpll:altpll_component|_clk0" to destination register is 2.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'p11:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.356 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst|switched'
        Info: Total cell delay = 0.666 ns ( 28.27 % )
        Info: Total interconnect delay = 1.690 ns ( 71.73 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.146 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_121; Fanout = 2; PIN Node = 'pin_name8'
        Info: 2: + IC(5.742 ns) + CELL(0.460 ns) = 7.146 ns; Loc. = LCFF_X18_Y13_N29; Fanout = 1; REG Node = 'stepper_ctrl:inst|switched'
        Info: Total cell delay = 1.404 ns ( 19.65 % )
        Info: Total interconnect delay = 5.742 ns ( 80.35 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Jan 29 14:24:01 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


