// Seed: 914516374
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  wire  id_3;
  logic id_4;
  for (id_5 = id_1; 1; id_5 = 1) logic id_6, id_7[-1 'b0 : 1];
  parameter id_8 = -1'b0;
  logic id_9 = 1;
  assign id_9 = id_8;
  assign id_2 = 1;
  generate
    assign id_7 = id_2;
  endgenerate
  assign id_2 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (id_1);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
endmodule
