--- 

+++ 

@@ -28,7 +28,7 @@

   reg [DATA_WIDTH+2-1:0] mem [2**ADDR_WIDTH-1:0];
   reg output_read = 1'b0;
   reg output_axis_tvalid_reg = 1'b0;
-  wire [DATA_WIDTH+2-1:0] data_in = { input_axis_tlast, input_axis_tdata };
+  wire [DATA_WIDTH+2-1:0] data_in = { ~input_axis_tlast, input_axis_tdata };
   wire full = (wr_ptr[ADDR_WIDTH] != rd_ptr[ADDR_WIDTH]) && (wr_ptr[ADDR_WIDTH-1:0] == rd_ptr[ADDR_WIDTH-1:0]);
   wire empty = wr_ptr == rd_ptr;
   wire full_cur = (wr_ptr[ADDR_WIDTH] != wr_ptr_cur[ADDR_WIDTH]) && (wr_ptr[ADDR_WIDTH-1:0] == wr_ptr_cur[ADDR_WIDTH-1:0]);