VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {uart_top}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {PVT Mode} {max}
  {Tree Type} {balanced_tree}
  {Process} {1.0}
  {Voltage} {0.9}
  {Temperature} {125.0}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {Genus(TM) Synthesis Solution v18.10-p003_1}
  {DATE} {Wed Nov 30 13:53:41 +0530 2022}
END_BANNER

PATH 1
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.793000000000001}
    {=} {Slack Time} {2.539}
  END_SLK_CLC
  SLK 2.539

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.539} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.539} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.539} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.539} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.670} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.670} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g593} {B} {^} {Y} {v} {} {NOR2X1} {0.181} {0.000} {0.123} {} {6.312} {8.851} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_19} {} {0.000} {0.000} {0.123} {0.003} {6.312} {8.851} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g574} {B0} {v} {Y} {^} {} {OAI21X1} {0.104} {0.000} {0.144} {} {6.416} {8.955} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_26} {} {0.000} {0.000} {0.144} {0.002} {6.416} {8.955} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g560} {A1} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.190} {} {6.623} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_31} {} {0.000} {0.000} {0.190} {0.002} {6.623} {9.162} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g555} {B} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.127} {} {6.793} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_34} {} {0.000} {0.000} {0.127} {0.002} {6.793} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.539} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.539} {} {} {}
  END_CAP_CLK_PATH

END_PATH 1

PATH 2
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.793000000000001}
    {=} {Slack Time} {2.539}
  END_SLK_CLC
  SLK 2.539

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.539} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.539} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.539} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.539} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.670} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.670} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g593} {B} {^} {Y} {v} {} {NOR2X1} {0.181} {0.000} {0.123} {} {6.312} {8.851} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_19} {} {0.000} {0.000} {0.123} {0.003} {6.312} {8.851} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g574} {B0} {v} {Y} {^} {} {OAI21X1} {0.104} {0.000} {0.144} {} {6.416} {8.955} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_26} {} {0.000} {0.000} {0.144} {0.002} {6.416} {8.955} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g560} {A1} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.190} {} {6.623} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_31} {} {0.000} {0.000} {0.190} {0.002} {6.623} {9.162} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g555} {B} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.127} {} {6.793} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_34} {} {0.000} {0.000} {0.127} {0.002} {6.793} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.539} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.539} {} {} {}
  END_CAP_CLK_PATH

END_PATH 2

PATH 3
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.135}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.365}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.667}
    {=} {Slack Time} {2.698}
  END_SLK_CLC
  SLK 2.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.698} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.698} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.698} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.838} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.838} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g950} {A} {^} {Y} {v} {} {INVX1} {0.174} {0.000} {0.097} {} {6.314} {9.012} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_6} {} {0.000} {0.000} {0.097} {0.002} {6.314} {9.012} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943} {B0} {v} {Y} {^} {} {OAI21X1} {0.087} {0.000} {0.130} {} {6.401} {9.099} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_13} {} {0.000} {0.000} {0.130} {0.002} {6.401} {9.099} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g932} {A0} {^} {Y} {^} {} {AO22X1} {0.266} {0.000} {0.062} {} {6.667} {9.365} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_22} {} {0.000} {0.000} {0.062} {0.002} {6.667} {9.365} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.698} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 3

PATH 4
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.135}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.365}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.667}
    {=} {Slack Time} {2.698}
  END_SLK_CLC
  SLK 2.698

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.698} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.698} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.698} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.698} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.838} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.838} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g950} {A} {^} {Y} {v} {} {INVX1} {0.174} {0.000} {0.097} {} {6.314} {9.012} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_6} {} {0.000} {0.000} {0.097} {0.002} {6.314} {9.012} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g943} {B0} {v} {Y} {^} {} {OAI21X1} {0.087} {0.000} {0.130} {} {6.401} {9.099} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_13} {} {0.000} {0.000} {0.130} {0.002} {6.401} {9.099} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g932} {A0} {^} {Y} {^} {} {AO22X1} {0.266} {0.000} {0.062} {} {6.667} {9.365} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_22} {} {0.000} {0.000} {0.062} {0.002} {6.667} {9.365} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.698} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.698} {} {} {}
  END_CAP_CLK_PATH

END_PATH 4

PATH 5
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.339}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.620000000000001}
    {=} {Slack Time} {2.719}
  END_SLK_CLC
  SLK 2.719

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.719} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.719} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.719} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.719} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.850} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.850} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g593} {B} {^} {Y} {v} {} {NOR2X1} {0.181} {0.000} {0.123} {} {6.312} {9.031} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_19} {} {0.000} {0.000} {0.123} {0.003} {6.312} {9.031} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g563} {B} {v} {Y} {v} {} {MX2X1} {0.202} {0.000} {0.069} {} {6.515} {9.234} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_28} {} {0.000} {0.000} {0.069} {0.002} {6.515} {9.234} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g559} {B} {v} {Y} {^} {} {NOR2X1} {0.105} {0.000} {0.114} {} {6.620} {9.339} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_32} {} {0.000} {0.000} {0.114} {0.002} {6.620} {9.339} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.719} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.719} {} {} {}
  END_CAP_CLK_PATH

END_PATH 5

PATH 6
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.161}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.339}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.620000000000001}
    {=} {Slack Time} {2.719}
  END_SLK_CLC
  SLK 2.719

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.719} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.719} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.719} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.719} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.850} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.850} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g593} {B} {^} {Y} {v} {} {NOR2X1} {0.181} {0.000} {0.123} {} {6.312} {9.031} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_19} {} {0.000} {0.000} {0.123} {0.003} {6.312} {9.031} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g563} {B} {v} {Y} {v} {} {MX2X1} {0.202} {0.000} {0.069} {} {6.515} {9.234} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_28} {} {0.000} {0.000} {0.069} {0.002} {6.515} {9.234} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g559} {B} {v} {Y} {^} {} {NOR2X1} {0.105} {0.000} {0.114} {} {6.620} {9.339} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_32} {} {0.000} {0.000} {0.114} {0.002} {6.620} {9.339} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.719} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.719} {} {} {}
  END_CAP_CLK_PATH

END_PATH 6

PATH 7
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {^} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g945} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_11} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g937} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_18} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 7

PATH 8
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {^} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g948} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_8} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g941} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_15} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 8

PATH 9
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {^} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g946} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_10} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g936} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_19} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 9

PATH 10
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {^} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g947} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_9} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g935} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_20} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 10

PATH 11
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {^} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g945} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_11} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g937} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_18} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 11

PATH 12
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {^} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g948} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_8} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g941} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_15} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 12

PATH 13
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {^} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g946} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_10} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g936} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_19} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 13

PATH 14
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.61}
    {=} {Slack Time} {2.742}
  END_SLK_CLC
  SLK 2.742

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.742} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {^} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.742} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.742} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g955} {A} {^} {Y} {^} {} {AND2X1} {0.212} {0.000} {0.211} {} {6.212} {8.954} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_2} {} {0.000} {0.000} {0.211} {0.009} {6.212} {8.954} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g947} {A1} {^} {Y} {v} {} {AOI22X1} {0.247} {0.000} {0.201} {} {6.459} {9.201} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_9} {} {0.000} {0.000} {0.201} {0.002} {6.459} {9.201} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g935} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.151} {0.000} {0.088} {} {6.610} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_20} {} {0.000} {0.000} {0.088} {0.002} {6.610} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.742} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.742} {} {} {}
  END_CAP_CLK_PATH

END_PATH 14

PATH 15
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_14} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g933} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_21} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 15

PATH 16
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g939} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_17} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g930} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_24} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 16

PATH 17
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g940} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_16} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g931} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_23} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 17

PATH 18
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g942} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_14} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g933} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_21} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 18

PATH 19
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g939} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_17} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g930} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_24} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 19

PATH 20
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.148}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.352}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.557}
    {=} {Slack Time} {2.795}
  END_SLK_CLC
  SLK 2.795

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.795} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {8.795} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {8.795} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2} {B} {v} {Y} {^} {} {NOR2BX2} {0.140} {0.000} {0.231} {} {6.140} {8.935} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_0} {} {0.000} {0.000} {0.231} {0.009} {6.140} {8.935} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g940} {A0} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.196} {} {6.408} {9.204} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_16} {} {0.000} {0.000} {0.196} {0.002} {6.408} {9.204} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g931} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.148} {0.000} {0.087} {} {6.557} {9.352} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_23} {} {0.000} {0.000} {0.087} {0.002} {6.557} {9.352} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.795} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.795} {} {} {}
  END_CAP_CLK_PATH

END_PATH 20

PATH 21
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.515}
    {=} {Slack Time} {2.819}
  END_SLK_CLC
  SLK 2.819

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.819} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.819} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.819} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.819} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.950} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.950} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g573} {A1} {^} {Y} {v} {} {AOI21X1} {0.225} {0.000} {0.166} {} {6.357} {9.176} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_27} {} {0.000} {0.000} {0.166} {0.002} {6.357} {9.176} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g561} {B} {v} {Y} {^} {} {NOR2X1} {0.158} {0.000} {0.124} {} {6.515} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_30} {} {0.000} {0.000} {0.124} {0.002} {6.515} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.819} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.819} {} {} {}
  END_CAP_CLK_PATH

END_PATH 21

PATH 22
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.515}
    {=} {Slack Time} {2.819}
  END_SLK_CLC
  SLK 2.819

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.819} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.819} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.819} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.819} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.950} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.950} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g573} {A1} {^} {Y} {v} {} {AOI21X1} {0.225} {0.000} {0.166} {} {6.357} {9.176} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_27} {} {0.000} {0.000} {0.166} {0.002} {6.357} {9.176} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g561} {B} {v} {Y} {^} {} {NOR2X1} {0.158} {0.000} {0.124} {} {6.515} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_30} {} {0.000} {0.000} {0.124} {0.002} {6.515} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.819} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.819} {} {} {}
  END_CAP_CLK_PATH

END_PATH 22

PATH 23
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.5120000000000005}
    {=} {Slack Time} {2.820}
  END_SLK_CLC
  SLK 2.820

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.820} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.820} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.820} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.820} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.952} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g562} {B1} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.189} {} {6.342} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_29} {} {0.000} {0.000} {0.189} {0.002} {6.342} {9.162} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g557} {B} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.127} {} {6.512} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_33} {} {0.000} {0.000} {0.127} {0.002} {6.512} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.820} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.820} {} {} {}
  END_CAP_CLK_PATH

END_PATH 23

PATH 24
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.5120000000000005}
    {=} {Slack Time} {2.820}
  END_SLK_CLC
  SLK 2.820

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.820} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.820} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.820} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.820} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g598} {B} {v} {Y} {^} {} {NOR2BX1} {0.132} {0.000} {0.216} {} {6.131} {8.952} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_12} {} {0.000} {0.000} {0.216} {0.004} {6.131} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g562} {B1} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.189} {} {6.342} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_29} {} {0.000} {0.000} {0.189} {0.002} {6.342} {9.162} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g557} {B} {v} {Y} {^} {} {NOR2X1} {0.171} {0.000} {0.127} {} {6.512} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_33} {} {0.000} {0.000} {0.127} {0.002} {6.512} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.820} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.820} {} {} {}
  END_CAP_CLK_PATH

END_PATH 24

PATH 25
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g603} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_4} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g591} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_15} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 25

PATH 26
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g602} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_5} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g590} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_16} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 26

PATH 27
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g601} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_6} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g589} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_17} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 27

PATH 28
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g600} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_7} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g588} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_18} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 28

PATH 29
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g596} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_8} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g587} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_20} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 29

PATH 30
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g594} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_10} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g586} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_21} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 30

PATH 31
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g604} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_3} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g592} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_14} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 31

PATH 32
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g603} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_4} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g591} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_15} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 32

PATH 33
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g602} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_5} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g590} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_16} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 33

PATH 34
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g601} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_6} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g589} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_17} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 34

PATH 35
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g600} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_7} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g588} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_18} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 35

PATH 36
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g596} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_8} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g587} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_20} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 36

PATH 37
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g594} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_10} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g586} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_21} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 37

PATH 38
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g604} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.250} {} {6.171} {9.122} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_3} {} {0.000} {0.000} {0.250} {0.002} {6.171} {9.122} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g592} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_14} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 38

PATH 39
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_b} {v} {} {} {rx_data_rd_enable_in_b} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_b} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g595} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.249} {} {6.171} {9.123} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_9} {} {0.000} {0.000} {0.249} {0.002} {6.171} {9.123} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g585} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_22} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 39

PATH 40
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {rx_data_rd_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.174}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.326}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.3740000000000006}
    {=} {Slack Time} {2.952}
  END_SLK_CLC
  SLK 2.952

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {8.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {8.952} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rx_data_rd_enable_in_a} {v} {} {} {rx_data_rd_enable_in_a} {} {} {} {0.000} {0.011} {6.000} {8.952} {} {9} {}
    NET {} {} {} {} {} {rx_data_rd_enable_in_a} {} {0.000} {0.000} {0.000} {0.011} {6.000} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g595} {S0} {v} {Y} {v} {} {MXI2XL} {0.171} {0.000} {0.249} {} {6.171} {9.123} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_9} {} {0.000} {0.000} {0.249} {0.002} {6.171} {9.123} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g585} {B} {v} {Y} {^} {} {NOR2X1} {0.203} {0.000} {0.134} {} {6.374} {9.326} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_22} {} {0.000} {0.000} {0.134} {0.002} {6.374} {9.326} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-2.952} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-2.952} {} {} {}
  END_CAP_CLK_PATH

END_PATH 40

PATH 41
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_stop_bit_error_b} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_60} {} {0.000} {0.000} {0.035} {0.005} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/drc_bufs2621} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.493} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 41

PATH 42
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {tx_busy_out_b} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_79} {} {0.000} {0.000} {0.035} {0.005} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/drc_bufs2126} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.493} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 42

PATH 43
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_stop_bit_error_a} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_60} {} {0.000} {0.000} {0.035} {0.005} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/drc_bufs2621} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.493} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 43

PATH 44
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {tx_busy_out_a} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_79} {} {0.000} {0.000} {0.035} {0.005} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/drc_bufs2126} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.493} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 44

PATH 45
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parity_error_b} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_61} {} {0.000} {0.000} {0.035} {0.004} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/drc_bufs2618} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 45

PATH 46
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parity_error_a} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4940000000000002}
    {=} {Slack Time} {3.006}
  END_SLK_CLC
  SLK 3.006

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.006} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.006} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {CK} {^} {Q} {v} {} {DFFHQX8} {0.261} {0.000} {0.035} {} {0.261} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_61} {} {0.000} {0.000} {0.035} {0.004} {0.261} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/drc_bufs2618} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error} {} {0.001} {0.000} {0.298} {0.202} {0.494} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.994} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.994} {} {} {}
  END_CAP_CLK_PATH

END_PATH 46

PATH 47
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[0]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_36} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs619} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[0]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 47

PATH 48
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[1]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_37} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs622} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[1]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 48

PATH 49
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[2]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_39} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs625} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[2]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 49

PATH 50
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[3]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_40} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs628} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[3]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 50

PATH 51
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[4]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_41} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs616} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[4]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 51

PATH 52
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[5]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_42} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs631} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[5]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 52

PATH 53
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[6]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_43} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs613} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[6]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 53

PATH 54
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_b[7]} {} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {Q} {DFFHQX8} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_44} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs610} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[7]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 54

PATH 55
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[0]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_36} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs619} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[0]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 55

PATH 56
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[1]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_37} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs622} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[1]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 56

PATH 57
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[2]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_39} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs625} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[2]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 57

PATH 58
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[3]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_40} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs628} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[3]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 58

PATH 59
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[4]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_41} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs616} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[4]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 59

PATH 60
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[5]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[5]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_42} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs631} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[5]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 60

PATH 61
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[6]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[6]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_43} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs613} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[6]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 61

PATH 62
  VIEW default
  CHECK_TYPE {External Delay Assertion}
  REF {} {}
  ENDPT {} {rx_parallel_data_out_a[7]} {} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {Q} {DFFHQX8} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {6.000}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {3.500}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4929999999999999}
    {=} {Slack Time} {3.007}
  END_SLK_CLC
  SLK 3.007

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.007} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.007} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[7]} {CK} {^} {Q} {v} {} {DFFHQX8} {0.260} {0.000} {0.035} {} {0.260} {3.267} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_44} {} {0.000} {0.000} {0.035} {0.004} {0.260} {3.267} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_bufs610} {A} {v} {Y} {v} {} {CLKBUFX20} {0.232} {0.000} {0.298} {} {0.492} {3.499} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/data_parallel_out[7]} {} {0.001} {0.000} {0.298} {0.202} {0.493} {3.500} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {2.993} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {2.993} {} {} {}
  END_CAP_CLK_PATH

END_PATH 62

PATH 63
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3]} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.089}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.411}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.22}
    {=} {Slack Time} {3.191}
  END_SLK_CLC
  SLK 3.191

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.191} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.191} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.191} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.191} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g909} {D} {v} {Y} {v} {} {OR4X1} {0.221} {0.000} {0.082} {} {6.221} {9.411} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_36} {} {0.000} {0.000} {0.082} {0.002} {6.221} {9.411} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.191} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.191} {} {} {}
  END_CAP_CLK_PATH

END_PATH 63

PATH 64
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[3]} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.089}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.411}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.22}
    {=} {Slack Time} {3.191}
  END_SLK_CLC
  SLK 3.191

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.191} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.191} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.191} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.191} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g909} {D} {v} {Y} {v} {} {OR4X1} {0.221} {0.000} {0.082} {} {6.221} {9.411} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_36} {} {0.000} {0.000} {0.082} {0.002} {6.221} {9.411} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.191} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.191} {} {} {}
  END_CAP_CLK_PATH

END_PATH 64

PATH 65
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.108}
    {=} {Slack Time} {3.197}
  END_SLK_CLC
  SLK 3.197

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.197} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.197} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.197} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.197} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g923} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.181} {} {6.109} {9.306} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_28} {} {0.000} {0.000} {0.181} {0.002} {6.109} {9.306} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.197} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.197} {} {} {}
  END_CAP_CLK_PATH

END_PATH 65

PATH 66
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.108}
    {=} {Slack Time} {3.197}
  END_SLK_CLC
  SLK 3.197

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.197} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.197} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.197} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.197} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g912} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.181} {} {6.109} {9.306} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_34} {} {0.000} {0.000} {0.181} {0.002} {6.109} {9.306} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.197} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.197} {} {} {}
  END_CAP_CLK_PATH

END_PATH 66

PATH 67
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.108}
    {=} {Slack Time} {3.197}
  END_SLK_CLC
  SLK 3.197

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.197} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.197} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.197} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.197} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g923} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.181} {} {6.109} {9.306} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_28} {} {0.000} {0.000} {0.181} {0.002} {6.109} {9.306} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.197} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.197} {} {} {}
  END_CAP_CLK_PATH

END_PATH 67

PATH 68
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.108}
    {=} {Slack Time} {3.197}
  END_SLK_CLC
  SLK 3.197

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.197} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.197} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.197} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.197} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g912} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.181} {} {6.109} {9.306} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_34} {} {0.000} {0.000} {0.181} {0.002} {6.109} {9.306} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.197} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.197} {} {} {}
  END_CAP_CLK_PATH

END_PATH 68

PATH 69
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.307}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.109}
    {=} {Slack Time} {3.198}
  END_SLK_CLC
  SLK 3.198

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.198} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.198} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.198} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.198} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g916} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.178} {} {6.109} {9.307} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_31} {} {0.000} {0.000} {0.178} {0.002} {6.109} {9.307} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.198} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.198} {} {} {}
  END_CAP_CLK_PATH

END_PATH 69

PATH 70
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.307}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.109}
    {=} {Slack Time} {3.198}
  END_SLK_CLC
  SLK 3.198

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.198} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.198} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {v} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.198} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.198} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g908} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.178} {} {6.109} {9.307} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_37} {} {0.000} {0.000} {0.178} {0.002} {6.109} {9.307} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.198} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.198} {} {} {}
  END_CAP_CLK_PATH

END_PATH 70

PATH 71
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.307}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.109}
    {=} {Slack Time} {3.198}
  END_SLK_CLC
  SLK 3.198

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.198} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.198} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.198} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.198} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g916} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.178} {} {6.109} {9.307} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_31} {} {0.000} {0.000} {0.178} {0.002} {6.109} {9.307} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.198} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.198} {} {} {}
  END_CAP_CLK_PATH

END_PATH 71

PATH 72
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.193}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.307}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.109}
    {=} {Slack Time} {3.198}
  END_SLK_CLC
  SLK 3.198

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.198} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.198} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {v} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.198} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.198} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g908} {C} {v} {Y} {^} {} {NOR3X1} {0.109} {0.000} {0.178} {} {6.109} {9.307} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_37} {} {0.000} {0.000} {0.178} {0.002} {6.109} {9.307} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.198} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.198} {} {} {}
  END_CAP_CLK_PATH

END_PATH 72

PATH 73
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_b} {} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.105}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.395}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.0}
    {=} {Slack Time} {3.395}
  END_SLK_CLC
  SLK 3.395

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {6.000} {9.395} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.395} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_b} {^} {} {} {tx_data_wr_enable_in_b} {} {} {} {0.000} {0.010} {6.000} {9.395} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_b} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.395} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-3.395} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.395} {} {} {}
  END_CAP_CLK_PATH

END_PATH 73

PATH 74
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/delay_data_parallel_wr_enable_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {} {tx_data_wr_enable_in_a} {} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.105}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.395}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {6.0}
    {=} {Slack Time} {3.395}
  END_SLK_CLC
  SLK 3.395

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {6.000}
    {=} {Beginpoint Arrival Time} {6.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {6.000} {9.395} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {6.000} {9.395} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {tx_data_wr_enable_in_a} {^} {} {} {tx_data_wr_enable_in_a} {} {} {} {0.000} {0.010} {6.000} {9.395} {} {8} {}
    NET {} {} {} {} {} {tx_data_wr_enable_in_a} {} {0.000} {0.000} {0.000} {0.010} {6.000} {9.395} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-3.395} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-3.395} {} {} {}
  END_CAP_CLK_PATH

END_PATH 74

PATH 75
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9049999999999994}
    {=} {Slack Time} {7.397}
  END_SLK_CLC
  SLK 7.397

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.397} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.397} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {7.629} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {7.629} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {7.801} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {7.801} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {7.956} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {7.956} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.145} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.145} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.321} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.321} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1058} {D} {v} {Y} {v} {} {OR4X1} {0.301} {0.000} {0.082} {} {1.225} {8.623} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_11} {} {0.000} {0.000} {0.082} {0.002} {1.225} {8.623} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1047} {D} {v} {Y} {^} {} {NOR4BX1} {0.195} {0.000} {0.266} {} {1.420} {8.818} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.266} {0.002} {1.420} {8.818} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1044} {A1} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.200} {} {1.695} {9.092} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_22} {} {0.000} {0.000} {0.200} {0.002} {1.695} {9.092} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1039} {C} {v} {Y} {^} {} {NOR3BX1} {0.210} {0.000} {0.188} {} {1.905} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_28} {} {0.000} {0.000} {0.188} {0.002} {1.905} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.397} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.397} {} {} {}
  END_CAP_CLK_PATH

END_PATH 75

PATH 76
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.9049999999999994}
    {=} {Slack Time} {7.397}
  END_SLK_CLC
  SLK 7.397

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.397} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.397} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {7.629} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {7.629} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {7.801} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {7.801} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {7.956} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {7.956} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.145} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.145} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.321} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.321} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1058} {D} {v} {Y} {v} {} {OR4X1} {0.301} {0.000} {0.082} {} {1.225} {8.623} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_11} {} {0.000} {0.000} {0.082} {0.002} {1.225} {8.623} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1047} {D} {v} {Y} {^} {} {NOR4BX1} {0.195} {0.000} {0.266} {} {1.420} {8.818} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.266} {0.002} {1.420} {8.818} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1044} {A1} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.200} {} {1.695} {9.092} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_22} {} {0.000} {0.000} {0.200} {0.002} {1.695} {9.092} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1039} {C} {v} {Y} {^} {} {NOR3BX1} {0.210} {0.000} {0.188} {} {1.905} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_28} {} {0.000} {0.000} {0.188} {0.002} {1.905} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.397} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.397} {} {} {}
  END_CAP_CLK_PATH

END_PATH 76

PATH 77
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.862}
    {=} {Slack Time} {7.468}
  END_SLK_CLC
  SLK 7.468

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.468} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.468} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.742} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.742} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {7.975} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {7.975} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.099} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.099} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.265} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.265} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.463} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.463} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.726} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.726} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/drc_bufs1028} {A} {v} {Y} {^} {} {INVX1} {0.185} {0.000} {0.094} {} {1.443} {8.911} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.094} {0.002} {1.443} {8.911} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g995} {A2} {^} {Y} {v} {} {AOI31X1} {0.221} {0.000} {0.240} {} {1.663} {9.132} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_27} {} {0.000} {0.000} {0.240} {0.002} {1.663} {9.132} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g991} {B} {v} {Y} {^} {} {NOR2X1} {0.198} {0.000} {0.133} {} {1.862} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_32} {} {0.000} {0.000} {0.133} {0.002} {1.862} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.468} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.468} {} {} {}
  END_CAP_CLK_PATH

END_PATH 77

PATH 78
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.862}
    {=} {Slack Time} {7.468}
  END_SLK_CLC
  SLK 7.468

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.468} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.468} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.742} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.742} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {7.975} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {7.975} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.099} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.099} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.265} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.265} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.463} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.463} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.726} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.726} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/drc_bufs1028} {A} {v} {Y} {^} {} {INVX1} {0.185} {0.000} {0.094} {} {1.443} {8.911} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.094} {0.002} {1.443} {8.911} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g995} {A2} {^} {Y} {v} {} {AOI31X1} {0.221} {0.000} {0.240} {} {1.663} {9.132} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_27} {} {0.000} {0.000} {0.240} {0.002} {1.663} {9.132} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g991} {B} {v} {Y} {^} {} {NOR2X1} {0.198} {0.000} {0.133} {} {1.862} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_32} {} {0.000} {0.000} {0.133} {0.002} {1.862} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.468} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.468} {} {} {}
  END_CAP_CLK_PATH

END_PATH 78

PATH 79
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8209999999999997}
    {=} {Slack Time} {7.484}
  END_SLK_CLC
  SLK 7.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.484} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.735} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.735} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {7.946} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {7.946} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.104} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.104} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.309} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.309} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.504} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.504} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {CO} {^} {} {ADDHX1} {0.191} {0.000} {0.053} {} {1.210} {8.695} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.053} {0.002} {1.210} {8.695} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g992} {A} {^} {Y} {^} {} {AND2X1} {0.153} {0.000} {0.061} {} {1.364} {8.848} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.061} {0.002} {1.364} {8.848} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g984} {B} {^} {CO} {^} {} {ADDHX1} {0.155} {0.000} {0.057} {} {1.519} {9.003} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_35} {} {0.000} {0.000} {0.057} {0.002} {1.519} {9.003} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g983} {B} {^} {Y} {v} {} {XNOR2X1} {0.160} {0.000} {0.065} {} {1.679} {9.163} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_37} {} {0.000} {0.000} {0.065} {0.002} {1.679} {9.163} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g980} {C} {v} {Y} {^} {} {NOR3X1} {0.142} {0.000} {0.182} {} {1.821} {9.305} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_39} {} {0.000} {0.000} {0.182} {0.002} {1.821} {9.305} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.484} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.484} {} {} {}
  END_CAP_CLK_PATH

END_PATH 79

PATH 80
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.8209999999999997}
    {=} {Slack Time} {7.484}
  END_SLK_CLC
  SLK 7.484

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.484} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.484} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.735} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.735} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {7.946} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {7.946} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.104} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.104} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.309} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.309} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.504} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.504} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {CO} {^} {} {ADDHX1} {0.191} {0.000} {0.053} {} {1.210} {8.695} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.053} {0.002} {1.210} {8.695} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g992} {A} {^} {Y} {^} {} {AND2X1} {0.153} {0.000} {0.061} {} {1.364} {8.848} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.061} {0.002} {1.364} {8.848} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g984} {B} {^} {CO} {^} {} {ADDHX1} {0.155} {0.000} {0.057} {} {1.519} {9.003} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_35} {} {0.000} {0.000} {0.057} {0.002} {1.519} {9.003} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g983} {B} {^} {Y} {v} {} {XNOR2X1} {0.160} {0.000} {0.065} {} {1.679} {9.163} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_37} {} {0.000} {0.000} {0.065} {0.002} {1.679} {9.163} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g980} {C} {v} {Y} {^} {} {NOR3X1} {0.142} {0.000} {0.182} {} {1.821} {9.305} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_39} {} {0.000} {0.000} {0.182} {0.002} {1.821} {9.305} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.484} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.484} {} {} {}
  END_CAP_CLK_PATH

END_PATH 80

PATH 81
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7410000000000005}
    {=} {Slack Time} {7.562}
  END_SLK_CLC
  SLK 7.562

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.562} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.813} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.813} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.024} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.024} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.182} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.182} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.387} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.387} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.582} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.582} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {CO} {^} {} {ADDHX1} {0.191} {0.000} {0.053} {} {1.210} {8.773} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.053} {0.002} {1.210} {8.773} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g992} {A} {^} {Y} {^} {} {AND2X1} {0.153} {0.000} {0.061} {} {1.364} {8.926} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.061} {0.002} {1.364} {8.926} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g984} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.534} {9.096} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_36} {} {0.000} {0.000} {0.056} {0.002} {1.534} {9.096} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g982} {AN} {^} {Y} {^} {} {NOR3BX1} {0.207} {0.000} {0.187} {} {1.740} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_38} {} {0.000} {0.000} {0.187} {0.002} {1.740} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.562} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.562} {} {} {}
  END_CAP_CLK_PATH

END_PATH 81

PATH 82
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7410000000000005}
    {=} {Slack Time} {7.562}
  END_SLK_CLC
  SLK 7.562

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.562} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.562} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.813} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.813} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.024} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.024} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.182} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.182} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.387} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.387} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.582} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.582} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {CO} {^} {} {ADDHX1} {0.191} {0.000} {0.053} {} {1.210} {8.773} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.053} {0.002} {1.210} {8.773} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g992} {A} {^} {Y} {^} {} {AND2X1} {0.153} {0.000} {0.061} {} {1.364} {8.926} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.061} {0.002} {1.364} {8.926} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g984} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.534} {9.096} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_36} {} {0.000} {0.000} {0.056} {0.002} {1.534} {9.096} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g982} {AN} {^} {Y} {^} {} {NOR3BX1} {0.207} {0.000} {0.187} {} {1.740} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_38} {} {0.000} {0.000} {0.187} {0.002} {1.740} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.562} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.562} {} {} {}
  END_CAP_CLK_PATH

END_PATH 82

PATH 83
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.158}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.342}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7700000000000005}
    {=} {Slack Time} {7.572}
  END_SLK_CLC
  SLK 7.572

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.572} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.572} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.846} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.846} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.079} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.079} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.203} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.203} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.369} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.369} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.567} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.567} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.830} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.830} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g996} {A2} {v} {Y} {^} {} {OAI32X1} {0.278} {0.000} {0.244} {} {1.536} {9.108} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_26} {} {0.000} {0.000} {0.244} {0.002} {1.536} {9.108} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g989} {AN} {^} {Y} {^} {} {NOR2BX1} {0.234} {0.000} {0.108} {} {1.770} {9.342} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_33} {} {0.000} {0.000} {0.108} {0.002} {1.770} {9.342} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.572} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.572} {} {} {}
  END_CAP_CLK_PATH

END_PATH 83

PATH 84
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.158}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.342}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7700000000000005}
    {=} {Slack Time} {7.572}
  END_SLK_CLC
  SLK 7.572

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.572} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.572} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.846} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.846} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.079} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.079} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.203} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.203} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.369} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.369} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.567} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.567} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.830} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.830} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g996} {A2} {v} {Y} {^} {} {OAI32X1} {0.278} {0.000} {0.244} {} {1.536} {9.108} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_26} {} {0.000} {0.000} {0.244} {0.002} {1.536} {9.108} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g989} {AN} {^} {Y} {^} {} {NOR2BX1} {0.234} {0.000} {0.108} {} {1.770} {9.342} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_33} {} {0.000} {0.000} {0.108} {0.002} {1.770} {9.342} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.572} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.572} {} {} {}
  END_CAP_CLK_PATH

END_PATH 84

PATH 85
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {D} {DFFQXL} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6790000000000003}
    {=} {Slack Time} {7.622}
  END_SLK_CLC
  SLK 7.622

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.622} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.872} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.872} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.084} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.241} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.241} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.410} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.410} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.573} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.573} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.771} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.771} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {1.307} {8.928} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.061} {0.002} {1.307} {8.928} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1030} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.477} {9.098} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_34} {} {0.000} {0.000} {0.056} {0.002} {1.477} {9.098} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1028} {AN} {^} {Y} {^} {} {NOR3BX1} {0.203} {0.000} {0.182} {} {1.680} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_36} {} {0.000} {0.000} {0.182} {0.002} {1.680} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.622} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.622} {} {} {}
  END_CAP_CLK_PATH

END_PATH 85

PATH 86
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[8]} {D} {DFFQXL} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6790000000000003}
    {=} {Slack Time} {7.622}
  END_SLK_CLC
  SLK 7.622

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.622} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.872} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.872} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.084} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.241} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.241} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.410} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.410} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.573} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.573} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.771} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.771} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {1.307} {8.928} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.061} {0.002} {1.307} {8.928} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1030} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.477} {9.098} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_34} {} {0.000} {0.000} {0.056} {0.002} {1.477} {9.098} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1028} {AN} {^} {Y} {^} {} {NOR3BX1} {0.203} {0.000} {0.182} {} {1.680} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_36} {} {0.000} {0.000} {0.182} {0.002} {1.680} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.622} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.622} {} {} {}
  END_CAP_CLK_PATH

END_PATH 86

PATH 87
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6829999999999998}
    {=} {Slack Time} {7.622}
  END_SLK_CLC
  SLK 7.622

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.622} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.873} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.873} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.084} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.242} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.242} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.411} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.411} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.574} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.574} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.772} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.772} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {1.307} {8.929} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.061} {0.002} {1.307} {8.929} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1030} {B} {^} {CO} {^} {} {ADDHX1} {0.155} {0.000} {0.057} {} {1.462} {9.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_33} {} {0.000} {0.000} {0.057} {0.002} {1.462} {9.084} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1029} {B} {^} {Y} {v} {} {NOR2X1} {0.072} {0.000} {0.078} {} {1.534} {9.156} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_35} {} {0.000} {0.000} {0.078} {0.002} {1.534} {9.156} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1027} {C} {v} {Y} {^} {} {NOR3X1} {0.148} {0.000} {0.183} {} {1.682} {9.305} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_37} {} {0.000} {0.000} {0.183} {0.002} {1.682} {9.305} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.622} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.622} {} {} {}
  END_CAP_CLK_PATH

END_PATH 87

PATH 88
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[9]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.195}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.305}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6829999999999998}
    {=} {Slack Time} {7.622}
  END_SLK_CLC
  SLK 7.622

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.622} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.622} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {7.873} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {7.873} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.084} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.242} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.242} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.411} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.411} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.574} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.574} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.772} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.772} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {1.307} {8.929} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.061} {0.002} {1.307} {8.929} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1030} {B} {^} {CO} {^} {} {ADDHX1} {0.155} {0.000} {0.057} {} {1.462} {9.084} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_33} {} {0.000} {0.000} {0.057} {0.002} {1.462} {9.084} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1029} {B} {^} {Y} {v} {} {NOR2X1} {0.072} {0.000} {0.078} {} {1.534} {9.156} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_35} {} {0.000} {0.000} {0.078} {0.002} {1.534} {9.156} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1027} {C} {v} {Y} {^} {} {NOR3X1} {0.148} {0.000} {0.183} {} {1.682} {9.305} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_37} {} {0.000} {0.000} {0.183} {0.002} {1.682} {9.305} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.622} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.622} {} {} {}
  END_CAP_CLK_PATH

END_PATH 88

PATH 89
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.158}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.342}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7090000000000005}
    {=} {Slack Time} {7.633}
  END_SLK_CLC
  SLK 7.633

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.633} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.633} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.907} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.907} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.140} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.140} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.264} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.264} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.430} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.430} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.628} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.628} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.891} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.891} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g999} {B1} {v} {Y} {^} {} {OAI32X1} {0.219} {0.000} {0.240} {} {1.477} {9.110} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_24} {} {0.000} {0.000} {0.240} {0.002} {1.477} {9.110} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g994} {AN} {^} {Y} {^} {} {NOR2BX1} {0.232} {0.000} {0.108} {} {1.708} {9.342} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_28} {} {0.000} {0.000} {0.108} {0.002} {1.708} {9.342} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.633} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.633} {} {} {}
  END_CAP_CLK_PATH

END_PATH 89

PATH 90
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.158}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.342}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.7090000000000005}
    {=} {Slack Time} {7.633}
  END_SLK_CLC
  SLK 7.633

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.633} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.633} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {7.907} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {7.907} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.140} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.140} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.264} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.264} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.430} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.430} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.628} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.628} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1004} {B} {^} {Y} {v} {} {NAND2X1} {0.263} {0.000} {0.271} {} {1.258} {8.891} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_21} {} {0.000} {0.000} {0.271} {0.004} {1.258} {8.891} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g999} {B1} {v} {Y} {^} {} {OAI32X1} {0.219} {0.000} {0.240} {} {1.477} {9.110} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_24} {} {0.000} {0.000} {0.240} {0.002} {1.477} {9.110} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g994} {AN} {^} {Y} {^} {} {NOR2BX1} {0.232} {0.000} {0.108} {} {1.708} {9.342} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_28} {} {0.000} {0.000} {0.108} {0.002} {1.708} {9.342} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.633} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.633} {} {} {}
  END_CAP_CLK_PATH

END_PATH 90

PATH 91
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5730000000000004}
    {=} {Slack Time} {7.757}
  END_SLK_CLC
  SLK 7.757

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.757} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.757} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.004} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.004} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.258} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.258} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.413} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.413} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.581} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.581} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2092} {A} {v} {Y} {v} {} {MX2X1} {0.219} {0.000} {0.104} {} {1.043} {8.800} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_32} {} {0.000} {0.000} {0.104} {0.003} {1.043} {8.800} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2089} {A} {v} {Y} {^} {} {INVX1} {0.088} {0.000} {0.062} {} {1.131} {8.887} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_33} {} {0.000} {0.000} {0.062} {0.002} {1.131} {8.887} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2068} {A1} {^} {Y} {^} {} {OA21X1} {0.170} {0.000} {0.059} {} {1.301} {9.058} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_53} {} {0.000} {0.000} {0.059} {0.002} {1.301} {9.058} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2065} {B0} {^} {Y} {v} {} {AOI31X1} {0.073} {0.000} {0.241} {} {1.374} {9.131} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_56} {} {0.000} {0.000} {0.241} {0.002} {1.374} {9.131} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2052} {B} {v} {Y} {^} {} {NOR2X1} {0.199} {0.000} {0.133} {} {1.573} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_68} {} {0.000} {0.000} {0.133} {0.002} {1.573} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.757} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.757} {} {} {}
  END_CAP_CLK_PATH

END_PATH 91

PATH 92
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5730000000000004}
    {=} {Slack Time} {7.757}
  END_SLK_CLC
  SLK 7.757

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.757} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.757} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.004} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.004} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.258} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.258} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.413} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.413} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.581} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.581} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2092} {A} {v} {Y} {v} {} {MX2X1} {0.219} {0.000} {0.104} {} {1.043} {8.800} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_32} {} {0.000} {0.000} {0.104} {0.003} {1.043} {8.800} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2089} {A} {v} {Y} {^} {} {INVX1} {0.088} {0.000} {0.062} {} {1.131} {8.887} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_33} {} {0.000} {0.000} {0.062} {0.002} {1.131} {8.887} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2068} {A1} {^} {Y} {^} {} {OA21X1} {0.170} {0.000} {0.059} {} {1.301} {9.058} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_53} {} {0.000} {0.000} {0.059} {0.002} {1.301} {9.058} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2065} {B0} {^} {Y} {v} {} {AOI31X1} {0.073} {0.000} {0.241} {} {1.374} {9.131} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_56} {} {0.000} {0.000} {0.241} {0.002} {1.374} {9.131} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2052} {B} {v} {Y} {^} {} {NOR2X1} {0.199} {0.000} {0.133} {} {1.573} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_68} {} {0.000} {0.000} {0.133} {0.002} {1.573} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.757} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.757} {} {} {}
  END_CAP_CLK_PATH

END_PATH 92

PATH 93
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {D} {DFFQXL} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5220000000000002}
    {=} {Slack Time} {7.779}
  END_SLK_CLC
  SLK 7.779

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.779} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {8.030} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {8.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.241} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.241} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.399} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.399} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.567} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.567} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.730} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.730} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.928} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.928} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.319} {9.098} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.056} {0.002} {1.319} {9.098} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1032} {AN} {^} {Y} {^} {} {NOR3BX1} {0.203} {0.000} {0.182} {} {1.522} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_32} {} {0.000} {0.000} {0.182} {0.002} {1.522} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.779} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.779} {} {} {}
  END_CAP_CLK_PATH

END_PATH 93

PATH 94
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[7]} {D} {DFFQXL} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5220000000000002}
    {=} {Slack Time} {7.779}
  END_SLK_CLC
  SLK 7.779

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.779} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.779} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {8.030} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {8.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1062} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.241} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.241} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1060} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.399} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_8} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.399} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1053} {B} {^} {CO} {^} {} {ADDHX1} {0.169} {0.000} {0.082} {} {0.788} {8.567} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.082} {0.003} {0.788} {8.567} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1051} {AN} {^} {Y} {^} {} {NOR2BX1} {0.163} {0.000} {0.147} {} {0.951} {8.730} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.147} {0.002} {0.951} {8.730} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1043} {B} {^} {CO} {^} {} {ADDHX1} {0.198} {0.000} {0.062} {} {1.149} {8.928} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_23} {} {0.000} {0.000} {0.062} {0.002} {1.149} {8.928} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1034} {B} {^} {S} {^} {} {ADDHX1} {0.170} {0.000} {0.056} {} {1.319} {9.098} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_31} {} {0.000} {0.000} {0.056} {0.002} {1.319} {9.098} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1032} {AN} {^} {Y} {^} {} {NOR3BX1} {0.203} {0.000} {0.182} {} {1.522} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_32} {} {0.000} {0.000} {0.182} {0.002} {1.522} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.779} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.779} {} {} {}
  END_CAP_CLK_PATH

END_PATH 94

PATH 95
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.548000000000001}
    {=} {Slack Time} {7.784}
  END_SLK_CLC
  SLK 7.784

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.784} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.784} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.249} {0.000} {0.118} {} {0.249} {8.032} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[6]} {} {0.000} {0.000} {0.118} {0.004} {0.249} {8.032} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g482} {A} {v} {Y} {^} {} {INVX1} {0.110} {0.000} {0.089} {} {0.358} {8.142} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_91} {} {0.000} {0.000} {0.089} {0.003} {0.358} {8.142} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1031} {AN} {^} {Y} {^} {} {NOR4BX1} {0.296} {0.000} {0.248} {} {0.655} {8.438} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_96} {} {0.000} {0.000} {0.248} {0.002} {0.655} {8.438} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g3} {A} {^} {Y} {v} {} {INVXL} {0.222} {0.000} {0.136} {} {0.877} {8.660} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_97} {} {0.000} {0.000} {0.136} {0.002} {0.877} {8.660} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1013} {D} {v} {Y} {^} {} {NOR4BBX1} {0.220} {0.000} {0.267} {} {1.097} {8.880} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_12} {} {0.000} {0.000} {0.267} {0.002} {1.097} {8.880} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1010} {A1} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.200} {} {1.372} {9.155} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_15} {} {0.000} {0.000} {0.200} {0.002} {1.372} {9.155} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1008} {B} {v} {Y} {^} {} {NOR2X1} {0.176} {0.000} {0.128} {} {1.548} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.128} {0.002} {1.548} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.784} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.784} {} {} {}
  END_CAP_CLK_PATH

END_PATH 95

PATH 96
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.548000000000001}
    {=} {Slack Time} {7.784}
  END_SLK_CLC
  SLK 7.784

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.784} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.784} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.249} {0.000} {0.118} {} {0.249} {8.032} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[6]} {} {0.000} {0.000} {0.118} {0.004} {0.249} {8.032} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g482} {A} {v} {Y} {^} {} {INVX1} {0.110} {0.000} {0.089} {} {0.358} {8.142} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_91} {} {0.000} {0.000} {0.089} {0.003} {0.358} {8.142} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1031} {AN} {^} {Y} {^} {} {NOR4BX1} {0.296} {0.000} {0.248} {} {0.655} {8.438} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_96} {} {0.000} {0.000} {0.248} {0.002} {0.655} {8.438} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g3} {A} {^} {Y} {v} {} {INVXL} {0.222} {0.000} {0.136} {} {0.877} {8.660} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_97} {} {0.000} {0.000} {0.136} {0.002} {0.877} {8.660} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1013} {D} {v} {Y} {^} {} {NOR4BBX1} {0.220} {0.000} {0.267} {} {1.097} {8.880} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_12} {} {0.000} {0.000} {0.267} {0.002} {1.097} {8.880} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1010} {A1} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.200} {} {1.372} {9.155} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_15} {} {0.000} {0.000} {0.200} {0.002} {1.372} {9.155} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1008} {B} {v} {Y} {^} {} {NOR2X1} {0.176} {0.000} {0.128} {} {1.548} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_17} {} {0.000} {0.000} {0.128} {0.002} {1.548} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.784} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.784} {} {} {}
  END_CAP_CLK_PATH

END_PATH 96

PATH 97
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5300000000000011}
    {=} {Slack Time} {7.802}
  END_SLK_CLC
  SLK 7.802

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.802} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.802} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.050} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.050} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.304} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.304} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.458} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.458} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.626} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.626} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2092} {A} {v} {Y} {v} {} {MX2X1} {0.219} {0.000} {0.104} {} {1.043} {8.845} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_32} {} {0.000} {0.000} {0.104} {0.003} {1.043} {8.845} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2071} {C} {v} {Y} {^} {} {NAND3X2} {0.086} {0.000} {0.088} {} {1.129} {8.931} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_54} {} {0.000} {0.000} {0.088} {0.003} {1.129} {8.931} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2067} {A} {^} {Y} {v} {} {INVX1} {0.087} {0.000} {0.069} {} {1.216} {9.018} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_55} {} {0.000} {0.000} {0.069} {0.002} {1.216} {9.018} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2057} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.154} {0.000} {0.148} {} {1.369} {9.172} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_64} {} {0.000} {0.000} {0.148} {0.002} {1.369} {9.172} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2041} {A1} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.128} {} {1.530} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_76} {} {0.000} {0.000} {0.128} {0.002} {1.530} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.802} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.802} {} {} {}
  END_CAP_CLK_PATH

END_PATH 97

PATH 98
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5300000000000011}
    {=} {Slack Time} {7.802}
  END_SLK_CLC
  SLK 7.802

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.802} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.802} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.050} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.050} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.304} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.304} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.458} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.458} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.626} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.626} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2092} {A} {v} {Y} {v} {} {MX2X1} {0.219} {0.000} {0.104} {} {1.043} {8.845} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_32} {} {0.000} {0.000} {0.104} {0.003} {1.043} {8.845} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2071} {C} {v} {Y} {^} {} {NAND3X2} {0.086} {0.000} {0.088} {} {1.129} {8.931} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_54} {} {0.000} {0.000} {0.088} {0.003} {1.129} {8.931} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2067} {A} {^} {Y} {v} {} {INVX1} {0.087} {0.000} {0.069} {} {1.216} {9.018} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_55} {} {0.000} {0.000} {0.069} {0.002} {1.216} {9.018} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2057} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.154} {0.000} {0.148} {} {1.369} {9.172} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_64} {} {0.000} {0.000} {0.148} {0.002} {1.369} {9.172} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2041} {A1} {v} {Y} {^} {} {AOI21X1} {0.161} {0.000} {0.128} {} {1.530} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_76} {} {0.000} {0.000} {0.128} {0.002} {1.530} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.802} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.802} {} {} {}
  END_CAP_CLK_PATH

END_PATH 98

PATH 99
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/parity_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/parity_reg} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.084}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.416}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6130000000000004}
    {=} {Slack Time} {7.803}
  END_SLK_CLC
  SLK 7.803

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.803} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.803} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.103} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.103} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.367} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.367} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2113} {A} {v} {Y} {^} {} {INVX1} {0.126} {0.000} {0.097} {} {0.690} {8.493} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_6} {} {0.000} {0.000} {0.097} {0.003} {0.690} {8.493} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2080} {A1} {^} {Y} {v} {} {OAI211X1} {0.218} {0.000} {0.244} {} {0.908} {8.711} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_41} {} {0.000} {0.000} {0.244} {0.002} {0.908} {8.711} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2066} {C} {v} {Y} {v} {} {OR3X1} {0.280} {0.000} {0.101} {} {1.189} {8.991} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_59} {} {0.000} {0.000} {0.101} {0.003} {1.189} {8.991} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2056} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.129} {0.000} {0.110} {} {1.318} {9.120} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_65} {} {0.000} {0.000} {0.110} {0.002} {1.318} {9.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2044} {B} {^} {Y} {^} {} {MX2X1} {0.223} {0.000} {0.060} {} {1.540} {9.343} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_73} {} {0.000} {0.000} {0.060} {0.002} {1.540} {9.343} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2035} {B} {^} {Y} {v} {} {NOR2X1} {0.073} {0.000} {0.070} {} {1.614} {9.416} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_78} {} {0.000} {0.000} {0.070} {0.002} {1.614} {9.416} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.803} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.803} {} {} {}
  END_CAP_CLK_PATH

END_PATH 99

PATH 100
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/parity_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/parity_reg} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.084}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.416}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.6130000000000004}
    {=} {Slack Time} {7.803}
  END_SLK_CLC
  SLK 7.803

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.803} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.803} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.103} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.103} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.367} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.367} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2113} {A} {v} {Y} {^} {} {INVX1} {0.126} {0.000} {0.097} {} {0.690} {8.493} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_6} {} {0.000} {0.000} {0.097} {0.003} {0.690} {8.493} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2080} {A1} {^} {Y} {v} {} {OAI211X1} {0.218} {0.000} {0.244} {} {0.908} {8.711} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_41} {} {0.000} {0.000} {0.244} {0.002} {0.908} {8.711} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2066} {C} {v} {Y} {v} {} {OR3X1} {0.280} {0.000} {0.101} {} {1.189} {8.991} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_59} {} {0.000} {0.000} {0.101} {0.003} {1.189} {8.991} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2056} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.129} {0.000} {0.110} {} {1.318} {9.120} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_65} {} {0.000} {0.000} {0.110} {0.002} {1.318} {9.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2044} {B} {^} {Y} {^} {} {MX2X1} {0.223} {0.000} {0.060} {} {1.540} {9.343} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_73} {} {0.000} {0.000} {0.060} {0.002} {1.540} {9.343} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2035} {B} {^} {Y} {v} {} {NOR2X1} {0.073} {0.000} {0.070} {} {1.614} {9.416} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_78} {} {0.000} {0.000} {0.070} {0.002} {1.614} {9.416} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.803} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.803} {} {} {}
  END_CAP_CLK_PATH

END_PATH 100

PATH 101
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5140000000000002}
    {=} {Slack Time} {7.816}
  END_SLK_CLC
  SLK 7.816

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.816} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.816} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.099} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.099} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.376} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.376} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2098} {A} {v} {Y} {^} {} {NOR2X1} {0.249} {0.000} {0.171} {} {0.810} {8.626} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_27} {} {0.000} {0.000} {0.171} {0.003} {0.810} {8.626} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2088} {A} {^} {Y} {^} {} {AND2X1} {0.262} {0.000} {0.156} {} {1.071} {8.887} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_34} {} {0.000} {0.000} {0.156} {0.007} {1.071} {8.887} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2059} {A1} {^} {Y} {v} {} {AOI222X1} {0.249} {0.000} {0.233} {} {1.320} {9.136} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_62} {} {0.000} {0.000} {0.233} {0.002} {1.320} {9.136} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2050} {B} {v} {Y} {^} {} {NOR2X1} {0.194} {0.000} {0.132} {} {1.514} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_70} {} {0.000} {0.000} {0.132} {0.002} {1.514} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.816} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.816} {} {} {}
  END_CAP_CLK_PATH

END_PATH 101

PATH 102
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.170}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.330}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.5140000000000002}
    {=} {Slack Time} {7.816}
  END_SLK_CLC
  SLK 7.816

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.816} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.816} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.099} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.099} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.376} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.376} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2098} {A} {v} {Y} {^} {} {NOR2X1} {0.249} {0.000} {0.171} {} {0.810} {8.626} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_27} {} {0.000} {0.000} {0.171} {0.003} {0.810} {8.626} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2088} {A} {^} {Y} {^} {} {AND2X1} {0.262} {0.000} {0.156} {} {1.071} {8.887} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_34} {} {0.000} {0.000} {0.156} {0.007} {1.071} {8.887} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2059} {A1} {^} {Y} {v} {} {AOI222X1} {0.249} {0.000} {0.233} {} {1.320} {9.136} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_62} {} {0.000} {0.000} {0.233} {0.002} {1.320} {9.136} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2050} {B} {v} {Y} {^} {} {NOR2X1} {0.194} {0.000} {0.132} {} {1.514} {9.330} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_70} {} {0.000} {0.000} {0.132} {0.002} {1.514} {9.330} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.816} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.816} {} {} {}
  END_CAP_CLK_PATH

END_PATH 102

PATH 103
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_data_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_data_reg} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.345}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.527000000000001}
    {=} {Slack Time} {7.818}
  END_SLK_CLC
  SLK 7.818

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.818} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.818} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.276} {0.000} {0.168} {} {0.276} {8.093} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state[1]} {} {0.000} {0.000} {0.168} {0.006} {0.276} {8.093} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2120} {A} {v} {Y} {^} {} {INVX1} {0.194} {0.000} {0.197} {} {0.470} {8.287} {} {6} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_3} {} {0.000} {0.000} {0.197} {0.008} {0.470} {8.287} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2116} {A} {^} {Y} {v} {} {NOR2X1} {0.179} {0.000} {0.127} {} {0.649} {8.466} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_9} {} {0.000} {0.000} {0.127} {0.003} {0.649} {8.466} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2105} {B0} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.131} {} {0.796} {8.614} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_15} {} {0.000} {0.000} {0.131} {0.002} {0.796} {8.614} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2072} {A2} {^} {Y} {v} {} {OAI33X1} {0.225} {0.000} {0.210} {} {1.021} {8.839} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_50} {} {0.000} {0.000} {0.210} {0.002} {1.021} {8.839} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2061} {C0} {v} {Y} {^} {} {AOI211X1} {0.232} {0.000} {0.205} {} {1.254} {9.071} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_60} {} {0.000} {0.000} {0.205} {0.002} {1.254} {9.071} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2048} {A} {^} {Y} {v} {} {NAND3X1} {0.273} {0.000} {0.229} {} {1.527} {9.345} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_72} {} {0.000} {0.000} {0.229} {0.002} {1.527} {9.345} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.818} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.818} {} {} {}
  END_CAP_CLK_PATH

END_PATH 103

PATH 104
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_data_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_data_reg} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.155}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.345}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.527000000000001}
    {=} {Slack Time} {7.818}
  END_SLK_CLC
  SLK 7.818

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.818} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.818} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.276} {0.000} {0.168} {} {0.276} {8.093} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state[1]} {} {0.000} {0.000} {0.168} {0.006} {0.276} {8.093} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2120} {A} {v} {Y} {^} {} {INVX1} {0.194} {0.000} {0.197} {} {0.470} {8.287} {} {6} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_3} {} {0.000} {0.000} {0.197} {0.008} {0.470} {8.287} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2116} {A} {^} {Y} {v} {} {NOR2X1} {0.179} {0.000} {0.127} {} {0.649} {8.466} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_9} {} {0.000} {0.000} {0.127} {0.003} {0.649} {8.466} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2105} {B0} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.131} {} {0.796} {8.614} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_15} {} {0.000} {0.000} {0.131} {0.002} {0.796} {8.614} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2072} {A2} {^} {Y} {v} {} {OAI33X1} {0.225} {0.000} {0.210} {} {1.021} {8.839} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_50} {} {0.000} {0.000} {0.210} {0.002} {1.021} {8.839} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2061} {C0} {v} {Y} {^} {} {AOI211X1} {0.232} {0.000} {0.205} {} {1.254} {9.071} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_60} {} {0.000} {0.000} {0.205} {0.002} {1.254} {9.071} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2048} {A} {^} {Y} {v} {} {NAND3X1} {0.273} {0.000} {0.229} {} {1.527} {9.345} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_72} {} {0.000} {0.000} {0.229} {0.002} {1.527} {9.345} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.818} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.818} {} {} {}
  END_CAP_CLK_PATH

END_PATH 104

PATH 105
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {D} {DFFQX2} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.176}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.324}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4939999999999998}
    {=} {Slack Time} {7.830}
  END_SLK_CLC
  SLK 7.830

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.830} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.830} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.130} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.130} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.394} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.394} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2100} {B} {v} {Y} {^} {} {NOR2X1} {0.204} {0.000} {0.221} {} {0.768} {8.598} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_25} {} {0.000} {0.000} {0.221} {0.004} {0.768} {8.598} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2086} {B} {^} {Y} {v} {} {NAND2X1} {0.244} {0.000} {0.216} {} {1.012} {8.842} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_36} {} {0.000} {0.000} {0.216} {0.003} {1.012} {8.842} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2078} {B} {v} {Y} {^} {} {NOR2X1} {0.188} {0.000} {0.134} {} {1.199} {9.029} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_43} {} {0.000} {0.000} {0.134} {0.002} {1.199} {9.029} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2064} {C0} {^} {Y} {v} {} {AOI221X1} {0.121} {0.000} {0.200} {} {1.320} {9.150} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_57} {} {0.000} {0.000} {0.200} {0.002} {1.320} {9.150} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2058} {B} {v} {Y} {^} {} {NOR2X1} {0.174} {0.000} {0.124} {} {1.494} {9.324} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_63} {} {0.000} {0.000} {0.124} {0.002} {1.494} {9.324} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.830} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.830} {} {} {}
  END_CAP_CLK_PATH

END_PATH 105

PATH 106
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {D} {DFFQX2} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.176}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.324}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4939999999999998}
    {=} {Slack Time} {7.830}
  END_SLK_CLC
  SLK 7.830

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.830} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.830} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.130} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.130} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.394} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.394} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2100} {B} {v} {Y} {^} {} {NOR2X1} {0.204} {0.000} {0.221} {} {0.768} {8.598} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_25} {} {0.000} {0.000} {0.221} {0.004} {0.768} {8.598} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2086} {B} {^} {Y} {v} {} {NAND2X1} {0.244} {0.000} {0.216} {} {1.012} {8.842} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_36} {} {0.000} {0.000} {0.216} {0.003} {1.012} {8.842} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2078} {B} {v} {Y} {^} {} {NOR2X1} {0.188} {0.000} {0.134} {} {1.199} {9.029} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_43} {} {0.000} {0.000} {0.134} {0.002} {1.199} {9.029} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2064} {C0} {^} {Y} {v} {} {AOI221X1} {0.121} {0.000} {0.200} {} {1.320} {9.150} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_57} {} {0.000} {0.000} {0.200} {0.002} {1.320} {9.150} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2058} {B} {v} {Y} {^} {} {NOR2X1} {0.174} {0.000} {0.124} {} {1.494} {9.324} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_63} {} {0.000} {0.000} {0.124} {0.002} {1.494} {9.324} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.830} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.830} {} {} {}
  END_CAP_CLK_PATH

END_PATH 106

PATH 107
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.186}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.314}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4729999999999999}
    {=} {Slack Time} {7.841}
  END_SLK_CLC
  SLK 7.841

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.841} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.841} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.124} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.124} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.402} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.402} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2098} {A} {v} {Y} {^} {} {NOR2X1} {0.249} {0.000} {0.171} {} {0.810} {8.651} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_27} {} {0.000} {0.000} {0.171} {0.003} {0.810} {8.651} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2088} {A} {^} {Y} {^} {} {AND2X1} {0.262} {0.000} {0.156} {} {1.071} {8.913} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_34} {} {0.000} {0.000} {0.156} {0.007} {1.071} {8.913} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2051} {B1} {^} {Y} {v} {} {AOI221X1} {0.200} {0.000} {0.202} {} {1.271} {9.113} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_69} {} {0.000} {0.000} {0.202} {0.002} {1.271} {9.113} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2036} {A1} {v} {Y} {^} {} {OAI22X1} {0.202} {0.000} {0.164} {} {1.473} {9.314} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_77} {} {0.000} {0.000} {0.164} {0.002} {1.473} {9.314} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.841} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.841} {} {} {}
  END_CAP_CLK_PATH

END_PATH 107

PATH 108
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.186}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.314}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4729999999999999}
    {=} {Slack Time} {7.841}
  END_SLK_CLC
  SLK 7.841

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.841} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.841} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.124} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.124} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.402} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.402} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2098} {A} {v} {Y} {^} {} {NOR2X1} {0.249} {0.000} {0.171} {} {0.810} {8.651} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_27} {} {0.000} {0.000} {0.171} {0.003} {0.810} {8.651} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2088} {A} {^} {Y} {^} {} {AND2X1} {0.262} {0.000} {0.156} {} {1.071} {8.913} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_34} {} {0.000} {0.000} {0.156} {0.007} {1.071} {8.913} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2051} {B1} {^} {Y} {v} {} {AOI221X1} {0.200} {0.000} {0.202} {} {1.271} {9.113} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_69} {} {0.000} {0.000} {0.202} {0.002} {1.271} {9.113} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2036} {A1} {v} {Y} {^} {} {OAI22X1} {0.202} {0.000} {0.164} {} {1.473} {9.314} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_77} {} {0.000} {0.000} {0.164} {0.002} {1.473} {9.314} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.841} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.841} {} {} {}
  END_CAP_CLK_PATH

END_PATH 108

PATH 109
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4360000000000008}
    {=} {Slack Time} {7.867}
  END_SLK_CLC
  SLK 7.867

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.867} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.867} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {8.117} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {8.117} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.329} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.486} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.486} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.692} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.692} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.886} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.886} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {S} {^} {} {ADDHX1} {0.209} {0.000} {0.056} {} {1.229} {9.096} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.056} {0.002} {1.229} {9.096} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g987} {AN} {^} {Y} {^} {} {NOR3BX1} {0.207} {0.000} {0.187} {} {1.436} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_34} {} {0.000} {0.000} {0.187} {0.002} {1.436} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.867} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.867} {} {} {}
  END_CAP_CLK_PATH

END_PATH 109

PATH 110
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {Q} {DFFQXL} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4360000000000008}
    {=} {Slack Time} {7.867}
  END_SLK_CLC
  SLK 7.867

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.867} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.867} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK} {^} {Q} {^} {} {DFFQXL} {0.250} {0.000} {0.176} {} {0.250} {8.117} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[0]} {} {0.000} {0.000} {0.176} {0.005} {0.250} {8.117} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1015} {B} {^} {CO} {^} {} {ADDHX1} {0.211} {0.000} {0.062} {} {0.462} {8.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_9} {} {0.000} {0.000} {0.062} {0.002} {0.462} {8.329} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1011} {B} {^} {CO} {^} {} {ADDHX1} {0.158} {0.000} {0.061} {} {0.620} {8.486} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.061} {0.002} {0.620} {8.486} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1006} {B} {^} {CO} {^} {} {ADDHX1} {0.205} {0.000} {0.147} {} {0.825} {8.692} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_19} {} {0.000} {0.000} {0.147} {0.006} {0.825} {8.692} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1005} {AN} {^} {Y} {^} {} {NOR2BX1} {0.195} {0.000} {0.142} {} {1.020} {8.886} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_20} {} {0.000} {0.000} {0.142} {0.002} {1.020} {8.886} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g993} {B} {^} {S} {^} {} {ADDHX1} {0.209} {0.000} {0.056} {} {1.229} {9.096} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_30} {} {0.000} {0.000} {0.056} {0.002} {1.229} {9.096} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g987} {AN} {^} {Y} {^} {} {NOR3BX1} {0.207} {0.000} {0.187} {} {1.436} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_34} {} {0.000} {0.000} {0.187} {0.002} {1.436} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.867} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.867} {} {} {}
  END_CAP_CLK_PATH

END_PATH 110

PATH 111
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1056} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_12} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 111

PATH 112
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1055} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 112

PATH 113
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1048} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_18} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 113

PATH 114
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1041} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_26} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 114

PATH 115
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1056} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_12} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 115

PATH 116
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1055} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_13} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 116

PATH 117
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1048} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_18} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 117

PATH 118
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.812} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.812} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.087} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.087} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1041} {C} {v} {Y} {^} {} {NOR3BX1} {0.215} {0.000} {0.188} {} {1.414} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_26} {} {0.000} {0.000} {0.188} {0.002} {1.414} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 118

PATH 119
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.813} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.813} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.088} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.088} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1036} {C} {v} {Y} {^} {} {NOR3X1} {0.215} {0.000} {0.188} {} {1.413} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.188} {0.002} {1.413} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 119

PATH 120
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[5]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4129999999999994}
    {=} {Slack Time} {7.889}
  END_SLK_CLC
  SLK 7.889

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.889} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.120} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.120} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.292} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.292} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.447} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.447} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.636} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.636} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.813} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.813} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.088} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.088} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1036} {C} {v} {Y} {^} {} {NOR3X1} {0.215} {0.000} {0.188} {} {1.413} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_29} {} {0.000} {0.000} {0.188} {0.002} {1.413} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.889} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.889} {} {} {}
  END_CAP_CLK_PATH

END_PATH 120

PATH 121
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {D} {DFFQXL} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4089999999999998}
    {=} {Slack Time} {7.892}
  END_SLK_CLC
  SLK 7.892

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.892} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.892} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.123} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.123} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.295} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.295} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.450} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.450} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.639} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.639} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.815} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.815} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.090} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.090} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1040} {C} {v} {Y} {^} {} {NOR3BX1} {0.211} {0.000} {0.182} {} {1.410} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_27} {} {0.000} {0.000} {0.182} {0.002} {1.410} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.892} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.892} {} {} {}
  END_CAP_CLK_PATH

END_PATH 121

PATH 122
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[6]} {D} {DFFQXL} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4089999999999998}
    {=} {Slack Time} {7.892}
  END_SLK_CLC
  SLK 7.892

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.892} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.892} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.123} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.123} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.295} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.295} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.450} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.450} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.639} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.639} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.815} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.815} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.090} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.090} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1040} {C} {v} {Y} {^} {} {NOR3BX1} {0.211} {0.000} {0.182} {} {1.410} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_27} {} {0.000} {0.000} {0.182} {0.002} {1.410} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.892} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.892} {} {} {}
  END_CAP_CLK_PATH

END_PATH 122

PATH 123
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {D} {DFFQXL} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4089999999999998}
    {=} {Slack Time} {7.892}
  END_SLK_CLC
  SLK 7.892

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.892} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.892} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.123} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.123} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.295} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.295} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.451} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.451} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.639} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.639} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.816} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.816} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.091} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.091} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/g1054} {C} {v} {Y} {^} {} {NOR3X1} {0.211} {0.000} {0.181} {} {1.410} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/n_14} {} {0.000} {0.000} {0.181} {0.002} {1.410} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.892} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.892} {} {} {}
  END_CAP_CLK_PATH

END_PATH 123

PATH 124
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {D} {DFFQXL} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4089999999999998}
    {=} {Slack Time} {7.892}
  END_SLK_CLC
  SLK 7.892

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.892} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.892} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.231} {0.000} {0.086} {} {0.231} {8.123} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter[3]} {} {0.000} {0.000} {0.086} {0.003} {0.231} {8.123} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1065} {A} {v} {Y} {v} {} {OR2X1} {0.172} {0.000} {0.086} {} {0.403} {8.295} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_2} {} {0.000} {0.000} {0.086} {0.003} {0.403} {8.295} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1063} {A1N} {v} {Y} {v} {} {OAI2BB1X1} {0.155} {0.000} {0.137} {} {0.559} {8.451} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.137} {0.002} {0.559} {8.451} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1061} {A1} {v} {Y} {v} {} {AO21X1} {0.189} {0.000} {0.063} {} {0.747} {8.639} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_7} {} {0.000} {0.000} {0.063} {0.002} {0.747} {8.639} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1059} {C} {v} {Y} {v} {} {AND3XL} {0.176} {0.000} {0.199} {} {0.924} {8.816} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_10} {} {0.000} {0.000} {0.199} {0.004} {0.924} {8.816} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g2} {AN} {v} {Y} {v} {} {NAND2BX4} {0.275} {0.000} {0.210} {} {1.199} {9.091} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_0} {} {0.000} {0.000} {0.210} {0.012} {1.199} {9.091} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/g1054} {C} {v} {Y} {^} {} {NOR3X1} {0.211} {0.000} {0.181} {} {1.410} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/n_14} {} {0.000} {0.000} {0.181} {0.002} {1.410} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.892} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.892} {} {} {}
  END_CAP_CLK_PATH

END_PATH 124

PATH 125
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1014} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_11} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 125

PATH 126
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1009} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 126

PATH 127
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1001} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_22} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 127

PATH 128
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1014} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_11} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 128

PATH 129
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1009} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_16} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 129

PATH 130
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[3]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.197}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.303}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3980000000000006}
    {=} {Slack Time} {7.905}
  END_SLK_CLC
  SLK 7.905

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.905} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.180} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.180} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.412} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.412} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.536} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.536} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.702} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.702} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.900} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.900} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.098} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.098} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1001} {C} {v} {Y} {^} {} {NOR3BX1} {0.204} {0.000} {0.187} {} {1.397} {9.303} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_22} {} {0.000} {0.000} {0.187} {0.002} {1.397} {9.303} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.905} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.905} {} {} {}
  END_CAP_CLK_PATH

END_PATH 130

PATH 131
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.167}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.333}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4270000000000005}
    {=} {Slack Time} {7.906}
  END_SLK_CLC
  SLK 7.906

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.906} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.906} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.153} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.153} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.408} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.408} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.562} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.562} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2114} {B} {^} {Y} {v} {} {NAND2X1} {0.193} {0.000} {0.152} {} {0.849} {8.755} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_5} {} {0.000} {0.000} {0.152} {0.002} {0.849} {8.755} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2080} {C0} {v} {Y} {^} {} {OAI211X1} {0.121} {0.000} {0.145} {} {0.970} {8.876} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_41} {} {0.000} {0.000} {0.145} {0.002} {0.970} {8.876} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2066} {C} {^} {Y} {^} {} {OR3X1} {0.165} {0.000} {0.081} {} {1.135} {9.041} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_59} {} {0.000} {0.000} {0.081} {0.003} {1.135} {9.041} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2053} {B} {^} {Y} {v} {} {NAND2X1} {0.133} {0.000} {0.145} {} {1.268} {9.174} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_67} {} {0.000} {0.000} {0.145} {0.002} {1.268} {9.174} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2043} {A1} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.125} {} {1.427} {9.333} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_74} {} {0.000} {0.000} {0.125} {0.002} {1.427} {9.333} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.906} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.906} {} {} {}
  END_CAP_CLK_PATH

END_PATH 131

PATH 132
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tem_buffer_data_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.167}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.333}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4270000000000005}
    {=} {Slack Time} {7.906}
  END_SLK_CLC
  SLK 7.906

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.906} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.906} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.153} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.153} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.408} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.408} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.562} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.562} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2114} {B} {^} {Y} {v} {} {NAND2X1} {0.193} {0.000} {0.152} {} {0.849} {8.755} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_5} {} {0.000} {0.000} {0.152} {0.002} {0.849} {8.755} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2080} {C0} {v} {Y} {^} {} {OAI211X1} {0.121} {0.000} {0.145} {} {0.970} {8.876} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_41} {} {0.000} {0.000} {0.145} {0.002} {0.970} {8.876} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2066} {C} {^} {Y} {^} {} {OR3X1} {0.165} {0.000} {0.081} {} {1.135} {9.041} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_59} {} {0.000} {0.000} {0.081} {0.003} {1.135} {9.041} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2053} {B} {^} {Y} {v} {} {NAND2X1} {0.133} {0.000} {0.145} {} {1.268} {9.174} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_67} {} {0.000} {0.000} {0.145} {0.002} {1.268} {9.174} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2043} {A1} {v} {Y} {^} {} {AOI21X1} {0.159} {0.000} {0.125} {} {1.427} {9.333} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_74} {} {0.000} {0.000} {0.125} {0.002} {1.427} {9.333} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.906} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.906} {} {} {}
  END_CAP_CLK_PATH

END_PATH 132

PATH 133
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {D} {DFFQXL} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3929999999999998}
    {=} {Slack Time} {7.909}
  END_SLK_CLC
  SLK 7.909

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.909} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.909} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.183} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.183} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.416} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.416} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.540} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.540} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.706} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.706} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.904} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.904} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.102} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.102} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g1020} {C} {v} {Y} {^} {} {NOR3X1} {0.200} {0.000} {0.180} {} {1.393} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.180} {0.002} {1.393} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.909} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.909} {} {} {}
  END_CAP_CLK_PATH

END_PATH 133

PATH 134
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[0]} {D} {DFFQXL} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.198}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.302}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3929999999999998}
    {=} {Slack Time} {7.909}
  END_SLK_CLC
  SLK 7.909

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.909} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.909} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.274} {0.000} {0.165} {} {0.274} {8.183} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.165} {0.006} {0.274} {8.183} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {v} {Y} {v} {} {OR3X1} {0.233} {0.000} {0.073} {} {0.507} {8.416} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.073} {0.002} {0.507} {8.416} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {v} {Y} {^} {} {AOI31X1} {0.124} {0.000} {0.126} {} {0.631} {8.540} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.126} {0.002} {0.631} {8.540} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {^} {Y} {^} {} {NAND3BX2} {0.166} {0.000} {0.081} {} {0.797} {8.706} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.081} {0.004} {0.797} {8.706} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1030} {AN} {^} {Y} {^} {} {NOR2BX1} {0.198} {0.000} {0.197} {} {0.995} {8.904} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_95} {} {0.000} {0.000} {0.197} {0.004} {0.995} {8.904} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1021} {A} {^} {Y} {v} {} {INVX2} {0.198} {0.000} {0.189} {} {1.193} {9.102} {} {10} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_4} {} {0.000} {0.000} {0.189} {0.012} {1.193} {9.102} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g1020} {C} {v} {Y} {^} {} {NOR3X1} {0.200} {0.000} {0.180} {} {1.393} {9.302} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_5} {} {0.000} {0.000} {0.180} {0.002} {1.393} {9.302} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.909} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.909} {} {} {}
  END_CAP_CLK_PATH

END_PATH 134

PATH 135
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.417}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4969999999999999}
    {=} {Slack Time} {7.920}
  END_SLK_CLC
  SLK 7.920

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.920} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.920} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.236} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.236} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.515} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.515} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2600} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.188} {0.000} {0.173} {} {0.783} {8.703} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_16} {} {0.000} {0.000} {0.173} {0.003} {0.783} {8.703} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2594} {A} {^} {Y} {v} {} {INVX1} {0.169} {0.000} {0.141} {} {0.952} {8.871} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_17} {} {0.000} {0.000} {0.141} {0.004} {0.952} {8.871} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2581} {B} {v} {Y} {^} {} {NAND2X1} {0.114} {0.000} {0.085} {} {1.066} {8.986} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_34} {} {0.000} {0.000} {0.085} {0.002} {1.066} {8.986} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2572} {C0} {^} {Y} {v} {} {OAI221X1} {0.239} {0.000} {0.267} {} {1.305} {9.225} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_43} {} {0.000} {0.000} {0.267} {0.002} {1.305} {9.225} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2563} {AN} {v} {Y} {v} {} {NOR2BX1} {0.192} {0.000} {0.069} {} {1.497} {9.417} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_52} {} {0.000} {0.000} {0.069} {0.002} {1.497} {9.417} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.920} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.920} {} {} {}
  END_CAP_CLK_PATH

END_PATH 135

PATH 136
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.083}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.417}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.4969999999999999}
    {=} {Slack Time} {7.920}
  END_SLK_CLC
  SLK 7.920

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.920} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.920} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.236} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.236} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.515} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.515} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2600} {B0} {v} {Y} {^} {} {AOI2BB1X1} {0.188} {0.000} {0.173} {} {0.783} {8.703} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_16} {} {0.000} {0.000} {0.173} {0.003} {0.783} {8.703} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2594} {A} {^} {Y} {v} {} {INVX1} {0.169} {0.000} {0.141} {} {0.952} {8.871} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_17} {} {0.000} {0.000} {0.141} {0.004} {0.952} {8.871} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2581} {B} {v} {Y} {^} {} {NAND2X1} {0.114} {0.000} {0.085} {} {1.066} {8.986} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_34} {} {0.000} {0.000} {0.085} {0.002} {1.066} {8.986} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2572} {C0} {^} {Y} {v} {} {OAI221X1} {0.239} {0.000} {0.267} {} {1.305} {9.225} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_43} {} {0.000} {0.000} {0.267} {0.002} {1.305} {9.225} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2563} {AN} {v} {Y} {v} {} {NOR2BX1} {0.192} {0.000} {0.069} {} {1.497} {9.417} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_52} {} {0.000} {0.000} {0.069} {0.002} {1.497} {9.417} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.920} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.920} {} {} {}
  END_CAP_CLK_PATH

END_PATH 136

PATH 137
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.235}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.265}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3320000000000007}
    {=} {Slack Time} {7.933}
  END_SLK_CLC
  SLK 7.933

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.933} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.933} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.249} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.249} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2612} {A} {v} {Y} {^} {} {INVX1} {0.186} {0.000} {0.111} {} {0.502} {8.435} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_3} {} {0.000} {0.000} {0.111} {0.003} {0.502} {8.435} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2609} {B} {^} {Y} {v} {} {NAND2X1} {0.215} {0.000} {0.264} {} {0.718} {8.650} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_7} {} {0.000} {0.000} {0.264} {0.004} {0.718} {8.650} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2585} {A1} {v} {Y} {^} {} {OAI22X1} {0.238} {0.000} {0.174} {} {0.956} {8.889} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_29} {} {0.000} {0.000} {0.174} {0.002} {0.956} {8.889} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2566} {D} {^} {Y} {v} {} {NOR4X1} {0.148} {0.000} {0.133} {} {1.104} {9.037} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_49} {} {0.000} {0.000} {0.133} {0.002} {1.104} {9.037} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2549} {A2} {v} {Y} {^} {} {OAI33X1} {0.228} {0.000} {0.256} {} {1.332} {9.265} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_57} {} {0.000} {0.000} {0.256} {0.002} {1.332} {9.265} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.933} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.933} {} {} {}
  END_CAP_CLK_PATH

END_PATH 137

PATH 138
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.235}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.265}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3320000000000007}
    {=} {Slack Time} {7.933}
  END_SLK_CLC
  SLK 7.933

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.933} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.933} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.249} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.249} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2612} {A} {v} {Y} {^} {} {INVX1} {0.186} {0.000} {0.111} {} {0.502} {8.435} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_3} {} {0.000} {0.000} {0.111} {0.003} {0.502} {8.435} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2609} {B} {^} {Y} {v} {} {NAND2X1} {0.215} {0.000} {0.264} {} {0.718} {8.650} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_7} {} {0.000} {0.000} {0.264} {0.004} {0.718} {8.650} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2585} {A1} {v} {Y} {^} {} {OAI22X1} {0.238} {0.000} {0.174} {} {0.956} {8.889} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_29} {} {0.000} {0.000} {0.174} {0.002} {0.956} {8.889} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2566} {D} {^} {Y} {v} {} {NOR4X1} {0.148} {0.000} {0.133} {} {1.104} {9.037} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_49} {} {0.000} {0.000} {0.133} {0.002} {1.104} {9.037} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2549} {A2} {v} {Y} {^} {} {OAI33X1} {0.228} {0.000} {0.256} {} {1.332} {9.265} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_57} {} {0.000} {0.000} {0.256} {0.002} {1.332} {9.265} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.933} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.933} {} {} {}
  END_CAP_CLK_PATH

END_PATH 138

PATH 139
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.171}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.329}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3800000000000008}
    {=} {Slack Time} {7.949}
  END_SLK_CLC
  SLK 7.949

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.949} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.949} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.309} {0.000} {0.229} {} {0.309} {8.258} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[0]} {} {0.000} {0.000} {0.229} {0.009} {0.309} {8.258} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2614} {A} {v} {Y} {^} {} {INVX2} {0.158} {0.000} {0.098} {} {0.467} {8.416} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_1} {} {0.000} {0.000} {0.098} {0.006} {0.467} {8.416} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2603} {B} {^} {Y} {v} {} {NAND2X1} {0.205} {0.000} {0.261} {} {0.673} {8.621} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_12} {} {0.000} {0.000} {0.261} {0.004} {0.673} {8.621} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2596} {B} {v} {Y} {^} {} {NOR2BX1} {0.237} {0.000} {0.183} {} {0.909} {8.858} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_21} {} {0.000} {0.000} {0.183} {0.003} {0.909} {8.858} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2577} {B0} {^} {Y} {^} {} {AO21X1} {0.175} {0.000} {0.061} {} {1.084} {9.033} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_38} {} {0.000} {0.000} {0.061} {0.002} {1.084} {9.033} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2553} {B1} {^} {Y} {v} {} {AOI22X1} {0.124} {0.000} {0.192} {} {1.208} {9.157} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_56} {} {0.000} {0.000} {0.192} {0.002} {1.208} {9.157} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2548} {B} {v} {Y} {^} {} {NOR2X1} {0.172} {0.000} {0.127} {} {1.380} {9.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_58} {} {0.000} {0.000} {0.127} {0.002} {1.380} {9.329} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.949} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.949} {} {} {}
  END_CAP_CLK_PATH

END_PATH 139

PATH 140
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.171}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.329}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3800000000000008}
    {=} {Slack Time} {7.949}
  END_SLK_CLC
  SLK 7.949

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.949} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.949} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.309} {0.000} {0.229} {} {0.309} {8.258} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[0]} {} {0.000} {0.000} {0.229} {0.009} {0.309} {8.258} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2614} {A} {v} {Y} {^} {} {INVX2} {0.158} {0.000} {0.098} {} {0.467} {8.416} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_1} {} {0.000} {0.000} {0.098} {0.006} {0.467} {8.416} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2603} {B} {^} {Y} {v} {} {NAND2X1} {0.205} {0.000} {0.261} {} {0.673} {8.621} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_12} {} {0.000} {0.000} {0.261} {0.004} {0.673} {8.621} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2596} {B} {v} {Y} {^} {} {NOR2BX1} {0.237} {0.000} {0.183} {} {0.909} {8.858} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_21} {} {0.000} {0.000} {0.183} {0.003} {0.909} {8.858} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2577} {B0} {^} {Y} {^} {} {AO21X1} {0.175} {0.000} {0.061} {} {1.084} {9.033} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_38} {} {0.000} {0.000} {0.061} {0.002} {1.084} {9.033} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2553} {B1} {^} {Y} {v} {} {AOI22X1} {0.124} {0.000} {0.192} {} {1.208} {9.157} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_56} {} {0.000} {0.000} {0.192} {0.002} {1.208} {9.157} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2548} {B} {v} {Y} {^} {} {NOR2X1} {0.172} {0.000} {0.127} {} {1.380} {9.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_58} {} {0.000} {0.000} {0.127} {0.002} {1.380} {9.329} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.949} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.949} {} {} {}
  END_CAP_CLK_PATH

END_PATH 140

PATH 141
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3389999999999995}
    {=} {Slack Time} {7.995}
  END_SLK_CLC
  SLK 7.995

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {7.995} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.995} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.312} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.312} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.590} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.590} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.824} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.824} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2584} {C} {v} {Y} {^} {} {NOR3BX1} {0.201} {0.000} {0.193} {} {1.030} {9.025} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_30} {} {0.000} {0.000} {0.193} {0.002} {1.030} {9.025} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2571} {B0} {^} {Y} {v} {} {AOI21X1} {0.154} {0.000} {0.161} {} {1.183} {9.179} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_44} {} {0.000} {0.000} {0.161} {0.002} {1.183} {9.179} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2564} {B} {v} {Y} {^} {} {NOR2X1} {0.155} {0.000} {0.124} {} {1.339} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_51} {} {0.000} {0.000} {0.124} {0.002} {1.339} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-7.995} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.995} {} {} {}
  END_CAP_CLK_PATH

END_PATH 141

PATH 142
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[1]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3389999999999995}
    {=} {Slack Time} {7.995}
  END_SLK_CLC
  SLK 7.995

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {7.995} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {7.995} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.312} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.312} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.590} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.590} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.824} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.824} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2584} {C} {v} {Y} {^} {} {NOR3BX1} {0.201} {0.000} {0.193} {} {1.030} {9.025} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_30} {} {0.000} {0.000} {0.193} {0.002} {1.030} {9.025} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2571} {B0} {^} {Y} {v} {} {AOI21X1} {0.154} {0.000} {0.161} {} {1.183} {9.179} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_44} {} {0.000} {0.000} {0.161} {0.002} {1.183} {9.179} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2564} {B} {v} {Y} {^} {} {NOR2X1} {0.155} {0.000} {0.124} {} {1.339} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_51} {} {0.000} {0.000} {0.124} {0.002} {1.339} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-7.995} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-7.995} {} {} {}
  END_CAP_CLK_PATH

END_PATH 142

PATH 143
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3240000000000016}
    {=} {Slack Time} {8.008}
  END_SLK_CLC
  SLK 8.008

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.008} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.008} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.324} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.324} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.603} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.603} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.836} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.836} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2588} {A} {v} {Y} {^} {} {INVX1} {0.144} {0.000} {0.102} {} {0.973} {8.981} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_24} {} {0.000} {0.000} {0.102} {0.003} {0.973} {8.981} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2579} {A1} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.186} {} {1.156} {9.164} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_36} {} {0.000} {0.000} {0.186} {0.002} {1.156} {9.164} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2567} {B} {v} {Y} {^} {} {NOR2X1} {0.169} {0.000} {0.127} {} {1.325} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_48} {} {0.000} {0.000} {0.127} {0.002} {1.325} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.008} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.008} {} {} {}
  END_CAP_CLK_PATH

END_PATH 143

PATH 144
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3240000000000016}
    {=} {Slack Time} {8.008}
  END_SLK_CLC
  SLK 8.008

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.008} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.008} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.324} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.324} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.603} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.603} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.836} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.836} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2588} {A} {v} {Y} {^} {} {INVX1} {0.144} {0.000} {0.102} {} {0.973} {8.981} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_24} {} {0.000} {0.000} {0.102} {0.003} {0.973} {8.981} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2580} {A1} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.186} {} {1.156} {9.164} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_35} {} {0.000} {0.000} {0.186} {0.002} {1.156} {9.164} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2568} {B} {v} {Y} {^} {} {NOR2X1} {0.169} {0.000} {0.127} {} {1.325} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_47} {} {0.000} {0.000} {0.127} {0.002} {1.325} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.008} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.008} {} {} {}
  END_CAP_CLK_PATH

END_PATH 144

PATH 145
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3240000000000016}
    {=} {Slack Time} {8.008}
  END_SLK_CLC
  SLK 8.008

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.008} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.008} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.324} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.324} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.603} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.603} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.836} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.836} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2588} {A} {v} {Y} {^} {} {INVX1} {0.144} {0.000} {0.102} {} {0.973} {8.981} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_24} {} {0.000} {0.000} {0.102} {0.003} {0.973} {8.981} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2579} {A1} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.186} {} {1.156} {9.164} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_36} {} {0.000} {0.000} {0.186} {0.002} {1.156} {9.164} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2567} {B} {v} {Y} {^} {} {NOR2X1} {0.169} {0.000} {0.127} {} {1.325} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_48} {} {0.000} {0.000} {0.127} {0.002} {1.325} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.008} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.008} {} {} {}
  END_CAP_CLK_PATH

END_PATH 145

PATH 146
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.168}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.332}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3240000000000016}
    {=} {Slack Time} {8.008}
  END_SLK_CLC
  SLK 8.008

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.008} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.008} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.324} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.324} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.603} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.603} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.836} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.836} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2588} {A} {v} {Y} {^} {} {INVX1} {0.144} {0.000} {0.102} {} {0.973} {8.981} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_24} {} {0.000} {0.000} {0.102} {0.003} {0.973} {8.981} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2580} {A1} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.186} {} {1.156} {9.164} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_35} {} {0.000} {0.000} {0.186} {0.002} {1.156} {9.164} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2568} {B} {v} {Y} {^} {} {NOR2X1} {0.169} {0.000} {0.127} {} {1.325} {9.332} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_47} {} {0.000} {0.000} {0.127} {0.002} {1.325} {9.332} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.008} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.008} {} {} {}
  END_CAP_CLK_PATH

END_PATH 146

PATH 147
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.162}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.338}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3239999999999998}
    {=} {Slack Time} {8.014}
  END_SLK_CLC
  SLK 8.014

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.014} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.014} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.276} {0.000} {0.168} {} {0.276} {8.289} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state[1]} {} {0.000} {0.000} {0.168} {0.006} {0.276} {8.289} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2120} {A} {v} {Y} {^} {} {INVX1} {0.194} {0.000} {0.197} {} {0.470} {8.483} {} {6} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_3} {} {0.000} {0.000} {0.197} {0.008} {0.470} {8.483} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2116} {A} {^} {Y} {v} {} {NOR2X1} {0.179} {0.000} {0.127} {} {0.649} {8.662} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_9} {} {0.000} {0.000} {0.127} {0.003} {0.649} {8.662} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2112} {A} {v} {Y} {^} {} {INVX1} {0.115} {0.000} {0.090} {} {0.763} {8.777} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_10} {} {0.000} {0.000} {0.090} {0.003} {0.763} {8.777} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2095} {B} {^} {Y} {v} {} {NOR2X1} {0.092} {0.000} {0.104} {} {0.855} {8.868} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_23} {} {0.000} {0.000} {0.104} {0.002} {0.855} {8.868} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2075} {C0} {v} {Y} {^} {} {AOI221X1} {0.190} {0.000} {0.211} {} {1.045} {9.059} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_47} {} {0.000} {0.000} {0.211} {0.002} {1.045} {9.059} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2049} {A2} {^} {Y} {v} {} {AOI31X1} {0.279} {0.000} {0.243} {} {1.325} {9.338} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_71} {} {0.000} {0.000} {0.243} {0.002} {1.325} {9.338} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.014} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.014} {} {} {}
  END_CAP_CLK_PATH

END_PATH 147

PATH 148
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.162}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.338}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3239999999999998}
    {=} {Slack Time} {8.014}
  END_SLK_CLC
  SLK 8.014

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.014} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.014} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[1]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.276} {0.000} {0.168} {} {0.276} {8.289} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state[1]} {} {0.000} {0.000} {0.168} {0.006} {0.276} {8.289} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2120} {A} {v} {Y} {^} {} {INVX1} {0.194} {0.000} {0.197} {} {0.470} {8.483} {} {6} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_3} {} {0.000} {0.000} {0.197} {0.008} {0.470} {8.483} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2116} {A} {^} {Y} {v} {} {NOR2X1} {0.179} {0.000} {0.127} {} {0.649} {8.662} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_9} {} {0.000} {0.000} {0.127} {0.003} {0.649} {8.662} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2112} {A} {v} {Y} {^} {} {INVX1} {0.115} {0.000} {0.090} {} {0.763} {8.777} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_10} {} {0.000} {0.000} {0.090} {0.003} {0.763} {8.777} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2095} {B} {^} {Y} {v} {} {NOR2X1} {0.092} {0.000} {0.104} {} {0.855} {8.868} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_23} {} {0.000} {0.000} {0.104} {0.002} {0.855} {8.868} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2075} {C0} {v} {Y} {^} {} {AOI221X1} {0.190} {0.000} {0.211} {} {1.045} {9.059} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_47} {} {0.000} {0.000} {0.211} {0.002} {1.045} {9.059} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2049} {A2} {^} {Y} {v} {} {AOI31X1} {0.279} {0.000} {0.243} {} {1.325} {9.338} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_71} {} {0.000} {0.000} {0.243} {0.002} {1.325} {9.338} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.014} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.014} {} {} {}
  END_CAP_CLK_PATH

END_PATH 148

PATH 149
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tick_start_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tick_start_reg} {D} {DFFHQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3079999999999998}
    {=} {Slack Time} {8.032}
  END_SLK_CLC
  SLK 8.032

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.032} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.032} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.280} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.280} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.534} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.534} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.688} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.688} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.856} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.856} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2097} {B} {v} {Y} {^} {} {NAND2X1} {0.111} {0.000} {0.110} {} {0.935} {8.967} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_28} {} {0.000} {0.000} {0.110} {0.003} {0.935} {8.967} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2087} {B} {^} {Y} {^} {} {OR2X1} {0.141} {0.000} {0.079} {} {1.076} {9.108} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_35} {} {0.000} {0.000} {0.079} {0.003} {1.076} {9.108} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2054} {A1} {^} {Y} {v} {} {AOI31X1} {0.232} {0.000} {0.239} {} {1.308} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_66} {} {0.000} {0.000} {0.239} {0.002} {1.308} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.032} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.032} {} {} {}
  END_CAP_CLK_PATH

END_PATH 149

PATH 150
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tick_start_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tick_start_reg} {D} {DFFHQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.3079999999999998}
    {=} {Slack Time} {8.032}
  END_SLK_CLC
  SLK 8.032

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.032} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.032} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[2]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.247} {0.000} {0.116} {} {0.247} {8.280} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter[2]} {} {0.000} {0.000} {0.116} {0.004} {0.247} {8.280} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g387} {A} {v} {Y} {v} {} {OR3X1} {0.254} {0.000} {0.080} {} {0.501} {8.534} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_38} {} {0.000} {0.000} {0.080} {0.002} {0.501} {8.534} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g386} {C} {v} {Y} {^} {} {NOR3X2} {0.155} {0.000} {0.195} {} {0.656} {8.688} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/empty} {} {0.000} {0.000} {0.195} {0.004} {0.656} {8.688} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2115} {B} {^} {Y} {v} {} {NOR2X1} {0.168} {0.000} {0.119} {} {0.824} {8.856} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_11} {} {0.000} {0.000} {0.119} {0.003} {0.824} {8.856} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2097} {B} {v} {Y} {^} {} {NAND2X1} {0.111} {0.000} {0.110} {} {0.935} {8.967} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_28} {} {0.000} {0.000} {0.110} {0.003} {0.935} {8.967} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2087} {B} {^} {Y} {^} {} {OR2X1} {0.141} {0.000} {0.079} {} {1.076} {9.108} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_35} {} {0.000} {0.000} {0.079} {0.003} {1.076} {9.108} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2054} {A1} {^} {Y} {v} {} {AOI31X1} {0.232} {0.000} {0.239} {} {1.308} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_66} {} {0.000} {0.000} {0.239} {0.002} {1.308} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.032} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.032} {} {} {}
  END_CAP_CLK_PATH

END_PATH 150

PATH 151
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {D} {DFFHQX8} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.169}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.331}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2509999999999994}
    {=} {Slack Time} {8.080}
  END_SLK_CLC
  SLK 8.080

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.080} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.080} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.380} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.380} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.645} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.645} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2093} {C} {v} {Y} {v} {} {OR3X1} {0.266} {0.000} {0.152} {} {0.831} {8.911} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_31} {} {0.000} {0.000} {0.152} {0.005} {0.831} {8.911} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2079} {AN} {v} {Y} {v} {} {NAND2BX1} {0.228} {0.000} {0.208} {} {1.059} {9.139} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_46} {} {0.000} {0.000} {0.208} {0.003} {1.059} {9.139} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2060} {A1} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.122} {} {1.251} {9.331} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_61} {} {0.000} {0.000} {0.122} {0.002} {1.251} {9.331} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.080} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.080} {} {} {}
  END_CAP_CLK_PATH

END_PATH 151

PATH 152
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg} {D} {DFFHQX8} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.169}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.331}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2509999999999994}
    {=} {Slack Time} {8.080}
  END_SLK_CLC
  SLK 8.080

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.080} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.080} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK} {^} {Q} {v} {} {DFFQX1} {0.300} {0.000} {0.223} {} {0.300} {8.380} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state[3]} {} {0.000} {0.000} {0.223} {0.009} {0.300} {8.380} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2118} {A} {v} {Y} {v} {} {OR2X1} {0.264} {0.000} {0.143} {} {0.564} {8.645} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_7} {} {0.000} {0.000} {0.143} {0.005} {0.564} {8.645} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2093} {C} {v} {Y} {v} {} {OR3X1} {0.266} {0.000} {0.152} {} {0.831} {8.911} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_31} {} {0.000} {0.000} {0.152} {0.005} {0.831} {8.911} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2079} {AN} {v} {Y} {v} {} {NAND2BX1} {0.228} {0.000} {0.208} {} {1.059} {9.139} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_46} {} {0.000} {0.000} {0.208} {0.003} {1.059} {9.139} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2060} {A1} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.122} {} {1.251} {9.331} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_61} {} {0.000} {0.000} {0.122} {0.002} {1.251} {9.331} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.080} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.080} {} {} {}
  END_CAP_CLK_PATH

END_PATH 152

PATH 153
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[1]} {D} {DFFQX2} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.176}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.324}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2430000000000003}
    {=} {Slack Time} {8.081}
  END_SLK_CLC
  SLK 8.081

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.081} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.081} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.397} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.397} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2607} {B} {v} {Y} {^} {} {NAND2X1} {0.192} {0.000} {0.120} {} {0.508} {8.588} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_9} {} {0.000} {0.000} {0.120} {0.003} {0.508} {8.588} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2599} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.235} {0.000} {0.267} {} {0.742} {8.823} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_18} {} {0.000} {0.000} {0.267} {0.004} {0.742} {8.823} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2583} {B} {v} {Y} {^} {} {NAND2X1} {0.186} {0.000} {0.099} {} {0.928} {9.009} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_32} {} {0.000} {0.000} {0.099} {0.002} {0.928} {9.009} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2574} {B1} {^} {Y} {v} {} {AOI22X1} {0.145} {0.000} {0.194} {} {1.073} {9.153} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_41} {} {0.000} {0.000} {0.194} {0.002} {1.073} {9.153} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2565} {B} {v} {Y} {^} {} {NOR2X1} {0.170} {0.000} {0.123} {} {1.243} {9.324} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_50} {} {0.000} {0.000} {0.123} {0.002} {1.243} {9.324} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.081} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.081} {} {} {}
  END_CAP_CLK_PATH

END_PATH 153

PATH 154
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[1]} {D} {DFFQX2} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.176}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.324}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2430000000000003}
    {=} {Slack Time} {8.081}
  END_SLK_CLC
  SLK 8.081

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.081} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.081} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.397} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.397} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2607} {B} {v} {Y} {^} {} {NAND2X1} {0.192} {0.000} {0.120} {} {0.508} {8.588} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_9} {} {0.000} {0.000} {0.120} {0.003} {0.508} {8.588} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2599} {B0} {^} {Y} {v} {} {OAI2BB1X1} {0.235} {0.000} {0.267} {} {0.742} {8.823} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_18} {} {0.000} {0.000} {0.267} {0.004} {0.742} {8.823} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2583} {B} {v} {Y} {^} {} {NAND2X1} {0.186} {0.000} {0.099} {} {0.928} {9.009} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_32} {} {0.000} {0.000} {0.099} {0.002} {0.928} {9.009} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2574} {B1} {^} {Y} {v} {} {AOI22X1} {0.145} {0.000} {0.194} {} {1.073} {9.153} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_41} {} {0.000} {0.000} {0.194} {0.002} {1.073} {9.153} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2565} {B} {v} {Y} {^} {} {NOR2X1} {0.170} {0.000} {0.123} {} {1.243} {9.324} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_50} {} {0.000} {0.000} {0.123} {0.002} {1.243} {9.324} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.081} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.081} {} {} {}
  END_CAP_CLK_PATH

END_PATH 154

PATH 155
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.169}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.331}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2409999999999997}
    {=} {Slack Time} {8.090}
  END_SLK_CLC
  SLK 8.090

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.090} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.090} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.406} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.406} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.685} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.685} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.919} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.919} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2578} {A1N} {v} {Y} {v} {} {AOI2BB2X1} {0.232} {0.000} {0.185} {} {1.061} {9.151} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_37} {} {0.000} {0.000} {0.185} {0.002} {1.061} {9.151} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2562} {A1} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.129} {} {1.241} {9.331} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_53} {} {0.000} {0.000} {0.129} {0.002} {1.241} {9.331} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.090} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.090} {} {} {}
  END_CAP_CLK_PATH

END_PATH 155

PATH 156
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[2]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.169}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.331}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2409999999999997}
    {=} {Slack Time} {8.090}
  END_SLK_CLC
  SLK 8.090

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.090} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.090} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.406} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.406} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.685} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.685} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2593} {B} {v} {Y} {v} {} {OR2X1} {0.234} {0.000} {0.175} {} {0.829} {8.919} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_25} {} {0.000} {0.000} {0.175} {0.006} {0.829} {8.919} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2578} {A1N} {v} {Y} {v} {} {AOI2BB2X1} {0.232} {0.000} {0.185} {} {1.061} {9.151} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_37} {} {0.000} {0.000} {0.185} {0.002} {1.061} {9.151} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2562} {A1} {v} {Y} {^} {} {AOI21X1} {0.180} {0.000} {0.129} {} {1.241} {9.331} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_53} {} {0.000} {0.000} {0.129} {0.002} {1.241} {9.331} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.090} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.090} {} {} {}
  END_CAP_CLK_PATH

END_PATH 156

PATH 157
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[2]} {D} {DFFQX2} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.328}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2029999999999994}
    {=} {Slack Time} {8.125}
  END_SLK_CLC
  SLK 8.125

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.125} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.125} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.278} {0.000} {0.173} {} {0.278} {8.403} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/data_bit_counter[0]} {} {0.000} {0.000} {0.173} {0.006} {0.278} {8.403} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2107} {C} {v} {Y} {v} {} {AND3XL} {0.263} {0.000} {0.268} {} {0.542} {8.666} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_20} {} {0.000} {0.000} {0.268} {0.005} {0.542} {8.666} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2073} {A1} {v} {Y} {^} {} {OAI211X1} {0.238} {0.000} {0.158} {} {0.780} {8.905} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_49} {} {0.000} {0.000} {0.158} {0.002} {0.780} {8.905} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2063} {B0} {^} {Y} {^} {} {OA21X1} {0.224} {0.000} {0.060} {} {1.004} {9.129} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_58} {} {0.000} {0.000} {0.060} {0.002} {1.004} {9.129} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2042} {A2} {^} {Y} {v} {} {AOI31X1} {0.199} {0.000} {0.229} {} {1.203} {9.328} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_75} {} {0.000} {0.000} {0.229} {0.002} {1.203} {9.328} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.125} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.125} {} {} {}
  END_CAP_CLK_PATH

END_PATH 157

PATH 158
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[2]} {D} {DFFQX2} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.328}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.2029999999999994}
    {=} {Slack Time} {8.125}
  END_SLK_CLC
  SLK 8.125

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.125} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.125} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter_reg[0]} {CK} {^} {Q} {v} {} {DFFHQX1} {0.278} {0.000} {0.173} {} {0.278} {8.403} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/data_bit_counter[0]} {} {0.000} {0.000} {0.173} {0.006} {0.278} {8.403} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2107} {C} {v} {Y} {v} {} {AND3XL} {0.263} {0.000} {0.268} {} {0.542} {8.666} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_20} {} {0.000} {0.000} {0.268} {0.005} {0.542} {8.666} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2073} {A1} {v} {Y} {^} {} {OAI211X1} {0.238} {0.000} {0.158} {} {0.780} {8.905} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_49} {} {0.000} {0.000} {0.158} {0.002} {0.780} {8.905} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2063} {B0} {^} {Y} {^} {} {OA21X1} {0.224} {0.000} {0.060} {} {1.004} {9.129} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_58} {} {0.000} {0.000} {0.060} {0.002} {1.004} {9.129} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2042} {A2} {^} {Y} {v} {} {AOI31X1} {0.199} {0.000} {0.229} {} {1.203} {9.328} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_75} {} {0.000} {0.000} {0.229} {0.002} {1.203} {9.328} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.125} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.125} {} {} {}
  END_CAP_CLK_PATH

END_PATH 158

PATH 159
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.209999999999999}
    {=} {Slack Time} {8.130}
  END_SLK_CLC
  SLK 8.130

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.130} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.130} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.243} {0.000} {0.146} {} {0.243} {8.373} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_bit_counter[0]} {} {0.000} {0.000} {0.146} {0.007} {0.243} {8.373} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2602} {B} {^} {Y} {v} {} {NAND2X1} {0.229} {0.000} {0.255} {} {0.472} {8.602} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_13} {} {0.000} {0.000} {0.255} {0.004} {0.472} {8.602} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2589} {AN} {v} {Y} {v} {} {NAND2BX1} {0.231} {0.000} {0.138} {} {0.703} {8.834} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_23} {} {0.000} {0.000} {0.138} {0.002} {0.703} {8.834} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2576} {A1} {v} {Y} {v} {} {OA21X1} {0.192} {0.000} {0.069} {} {0.895} {9.026} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_39} {} {0.000} {0.000} {0.069} {0.002} {0.895} {9.026} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2554} {B1} {v} {Y} {^} {} {OAI221X1} {0.123} {0.000} {0.177} {} {1.018} {9.148} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_55} {} {0.000} {0.000} {0.177} {0.002} {1.018} {9.148} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2546} {A1N} {^} {Y} {^} {} {AOI2BB1X1} {0.192} {0.000} {0.111} {} {1.210} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_59} {} {0.000} {0.000} {0.111} {0.002} {1.210} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.130} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.130} {} {} {}
  END_CAP_CLK_PATH

END_PATH 159

PATH 160
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.209999999999999}
    {=} {Slack Time} {8.130}
  END_SLK_CLC
  SLK 8.130

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.130} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.130} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.243} {0.000} {0.146} {} {0.243} {8.373} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_bit_counter[0]} {} {0.000} {0.000} {0.146} {0.007} {0.243} {8.373} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2602} {B} {^} {Y} {v} {} {NAND2X1} {0.229} {0.000} {0.255} {} {0.472} {8.602} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_13} {} {0.000} {0.000} {0.255} {0.004} {0.472} {8.602} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2589} {AN} {v} {Y} {v} {} {NAND2BX1} {0.231} {0.000} {0.138} {} {0.703} {8.834} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_23} {} {0.000} {0.000} {0.138} {0.002} {0.703} {8.834} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2576} {A1} {v} {Y} {v} {} {OA21X1} {0.192} {0.000} {0.069} {} {0.895} {9.026} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_39} {} {0.000} {0.000} {0.069} {0.002} {0.895} {9.026} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2554} {B1} {v} {Y} {^} {} {OAI221X1} {0.123} {0.000} {0.177} {} {1.018} {9.148} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_55} {} {0.000} {0.000} {0.177} {0.002} {1.018} {9.148} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2546} {A1N} {^} {Y} {^} {} {AOI2BB1X1} {0.192} {0.000} {0.111} {} {1.210} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_59} {} {0.000} {0.000} {0.111} {0.002} {1.210} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.130} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.130} {} {} {}
  END_CAP_CLK_PATH

END_PATH 160

PATH 161
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1440000000000001}
    {=} {Slack Time} {8.157}
  END_SLK_CLC
  SLK 8.157

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.157} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.157} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.241} {0.000} {0.142} {} {0.241} {8.397} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.142} {0.006} {0.241} {8.397} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {^} {Y} {^} {} {OR3X1} {0.149} {0.000} {0.056} {} {0.390} {8.547} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.056} {0.002} {0.390} {8.547} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {^} {Y} {v} {} {AOI31X1} {0.197} {0.000} {0.230} {} {0.587} {8.744} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.230} {0.002} {0.587} {8.744} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {v} {Y} {v} {} {NAND3BX2} {0.327} {0.000} {0.242} {} {0.914} {9.070} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.242} {0.004} {0.914} {9.070} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/g472} {C} {v} {Y} {^} {} {NOR3X1} {0.231} {0.000} {0.190} {} {1.145} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/n_43} {} {0.000} {0.000} {0.190} {0.002} {1.145} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.157} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.157} {} {} {}
  END_CAP_CLK_PATH

END_PATH 161

PATH 162
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/tick_16_16_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.199}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.301}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1440000000000001}
    {=} {Slack Time} {8.157}
  END_SLK_CLC
  SLK 8.157

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.157} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.157} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[4]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.241} {0.000} {0.142} {} {0.241} {8.397} {} {5} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter[4]} {} {0.000} {0.000} {0.142} {0.006} {0.241} {8.397} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g478} {C} {^} {Y} {^} {} {OR3X1} {0.149} {0.000} {0.056} {} {0.390} {8.547} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_40} {} {0.000} {0.000} {0.056} {0.002} {0.390} {8.547} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g476} {A2} {^} {Y} {v} {} {AOI31X1} {0.197} {0.000} {0.230} {} {0.587} {8.744} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_41} {} {0.000} {0.000} {0.230} {0.002} {0.587} {8.744} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g475} {AN} {v} {Y} {v} {} {NAND3BX2} {0.327} {0.000} {0.242} {} {0.914} {9.070} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_42} {} {0.000} {0.000} {0.242} {0.004} {0.914} {9.070} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/g472} {C} {v} {Y} {^} {} {NOR3X1} {0.231} {0.000} {0.190} {} {1.145} {9.301} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/n_43} {} {0.000} {0.000} {0.190} {0.002} {1.145} {9.301} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.157} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.157} {} {} {}
  END_CAP_CLK_PATH

END_PATH 162

PATH 163
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {D} {DFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.328}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1179999999999986}
    {=} {Slack Time} {8.210}
  END_SLK_CLC
  SLK 8.210

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.210} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.210} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.493} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.493} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.771} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.771} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2102} {B} {v} {Y} {^} {} {NOR2X1} {0.221} {0.000} {0.141} {} {0.781} {8.992} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_18} {} {0.000} {0.000} {0.141} {0.002} {0.781} {8.992} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2081} {B1} {^} {Y} {v} {} {AOI22X1} {0.168} {0.000} {0.189} {} {0.950} {9.160} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_40} {} {0.000} {0.000} {0.189} {0.002} {0.950} {9.160} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/g2070} {B} {v} {Y} {^} {} {NOR2X1} {0.168} {0.000} {0.123} {} {1.117} {9.328} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/n_51} {} {0.000} {0.000} {0.123} {0.002} {1.117} {9.328} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.210} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.210} {} {} {}
  END_CAP_CLK_PATH

END_PATH 163

PATH 164
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/state_reg[3]} {D} {DFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.328}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.1179999999999986}
    {=} {Slack Time} {8.210}
  END_SLK_CLC
  SLK 8.210

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.210} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.210} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.283} {0.000} {0.218} {} {0.283} {8.493} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_8} {} {0.000} {0.000} {0.218} {0.010} {0.283} {8.493} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2110} {B} {^} {Y} {v} {} {NAND2X1} {0.278} {0.000} {0.278} {} {0.560} {8.771} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_13} {} {0.000} {0.000} {0.278} {0.004} {0.560} {8.771} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2102} {B} {v} {Y} {^} {} {NOR2X1} {0.221} {0.000} {0.141} {} {0.781} {8.992} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_18} {} {0.000} {0.000} {0.141} {0.002} {0.781} {8.992} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2081} {B1} {^} {Y} {v} {} {AOI22X1} {0.168} {0.000} {0.189} {} {0.950} {9.160} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_40} {} {0.000} {0.000} {0.189} {0.002} {0.950} {9.160} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/g2070} {B} {v} {Y} {^} {} {NOR2X1} {0.168} {0.000} {0.123} {} {1.117} {9.328} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/n_51} {} {0.000} {0.000} {0.123} {0.002} {1.117} {9.328} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.210} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.210} {} {} {}
  END_CAP_CLK_PATH

END_PATH 164

PATH 165
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {D} {DFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.327}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.093}
    {=} {Slack Time} {8.234}
  END_SLK_CLC
  SLK 8.234

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.234} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.234} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.550} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.550} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2612} {A} {v} {Y} {^} {} {INVX1} {0.186} {0.000} {0.111} {} {0.502} {8.736} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_3} {} {0.000} {0.000} {0.111} {0.003} {0.502} {8.736} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2609} {B} {^} {Y} {v} {} {NAND2X1} {0.215} {0.000} {0.264} {} {0.718} {8.952} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_7} {} {0.000} {0.000} {0.264} {0.004} {0.718} {8.952} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2591} {B} {v} {Y} {v} {} {OR2X1} {0.240} {0.000} {0.094} {} {0.958} {9.192} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_27} {} {0.000} {0.000} {0.094} {0.003} {0.958} {9.192} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2569} {A2} {v} {Y} {^} {} {AOI31X1} {0.135} {0.000} {0.124} {} {1.093} {9.327} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_46} {} {0.000} {0.000} {0.124} {0.002} {1.093} {9.327} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.234} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.234} {} {} {}
  END_CAP_CLK_PATH

END_PATH 165

PATH 166
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {D} {DFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.173}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.327}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.093}
    {=} {Slack Time} {8.234}
  END_SLK_CLC
  SLK 8.234

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.234} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.234} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.550} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.550} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2612} {A} {v} {Y} {^} {} {INVX1} {0.186} {0.000} {0.111} {} {0.502} {8.736} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_3} {} {0.000} {0.000} {0.111} {0.003} {0.502} {8.736} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2609} {B} {^} {Y} {v} {} {NAND2X1} {0.215} {0.000} {0.264} {} {0.718} {8.952} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_7} {} {0.000} {0.000} {0.264} {0.004} {0.718} {8.952} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2591} {B} {v} {Y} {v} {} {OR2X1} {0.240} {0.000} {0.094} {} {0.958} {9.192} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_27} {} {0.000} {0.000} {0.094} {0.003} {0.958} {9.192} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2569} {A2} {v} {Y} {^} {} {AOI31X1} {0.135} {0.000} {0.124} {} {1.093} {9.327} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_46} {} {0.000} {0.000} {0.124} {0.002} {1.093} {9.327} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.234} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.234} {} {} {}
  END_CAP_CLK_PATH

END_PATH 166

PATH 167
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0879999999999992}
    {=} {Slack Time} {8.246}
  END_SLK_CLC
  SLK 8.246

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.246} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.246} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.269} {0.000} {0.193} {} {0.269} {8.515} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[0]} {} {0.000} {0.000} {0.193} {0.009} {0.269} {8.515} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2614} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.108} {} {0.420} {8.666} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_1} {} {0.000} {0.000} {0.108} {0.005} {0.420} {8.666} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2604} {B} {v} {Y} {^} {} {NOR2X1} {0.220} {0.000} {0.278} {} {0.641} {8.887} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_11} {} {0.000} {0.000} {0.278} {0.006} {0.641} {8.887} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2575} {A0} {^} {Y} {v} {} {OAI21X1} {0.276} {0.000} {0.169} {} {0.916} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_40} {} {0.000} {0.000} {0.169} {0.002} {0.916} {9.162} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2557} {A1} {v} {Y} {^} {} {AOI21X1} {0.172} {0.000} {0.124} {} {1.088} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_54} {} {0.000} {0.000} {0.124} {0.002} {1.088} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.246} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.246} {} {} {}
  END_CAP_CLK_PATH

END_PATH 167

PATH 168
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.166}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.334}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.0879999999999992}
    {=} {Slack Time} {8.246}
  END_SLK_CLC
  SLK 8.246

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.246} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.246} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.269} {0.000} {0.193} {} {0.269} {8.515} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[0]} {} {0.000} {0.000} {0.193} {0.009} {0.269} {8.515} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2614} {A} {^} {Y} {v} {} {INVX2} {0.151} {0.000} {0.108} {} {0.420} {8.666} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_1} {} {0.000} {0.000} {0.108} {0.005} {0.420} {8.666} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2604} {B} {v} {Y} {^} {} {NOR2X1} {0.220} {0.000} {0.278} {} {0.641} {8.887} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_11} {} {0.000} {0.000} {0.278} {0.006} {0.641} {8.887} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2575} {A0} {^} {Y} {v} {} {OAI21X1} {0.276} {0.000} {0.169} {} {0.916} {9.162} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_40} {} {0.000} {0.000} {0.169} {0.002} {0.916} {9.162} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2557} {A1} {v} {Y} {^} {} {AOI21X1} {0.172} {0.000} {0.124} {} {1.088} {9.334} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_54} {} {0.000} {0.000} {0.124} {0.002} {1.088} {9.334} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.246} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.246} {} {} {}
  END_CAP_CLK_PATH

END_PATH 168

PATH 169
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/tick_start_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/tick_start_reg} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.036999999999999}
    {=} {Slack Time} {8.303}
  END_SLK_CLC
  SLK 8.303

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.303} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.303} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.619} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.619} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.898} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.898} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2587} {C} {v} {Y} {^} {} {NOR3X1} {0.218} {0.000} {0.244} {} {0.813} {9.116} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_31} {} {0.000} {0.000} {0.244} {0.003} {0.813} {9.116} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/g2570} {A1N} {^} {Y} {^} {} {AOI2BB1X1} {0.224} {0.000} {0.111} {} {1.037} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/n_45} {} {0.000} {0.000} {0.111} {0.002} {1.037} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.303} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.303} {} {} {}
  END_CAP_CLK_PATH

END_PATH 169

PATH 170
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/tick_start_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/tick_start_reg} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {Q} {DFFQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.160}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.340}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {1.036999999999999}
    {=} {Slack Time} {8.303}
  END_SLK_CLC
  SLK 8.303

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.303} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.303} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[2]} {CK} {^} {Q} {v} {} {DFFQX1} {0.316} {0.000} {0.253} {} {0.316} {8.619} {} {8} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state[2]} {} {0.000} {0.000} {0.253} {0.010} {0.316} {8.619} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2605} {A} {v} {Y} {v} {} {OR2X1} {0.279} {0.000} {0.146} {} {0.595} {8.898} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_10} {} {0.000} {0.000} {0.146} {0.005} {0.595} {8.898} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2587} {C} {v} {Y} {^} {} {NOR3X1} {0.218} {0.000} {0.244} {} {0.813} {9.116} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_31} {} {0.000} {0.000} {0.244} {0.003} {0.813} {9.116} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/g2570} {A1N} {^} {Y} {^} {} {AOI2BB1X1} {0.224} {0.000} {0.111} {} {1.037} {9.340} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/n_45} {} {0.000} {0.000} {0.111} {0.002} {1.037} {9.340} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.303} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.303} {} {} {}
  END_CAP_CLK_PATH

END_PATH 170

PATH 171
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.171}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.329}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7309999999999999}
    {=} {Slack Time} {8.598}
  END_SLK_CLC
  SLK 8.598

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.598} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {v} {} {DFFHQX1} {0.282} {0.000} {0.180} {} {0.282} {8.880} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.180} {0.007} {0.282} {8.880} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g605} {S0} {v} {Y} {v} {} {MXI2XL} {0.243} {0.000} {0.255} {} {0.525} {9.123} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_2} {} {0.000} {0.000} {0.255} {0.002} {0.525} {9.123} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g583} {B} {v} {Y} {^} {} {NOR2X1} {0.206} {0.000} {0.134} {} {0.731} {9.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_24} {} {0.000} {0.000} {0.134} {0.002} {0.731} {9.329} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.598} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.598} {} {} {}
  END_CAP_CLK_PATH

END_PATH 171

PATH 172
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[0]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[0]} {D} {DFFHQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.171}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.329}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.7309999999999999}
    {=} {Slack Time} {8.598}
  END_SLK_CLC
  SLK 8.598

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.598} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.598} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {v} {} {DFFHQX1} {0.282} {0.000} {0.180} {} {0.282} {8.880} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.180} {0.007} {0.282} {8.880} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g605} {S0} {v} {Y} {v} {} {MXI2XL} {0.243} {0.000} {0.255} {} {0.525} {9.123} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_2} {} {0.000} {0.000} {0.255} {0.002} {0.525} {9.123} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g583} {B} {v} {Y} {^} {} {NOR2X1} {0.206} {0.000} {0.134} {} {0.731} {9.329} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_24} {} {0.000} {0.000} {0.134} {0.002} {0.731} {9.329} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.598} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.598} {} {} {}
  END_CAP_CLK_PATH

END_PATH 172

PATH 173
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 173

PATH 174
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 174

PATH 175
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 175

PATH 176
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 176

PATH 177
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 177

PATH 178
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 178

PATH 179
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 179

PATH 180
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 180

PATH 181
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 181

PATH 182
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 182

PATH 183
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 183

PATH 184
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 184

PATH 185
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 185

PATH 186
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.205}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.4250000000000007}
    {=} {Slack Time} {8.780}
  END_SLK_CLC
  SLK 8.780

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.780} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.250} {0.000} {0.159} {} {0.250} {9.030} {} {4} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_valid_to_buffer} {} {0.000} {0.000} {0.159} {0.007} {0.250} {9.030} {} {} {}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g606} {B} {^} {Y} {v} {} {NAND2BX4} {0.175} {0.000} {0.178} {} {0.425} {9.205} {} {7} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/n_1} {} {0.000} {0.000} {0.178} {0.009} {0.425} {9.205} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.780} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.780} {} {} {}
  END_CAP_CLK_PATH

END_PATH 186

PATH 187
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.278}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.222}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.37299999999999933}
    {=} {Slack Time} {8.849}
  END_SLK_CLC
  SLK 8.849

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.849} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.849} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK} {^} {Q} {^} {} {SDFFQX1} {0.214} {0.000} {0.094} {} {0.214} {9.063} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out} {} {0.000} {0.000} {0.094} {0.004} {0.214} {9.063} {} {} {}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g952} {AN} {^} {Y} {^} {} {NOR2BX1} {0.159} {0.000} {0.104} {} {0.373} {9.222} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/n_5} {} {0.000} {0.000} {0.104} {0.002} {0.373} {9.222} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.849} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.849} {} {} {}
  END_CAP_CLK_PATH

END_PATH 187

PATH 188
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.278}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.222}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.37299999999999933}
    {=} {Slack Time} {8.849}
  END_SLK_CLC
  SLK 8.849

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.849} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.849} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK} {^} {Q} {^} {} {SDFFQX1} {0.214} {0.000} {0.094} {} {0.214} {9.063} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out} {} {0.000} {0.000} {0.094} {0.004} {0.214} {9.063} {} {} {}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g952} {AN} {^} {Y} {^} {} {NOR2BX1} {0.159} {0.000} {0.104} {} {0.373} {9.222} {} {1} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/n_5} {} {0.000} {0.000} {0.104} {0.002} {0.373} {9.222} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.849} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.849} {} {} {}
  END_CAP_CLK_PATH

END_PATH 188

PATH 189
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {SE} {SDFFQX1} {v} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {Q} {DFFQX2} {v} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.206}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.28800000000000026}
    {=} {Slack Time} {8.918}
  END_SLK_CLC
  SLK 8.918

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {8.918} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.918} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {CK} {^} {Q} {v} {} {DFFQX2} {0.288} {0.000} {0.177} {} {0.288} {9.206} {} {11} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable} {} {0.000} {0.000} {0.177} {0.013} {0.288} {9.206} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-8.918} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.918} {} {} {}
  END_CAP_CLK_PATH

END_PATH 189

PATH 190
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {SE} {SDFFQX1} {v} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {Q} {DFFQX2} {v} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.206}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.28800000000000026}
    {=} {Slack Time} {8.918}
  END_SLK_CLC
  SLK 8.918

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {8.918} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {8.918} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable_reg} {CK} {^} {Q} {v} {} {DFFQX2} {0.288} {0.000} {0.177} {} {0.288} {9.206} {} {11} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/buffer_rd_enable} {} {0.000} {0.000} {0.177} {0.013} {0.288} {9.206} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-8.918} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-8.918} {} {} {}
  END_CAP_CLK_PATH

END_PATH 190

PATH 191
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[5]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 191

PATH 192
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[2]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 192

PATH 193
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[4]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 193

PATH 194
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[7]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 194

PATH 195
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[6]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 195

PATH 196
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[3]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 196

PATH 197
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[5]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 197

PATH 198
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[2]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 198

PATH 199
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[4]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 199

PATH 200
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[7]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 200

PATH 201
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[6]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 201

PATH 202
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.271}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.229}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.017}
  END_SLK_CLC
  SLK 9.017

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.017} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.229} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[3]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.229} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.017} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.017} {} {} {}
  END_CAP_CLK_PATH

END_PATH 202

PATH 203
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[4]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 203

PATH 204
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[1]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 204

PATH 205
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[3]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 205

PATH 206
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[7]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 206

PATH 207
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[6]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 207

PATH 208
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[5]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 208

PATH 209
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {Q} {SDFFQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory[2]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 209

PATH 210
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[4]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[4]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 210

PATH 211
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[1]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[1]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 211

PATH 212
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[3]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[3]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 212

PATH 213
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[7]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 213

PATH 214
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[6]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[6]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 214

PATH 215
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[5]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[5]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 215

PATH 216
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {Q} {SDFFQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.230}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.21199999999999974}
    {=} {Slack Time} {9.018}
  END_SLK_CLC
  SLK 9.018

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.018} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[2]} {CK} {^} {Q} {^} {} {SDFFQX1} {0.212} {0.000} {0.090} {} {0.212} {9.230} {} {3} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory[2]} {} {0.000} {0.000} {0.090} {0.004} {0.212} {9.230} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.018} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.018} {} {} {}
  END_CAP_CLK_PATH

END_PATH 216

PATH 217
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {D} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.261}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.239}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.20199999999999996}
    {=} {Slack Time} {9.037}
  END_SLK_CLC
  SLK 9.037

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.037} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.037} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.202} {0.000} {0.072} {} {0.202} {9.239} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer} {} {0.000} {0.000} {0.072} {0.003} {0.202} {9.239} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.037} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.037} {} {} {}
  END_CAP_CLK_PATH

END_PATH 217

PATH 218
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {CK}
  ENDPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/memory_reg[7]} {D} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.261}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.239}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.20199999999999996}
    {=} {Slack Time} {9.037}
  END_SLK_CLC
  SLK 9.037

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.037} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.037} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer_reg} {CK} {^} {Q} {^} {} {DFFHQX1} {0.202} {0.000} {0.072} {} {0.202} {9.239} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/data_out_to_buffer} {} {0.000} {0.000} {0.072} {0.003} {0.202} {9.239} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.037} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.037} {} {} {}
  END_CAP_CLK_PATH

END_PATH 218

PATH 219
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {SI} {SDFFQX1} {^} {leading} {clk_b} {clk_b(C)(P)}
  BEGINPT {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_b} {clk_b(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.258}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.242}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.19900000000000162}
    {=} {Slack Time} {9.043}
  END_SLK_CLC
  SLK 9.043

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {9.043} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.043} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.200} {0.000} {0.068} {} {0.200} {9.242} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory[0]} {} {0.000} {0.000} {0.068} {0.003} {0.200} {9.242} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_b} {^} {} {} {} {} {} {} {} {} {0.000} {-9.043} {} {} {}
    NET {} {} {} {} {} {clk_b} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.043} {} {} {}
  END_CAP_CLK_PATH

END_PATH 219

PATH 220
  VIEW default
  CHECK_TYPE {Setup Check}
  REF {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {CK}
  ENDPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/data_serial_out_reg} {SI} {SDFFQX1} {^} {leading} {clk_a} {clk_a(C)(P)}
  BEGINPT {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {Q} {DFFHQX1} {^} {leading} {clk_a} {clk_a(D)(P) }
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {Setup} {0.258}
    {+} {Phase Shift} {10.000}
    {-} {Uncertainty} {0.500}
    {=} {Required Time} {9.242}
  END_REQ_CLC

  SLK_CLC
    {-} {Arrival Time} {0.19900000000000162}
    {=} {Slack Time} {9.043}
  END_SLK_CLC
  SLK 9.043

  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC

  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {9.043} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {9.043} {} {} {}
  END_LAUNCH_CLK_PATH

  DATA_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    INST {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]} {CK} {^} {Q} {^} {} {DFFHQX1} {0.200} {0.000} {0.068} {} {0.200} {9.242} {} {2} {}
    NET {} {} {} {} {} {ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory[0]} {} {0.000} {0.000} {0.068} {0.003} {0.200} {9.242} {} {} {}
  END_DATA_PATH

  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC

  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk_a} {^} {} {} {} {} {} {} {} {} {0.000} {-9.043} {} {} {}
    NET {} {} {} {} {} {clk_a} {} {0.000} {0.000} {0.000} {0.017} {0.000} {-9.043} {} {} {}
  END_CAP_CLK_PATH

END_PATH 220

