{"top":"global.unsharp",
"namespaces":{
  "global":{
    "modules":{
      "blur_unnormalized_stencil_clkwrk_dsa6_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_blur_unnormalized_stencil_write.0","self.op_hcompute_blur_unnormalized_stencil_1_read.0"]
        ]
      },
      "blur_unnormalized_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_ratio_stencil_read.0","self.op_hcompute_blur_unnormalized_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write.0","inner_compute.out_blur_unnormalized_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read",["Array",25,["Array",16,"BitIn"]]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil_1"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in1_gray_stencil.0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.10","inner_compute.in1_gray_stencil.10"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.11","inner_compute.in1_gray_stencil.11"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.12","inner_compute.in1_gray_stencil.12"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.13","inner_compute.in1_gray_stencil.13"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.14","inner_compute.in1_gray_stencil.14"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.15","inner_compute.in1_gray_stencil.15"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.16","inner_compute.in1_gray_stencil.16"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.17","inner_compute.in1_gray_stencil.17"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.18","inner_compute.in1_gray_stencil.18"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.19","inner_compute.in1_gray_stencil.19"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.1","inner_compute.in1_gray_stencil.1"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.20","inner_compute.in1_gray_stencil.20"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.21","inner_compute.in1_gray_stencil.21"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.22","inner_compute.in1_gray_stencil.22"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.23","inner_compute.in1_gray_stencil.23"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.24","inner_compute.in1_gray_stencil.24"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.2","inner_compute.in1_gray_stencil.2"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.3","inner_compute.in1_gray_stencil.3"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.4","inner_compute.in1_gray_stencil.4"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.5","inner_compute.in1_gray_stencil.5"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.6","inner_compute.in1_gray_stencil.6"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.7","inner_compute.in1_gray_stencil.7"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.8","inner_compute.in1_gray_stencil.8"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.9","inner_compute.in1_gray_stencil.9"],
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write.0","inner_compute.out_blur_unnormalized_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_gray_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_gray_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_gray_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.1","inner_compute.in0_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.2","inner_compute.in0_hw_input_global_wrapper_stencil.2"],
          ["self.gray_stencil_op_hcompute_gray_stencil_write.0","inner_compute.out_gray_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_ratio_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_ratio_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.gray_stencil_op_hcompute_ratio_stencil_read.0","inner_compute.in1_gray_stencil.0"],
          ["self.ratio_stencil_op_hcompute_ratio_stencil_write.0","inner_compute.out_ratio_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "gray_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",25,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_gray_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_gray_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_gray_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[251],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[256],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_gray_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_gray_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[251],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[48],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[256],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[256],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_gray_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_gray_stencil_BANK_0.chain_chain_en","chain_en_const_U1.out"],
          ["ub_gray_stencil_BANK_1.chain_chain_en","chain_en_const_U3.out"],
          ["self.clk","d_reg__U10.clk"],
          ["d_reg__U9.out","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.8","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.7","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["ub_gray_stencil_BANK_1.data_out_0","d_reg__U12.in"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.5","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["d_reg__U14.in","d_reg__U13.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.4","d_reg__U13.out"],
          ["self.op_hcompute_ratio_stencil_read.0","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.3","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.2","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["ub_gray_stencil_BANK_0.data_out_0","d_reg__U16.in"],
          ["d_reg__U17.in","d_reg__U16.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.24","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["d_reg__U18.in","d_reg__U17.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.23","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.22","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.21","d_reg__U19.out"],
          ["self.clk","d_reg__U20.clk"],
          ["ub_gray_stencil_BANK_0.data_out_1","d_reg__U20.in"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.19","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["d_reg__U22.in","d_reg__U21.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.18","d_reg__U21.out"],
          ["self.clk","d_reg__U22.clk"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.11","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","d_reg__U23.out"],
          ["self.clk","d_reg__U4.clk"],
          ["self.op_hcompute_gray_stencil_write.0","d_reg__U4.in"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.16","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.15","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.14","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.13","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["ub_gray_stencil_BANK_1.data_out_1","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.10","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.9","d_reg__U9.out"],
          ["ub_gray_stencil_BANK_0.clk","self.clk"],
          ["ub_gray_stencil_BANK_1.clk","self.clk"],
          ["ub_gray_stencil_BANK_1.data_out_1","self.op_hcompute_blur_unnormalized_stencil_1_read.12"],
          ["self.op_hcompute_gray_stencil_write.0","self.op_hcompute_blur_unnormalized_stencil_1_read.17"],
          ["ub_gray_stencil_BANK_0.data_out_0","self.op_hcompute_blur_unnormalized_stencil_1_read.1"],
          ["ub_gray_stencil_BANK_0.data_out_1","self.op_hcompute_blur_unnormalized_stencil_1_read.20"],
          ["ub_gray_stencil_BANK_1.data_out_0","self.op_hcompute_blur_unnormalized_stencil_1_read.6"],
          ["ub_gray_stencil_BANK_0.data_in_0","self.op_hcompute_gray_stencil_write.0"],
          ["ub_gray_stencil_BANK_1.data_in_0","self.op_hcompute_gray_stencil_write.0"],
          ["ub_gray_stencil_BANK_0.flush","self.reset"],
          ["ub_gray_stencil_BANK_1.flush","self.reset"],
          ["ub_gray_stencil_BANK_0_clk_en_const.out","ub_gray_stencil_BANK_0.clk_en"],
          ["ub_gray_stencil_BANK_0_clk_en_const.out","ub_gray_stencil_BANK_0.rst_n"],
          ["ub_gray_stencil_BANK_1_clk_en_const.out","ub_gray_stencil_BANK_1.clk_en"],
          ["ub_gray_stencil_BANK_1_clk_en_const.out","ub_gray_stencil_BANK_1.rst_n"]
        ]
      },
      "hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_unnormalized_stencil","const_p0__427.out"]
        ]
      },
      "hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",25,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_513_516_517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_517_520_521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_521_523_524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_524_526_527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_527_529_530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_530_533_534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_534_537_538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_538_540_541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_541_543_544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_544_546_547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_547_549_550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_550_553_554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_554_556_557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_557_559_560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_560_562_563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_563_565_566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_566_568_569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_569_571_572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_572_574_575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_575_577_578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_578_580_581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_581_583_584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_584_586_587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_587_589_590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_unnormalized_stencil_1_512_513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p14__531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p14__531$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p14__531$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p14__531$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p17__535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p17__535$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p17__535$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p17__535$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p21__551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const_p3__510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_p3__510$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_p3__510$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_p3__510$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_p7__514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__514$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p8__518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_p8__518$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_p8__518$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_p8__518$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_gray_stencil_10_514_542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_11_518_545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_12_535_548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_13_551_552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_14_535_555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_15_518_558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_16_514_561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_17_531_564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_18_535_567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_19_531_570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_1_510_511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_20_514_573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_21_510_576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_22_514_579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_23_518_582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_24_514_585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_25_510_588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_2_514_515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_3_518_519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_4_514_522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_5_510_525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_6_514_528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_7_531_532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_8_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_9_531_539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_blur_unnormalized_stencil_1_512_513.out","add_513_516_517.in0"],
          ["mul_gray_stencil_2_514_515.out","add_513_516_517.in1"],
          ["add_517_520_521.in0","add_513_516_517.out"],
          ["mul_gray_stencil_3_518_519.out","add_517_520_521.in1"],
          ["add_521_523_524.in0","add_517_520_521.out"],
          ["mul_gray_stencil_4_514_522.out","add_521_523_524.in1"],
          ["add_524_526_527.in0","add_521_523_524.out"],
          ["mul_gray_stencil_5_510_525.out","add_524_526_527.in1"],
          ["add_527_529_530.in0","add_524_526_527.out"],
          ["mul_gray_stencil_6_514_528.out","add_527_529_530.in1"],
          ["add_530_533_534.in0","add_527_529_530.out"],
          ["mul_gray_stencil_7_531_532.out","add_530_533_534.in1"],
          ["add_534_537_538.in0","add_530_533_534.out"],
          ["mul_gray_stencil_8_535_536.out","add_534_537_538.in1"],
          ["add_538_540_541.in0","add_534_537_538.out"],
          ["mul_gray_stencil_9_531_539.out","add_538_540_541.in1"],
          ["add_541_543_544.in0","add_538_540_541.out"],
          ["mul_gray_stencil_10_514_542.out","add_541_543_544.in1"],
          ["add_544_546_547.in0","add_541_543_544.out"],
          ["mul_gray_stencil_11_518_545.out","add_544_546_547.in1"],
          ["add_547_549_550.in0","add_544_546_547.out"],
          ["mul_gray_stencil_12_535_548.out","add_547_549_550.in1"],
          ["add_550_553_554.in0","add_547_549_550.out"],
          ["mul_gray_stencil_13_551_552.out","add_550_553_554.in1"],
          ["add_554_556_557.in0","add_550_553_554.out"],
          ["mul_gray_stencil_14_535_555.out","add_554_556_557.in1"],
          ["add_557_559_560.in0","add_554_556_557.out"],
          ["mul_gray_stencil_15_518_558.out","add_557_559_560.in1"],
          ["add_560_562_563.in0","add_557_559_560.out"],
          ["mul_gray_stencil_16_514_561.out","add_560_562_563.in1"],
          ["add_563_565_566.in0","add_560_562_563.out"],
          ["mul_gray_stencil_17_531_564.out","add_563_565_566.in1"],
          ["add_566_568_569.in0","add_563_565_566.out"],
          ["mul_gray_stencil_18_535_567.out","add_566_568_569.in1"],
          ["add_569_571_572.in0","add_566_568_569.out"],
          ["mul_gray_stencil_19_531_570.out","add_569_571_572.in1"],
          ["add_572_574_575.in0","add_569_571_572.out"],
          ["mul_gray_stencil_20_514_573.out","add_572_574_575.in1"],
          ["add_575_577_578.in0","add_572_574_575.out"],
          ["mul_gray_stencil_21_510_576.out","add_575_577_578.in1"],
          ["add_578_580_581.in0","add_575_577_578.out"],
          ["mul_gray_stencil_22_514_579.out","add_578_580_581.in1"],
          ["add_581_583_584.in0","add_578_580_581.out"],
          ["mul_gray_stencil_23_518_582.out","add_581_583_584.in1"],
          ["add_584_586_587.in0","add_581_583_584.out"],
          ["mul_gray_stencil_24_514_585.out","add_584_586_587.in1"],
          ["add_587_589_590.in0","add_584_586_587.out"],
          ["mul_gray_stencil_25_510_588.out","add_587_589_590.in1"],
          ["self.out_blur_unnormalized_stencil","add_587_589_590.out"],
          ["self.in0_blur_unnormalized_stencil.0","add_blur_unnormalized_stencil_1_512_513.in0"],
          ["mul_gray_stencil_1_510_511.out","add_blur_unnormalized_stencil_1_512_513.in1"],
          ["mul_gray_stencil_9_531_539.in1","const_p14__531$1.out"],
          ["mul_gray_stencil_17_531_564.in1","const_p14__531$2.out"],
          ["mul_gray_stencil_19_531_570.in1","const_p14__531$3.out"],
          ["mul_gray_stencil_7_531_532.in1","const_p14__531.out"],
          ["mul_gray_stencil_12_535_548.in1","const_p17__535$1.out"],
          ["mul_gray_stencil_14_535_555.in1","const_p17__535$2.out"],
          ["mul_gray_stencil_18_535_567.in1","const_p17__535$3.out"],
          ["mul_gray_stencil_8_535_536.in1","const_p17__535.out"],
          ["mul_gray_stencil_13_551_552.in1","const_p21__551.out"],
          ["mul_gray_stencil_5_510_525.in1","const_p3__510$1.out"],
          ["mul_gray_stencil_21_510_576.in1","const_p3__510$2.out"],
          ["mul_gray_stencil_25_510_588.in1","const_p3__510$3.out"],
          ["mul_gray_stencil_1_510_511.in1","const_p3__510.out"],
          ["mul_gray_stencil_4_514_522.in1","const_p7__514$1.out"],
          ["mul_gray_stencil_6_514_528.in1","const_p7__514$2.out"],
          ["mul_gray_stencil_10_514_542.in1","const_p7__514$3.out"],
          ["mul_gray_stencil_16_514_561.in1","const_p7__514$4.out"],
          ["mul_gray_stencil_20_514_573.in1","const_p7__514$5.out"],
          ["mul_gray_stencil_22_514_579.in1","const_p7__514$6.out"],
          ["mul_gray_stencil_24_514_585.in1","const_p7__514$7.out"],
          ["mul_gray_stencil_2_514_515.in1","const_p7__514.out"],
          ["mul_gray_stencil_11_518_545.in1","const_p8__518$1.out"],
          ["mul_gray_stencil_15_518_558.in1","const_p8__518$2.out"],
          ["mul_gray_stencil_23_518_582.in1","const_p8__518$3.out"],
          ["mul_gray_stencil_3_518_519.in1","const_p8__518.out"],
          ["self.in1_gray_stencil.1","mul_gray_stencil_10_514_542.in0"],
          ["self.in1_gray_stencil.2","mul_gray_stencil_11_518_545.in0"],
          ["self.in1_gray_stencil.3","mul_gray_stencil_12_535_548.in0"],
          ["self.in1_gray_stencil.4","mul_gray_stencil_13_551_552.in0"],
          ["self.in1_gray_stencil.5","mul_gray_stencil_14_535_555.in0"],
          ["self.in1_gray_stencil.6","mul_gray_stencil_15_518_558.in0"],
          ["self.in1_gray_stencil.7","mul_gray_stencil_16_514_561.in0"],
          ["self.in1_gray_stencil.8","mul_gray_stencil_17_531_564.in0"],
          ["self.in1_gray_stencil.9","mul_gray_stencil_18_535_567.in0"],
          ["self.in1_gray_stencil.10","mul_gray_stencil_19_531_570.in0"],
          ["self.in1_gray_stencil.0","mul_gray_stencil_1_510_511.in0"],
          ["self.in1_gray_stencil.12","mul_gray_stencil_20_514_573.in0"],
          ["self.in1_gray_stencil.13","mul_gray_stencil_21_510_576.in0"],
          ["self.in1_gray_stencil.14","mul_gray_stencil_22_514_579.in0"],
          ["self.in1_gray_stencil.15","mul_gray_stencil_23_518_582.in0"],
          ["self.in1_gray_stencil.16","mul_gray_stencil_24_514_585.in0"],
          ["self.in1_gray_stencil.17","mul_gray_stencil_25_510_588.in0"],
          ["self.in1_gray_stencil.11","mul_gray_stencil_2_514_515.in0"],
          ["self.in1_gray_stencil.18","mul_gray_stencil_3_518_519.in0"],
          ["self.in1_gray_stencil.19","mul_gray_stencil_4_514_522.in0"],
          ["self.in1_gray_stencil.20","mul_gray_stencil_5_510_525.in0"],
          ["self.in1_gray_stencil.21","mul_gray_stencil_6_514_528.in0"],
          ["self.in1_gray_stencil.22","mul_gray_stencil_7_531_532.in0"],
          ["self.in1_gray_stencil.23","mul_gray_stencil_8_535_536.in0"],
          ["self.in1_gray_stencil.24","mul_gray_stencil_9_531_539.in0"]
        ]
      },
      "hcompute_gray_stencil":{
        "type":["Record",[
          ["out_gray_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_404_409_410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_406_408_409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p150__403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const_p29__405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "const_p77__407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004d"]}
          },
          "const_p8__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "lshr_410_411_412":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_1_403_404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_405_406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_407_408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_403_404.out","add_404_409_410.in0"],
          ["add_406_408_409.out","add_404_409_410.in1"],
          ["lshr_410_411_412.in0","add_404_409_410.out"],
          ["mul_hw_input_global_wrapper_stencil_2_405_406.out","add_406_408_409.in0"],
          ["mul_hw_input_global_wrapper_stencil_3_407_408.out","add_406_408_409.in1"],
          ["mul_hw_input_global_wrapper_stencil_1_403_404.in1","const_p150__403.out"],
          ["mul_hw_input_global_wrapper_stencil_2_405_406.in1","const_p29__405.out"],
          ["mul_hw_input_global_wrapper_stencil_3_407_408.in1","const_p77__407.out"],
          ["lshr_410_411_412.in1","const_p8__411.out"],
          ["self.out_gray_stencil","lshr_410_411_412.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_403_404.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_405_406.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_407_408.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_773_774_775":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_775_776_777":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_775_776_777.in1","const_p255__776.out"],
          ["lshr_773_774_775.in1","const_p5__774.out"],
          ["mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_773.out","lshr_773_774_775.in0"],
          ["umin_775_776_777.in0","lshr_773_774_775.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_773.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_773.in1"],
          ["umin_775_776_777.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_790_791_792":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_792_793_794":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_792_793_794.in1","const_p255__793.out"],
          ["lshr_790_791_792.in1","const_p5__791.out"],
          ["mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_790.out","lshr_790_791_792.in0"],
          ["umin_792_793_794.in0","lshr_790_791_792.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_790.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_790.in1"],
          ["umin_792_793_794.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_807_808_809":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_809_810_811":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_809_810_811.in1","const_p255__810.out"],
          ["lshr_807_808_809.in1","const_p5__808.out"],
          ["mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_807.out","lshr_807_808_809.in0"],
          ["umin_809_810_811.in0","lshr_807_808_809.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_807.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_807.in1"],
          ["umin_809_810_811.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_ratio_stencil":{
        "type":["Record",[
          ["out_ratio_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_blur_unnormalized_stencil_2_729_730":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p0__736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p255__744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p32__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "const_p8__729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_726_727_728":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_738_739_740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_735_736_737":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_733_734_735":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_728_732_733":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "udiv_740_742_743":{
            "genref":"coreir.udiv",
            "genargs":{"width":["Int",16]}
          },
          "umax_gray_stencil_26_741_742":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_743_744_745":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_unnormalized_stencil.0","ashr_blur_unnormalized_stencil_2_729_730.in0"],
          ["const_p8__729.out","ashr_blur_unnormalized_stencil_2_729_730.in1"],
          ["sub_728_732_733.in1","ashr_blur_unnormalized_stencil_2_729_730.out"],
          ["smax_735_736_737.in1","const_p0__736.out"],
          ["umax_gray_stencil_26_741_742.in1","const_p1__741.out"],
          ["smin_733_734_735.in1","const_p255__734.out"],
          ["umin_743_744_745.in1","const_p255__744.out"],
          ["mul_726_727_728.in1","const_p2__727.out"],
          ["mul_738_739_740.in1","const_p32__739.out"],
          ["self.in1_gray_stencil.0","mul_726_727_728.in0"],
          ["sub_728_732_733.in0","mul_726_727_728.out"],
          ["smax_735_736_737.out","mul_738_739_740.in0"],
          ["udiv_740_742_743.in0","mul_738_739_740.out"],
          ["umax_gray_stencil_26_741_742.in0","self.in1_gray_stencil.0"],
          ["umin_743_744_745.out","self.out_ratio_stencil"],
          ["smin_733_734_735.out","smax_735_736_737.in0"],
          ["sub_728_732_733.out","smin_733_734_735.in0"],
          ["umax_gray_stencil_26_741_742.out","udiv_740_742_743.in1"],
          ["umin_743_744_745.in0","udiv_740_742_743.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_gray_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_gray_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U27":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.chain_chain_en","chain_en_const_U25.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.chain_chain_en","chain_en_const_U27.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.chain_chain_en","chain_en_const_U29.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","self.op_hcompute_gray_stencil_read.0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","self.op_hcompute_gray_stencil_read.1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_gray_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U49":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U48":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U54":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U53":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U55":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U35":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U31":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ratio_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "unsharp":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U51":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_unnormalized_stencil":{
            "modref":"global.blur_unnormalized_stencil_ub"
          },
          "blur_unnormalized_stencil_clkwrk_dsa6":{
            "modref":"global.blur_unnormalized_stencil_clkwrk_dsa6_ub"
          },
          "gray_stencil":{
            "modref":"global.gray_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_blur_unnormalized_stencil":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil"
          },
          "op_hcompute_blur_unnormalized_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil_1"
          },
          "op_hcompute_gray_stencil":{
            "modref":"global.cu_op_hcompute_gray_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U49"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U47"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U48"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U44"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U42"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U43"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U45"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U54"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U53"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U55"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U36"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U35"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U37"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U32"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U31"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U33"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U40"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U39"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U41"
          },
          "op_hcompute_ratio_stencil":{
            "modref":"global.cu_op_hcompute_ratio_stencil"
          },
          "ratio_stencil":{
            "modref":"global.ratio_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U46.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U46.in"],
          ["self.clk","_U51.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U51.in"],
          ["self.clk","_U56.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U56.in"],
          ["self.clk","blur_unnormalized_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write"],
          ["op_hcompute_ratio_stencil.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read","blur_unnormalized_stencil.op_hcompute_ratio_stencil_read"],
          ["self.reset","blur_unnormalized_stencil.reset"],
          ["self.clk","blur_unnormalized_stencil_clkwrk_dsa6.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read","blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write","blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_write"],
          ["self.reset","blur_unnormalized_stencil_clkwrk_dsa6.reset"],
          ["self.clk","gray_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read","gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_gray_stencil.gray_stencil_op_hcompute_gray_stencil_write","gray_stencil.op_hcompute_gray_stencil_write"],
          ["op_hcompute_ratio_stencil.gray_stencil_op_hcompute_ratio_stencil_read","gray_stencil.op_hcompute_ratio_stencil_read"],
          ["self.reset","gray_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_gray_stencil.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_gray_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_output_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1.clk"],
          ["self.clk","op_hcompute_gray_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.ratio_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.ratio_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.ratio_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_ratio_stencil.clk"],
          ["ratio_stencil.op_hcompute_ratio_stencil_write","op_hcompute_ratio_stencil.ratio_stencil_op_hcompute_ratio_stencil_write"],
          ["self.clk","ratio_stencil.clk"],
          ["self.reset","ratio_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
