$date
	Mon Feb 19 12:05:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module quesfour_tb $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var reg 1 # P $end
$var reg 1 $ Q $end
$var reg 1 % R $end
$scope module inst $end
$var wire 1 ! C $end
$var wire 1 & P $end
$var wire 1 ' Q $end
$var wire 1 ( R $end
$var wire 1 " S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
0%
0(
1$
1'
#30
1!
0"
1%
1(
#40
0!
1"
0%
0(
0$
0'
1#
1&
#50
0"
1!
1%
1(
#60
0%
0(
1$
1'
#70
1"
1%
1(
#80
