#!/usr/bin/env python3
# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT
#
# tests/parity/gfx1250_lowering_emit.py -- Python reference emitter for the
# gfx1250 lowering surface.
#
# gfx1250 kernels are authored in Python (there is no cpp/instances/gfx1250/),
# so no instance-builder family in this gate exercises the gfx1250 *lowerer*.
# That left the target-specific places Gfx1250Backend diverges from its Gfx12RdnaBackend
# parent covered only by the ROCKE_BACKEND=both pytest lane, and invisible to
# check_byte_identity.py -- the tree's stated definition-of-done. This family
# closes that: one config per divergence, built from the smallest kernel that
# reaches it, byte-compared against gfx1250_lowering_emit.c.
#
# The gfx950 twins are deliberately included. Several divergences are a
# *choice between two encodings*, so a lowering that ignored the backend and
# always picked the gfx1250 form would still pass a gfx1250-only family. Pairing
# each with its gfx950 counterpart pins both sides of the choice.
#
# arch is per-config (see _spec), llvm_flavor = AUTO, matching the C side.
from rocke.core.ir import BF16, F16, F32, I16, I32, I64, IRBuilder, KernelDef, PtrType

from _emit_common import run_emit


def _frag_operands(b, elem, n):
    """Load the three MMA fragments: A and B as <n x elem>, C as <8 x float>.

    Loading them (rather than materializing constants) keeps the operands
    opaque to the lowerer, so the WMMA call site is the only thing the config
    is testing.
    """
    a_ptr = b.param("A", PtrType(elem, "global"), noalias=True, readonly=True, align=16)
    b_ptr = b.param("B", PtrType(elem, "global"), noalias=True, readonly=True, align=16)
    c_ptr = b.param("C", PtrType(F32, "global"), noalias=True, align=16)
    tid = b.thread_id_x()
    a = b.global_load_vN(a_ptr, tid, dtype=elem, n=n)
    bb = b.global_load_vN(b_ptr, tid, dtype=elem, n=n)
    c = b.global_load_vN(c_ptr, tid, dtype=F32, n=8)
    return tid, c_ptr, a, bb, c


def _wmma_k32(elem):
    """K=32 f16/bf16 WMMA: the gfx1250 8-operand signature.

    bf16 is the interesting half: gfx11/gfx12 bitcast the operands to
    <16 x i16> before the call, while gfx1250 takes <16 x bfloat> directly.
    """

    def build(b: IRBuilder) -> None:
        tid, c_ptr, a, bb, c = _frag_operands(b, elem, 16)
        suffix = "f16" if elem is F16 else "bf16"
        d = b.mma(f"wmma_gfx1250_f32_16x16x32_{suffix}", a, bb, c)
        b.global_store(c_ptr, tid, d)
        b.ret()

    return build


def _wmma_k64(a_kind, b_kind):
    """K=64 fp8/bf8 WMMA: the gfx1250 6-operand signature.

    The fragments arrive as <8 x i32> (32 packed bytes per lane), so the
    dtype pair lives only in the op_id and the mangled intrinsic name.
    """

    def build(b: IRBuilder) -> None:
        tid, c_ptr, a, bb, c = _frag_operands(b, I32, 8)
        d = b.mma(f"wmma_gfx1250_f32_16x16x64_{a_kind}_{b_kind}", a, bb, c)
        b.global_store(c_ptr, tid, d)
        b.ret()

    return build


def _wmma_scaled(a_kind, b_kind, scale_mode):
    """K=128 scaled WMMA, parameterized by operand dtypes and scale mode."""
    scale_ty = {"scale": I32, "scale16": I64}[scale_mode]
    op_id = f"wmma_{scale_mode}_f32_16x16x128_{a_kind}_{b_kind}"

    def build(b: IRBuilder) -> None:
        a_ptr = b.param(
            "A", PtrType(I32, "global"), noalias=True, readonly=True, align=16
        )
        b_ptr = b.param(
            "B", PtrType(I32, "global"), noalias=True, readonly=True, align=16
        )
        c_ptr = b.param("C", PtrType(F32, "global"), noalias=True, align=16)
        scale_ptr = b.param(
            "scale",
            PtrType(scale_ty, "global"),
            noalias=True,
            readonly=True,
            align=16,
        )
        tid = b.thread_id_x()
        a_lo = b.global_load_vN(a_ptr, tid, dtype=I32, n=8)
        eight = b.const_i32(8)
        hi_idx = b.add(tid, eight)
        a_hi = b.global_load_vN(a_ptr, hi_idx, dtype=I32, n=8)
        a = b.vec_concat(a_lo, a_hi)
        b_lo = b.global_load_vN(b_ptr, tid, dtype=I32, n=8)
        b_hi = b.global_load_vN(b_ptr, hi_idx, dtype=I32, n=8)
        bb = b.vec_concat(b_lo, b_hi)
        c = b.global_load_vN(c_ptr, tid, dtype=F32, n=8)
        scale = b.global_load(scale_ptr, tid, dtype=scale_ty)
        d = b.mma(op_id, a, bb, c, scale, scale)
        b.global_store(c_ptr, tid, d)
        b.ret()

    return build


def _tr16_b128(elem):
    """ds_read_b128_tr_b16.

    gfx950 has one type-agnostic opcode returning <8 x i16> that the handler
    reinterprets; gfx1250 has per-element-type opcodes (.v8f16 / .v8bf16) that
    land in the right type with no reinterpret. Run on both arches so the
    element-typed selection cannot be hardcoded either way.
    """

    def build(b: IRBuilder) -> None:
        out = b.param("out", PtrType(elem, "global"), noalias=True, align=16)
        smem = b.smem_alloc(elem, [64, 8], name_hint="tile")
        tid = b.thread_id_x()
        zero = b.const_i32(0)
        v = b.ds_read_tr16_b128(smem, tid, zero, dtype=elem)
        b.global_store(out, tid, v)
        b.ret()

    return build


def build_barrier_drains(b: IRBuilder) -> None:
    """The two LDS workgroup barriers.

    An s_barrier does not drain outstanding LDS traffic, so each barrier is
    preceded by a wait. gfx9/10/11 spend one monolithic s_waitcnt on it;
    gfx1250 emits split s_wait_loadcnt / s_wait_dscnt (and for the LDS-only
    barrier, dscnt alone -- the VMEM chain deliberately stays in flight).
    Both barriers are here so the drain_vmem=True and =False paths are
    distinguished.
    """
    out = b.param("out", PtrType(F16, "global"), noalias=True, align=16)
    smem = b.smem_alloc(F16, [64, 8], name_hint="tile")
    tid = b.thread_id_x()
    zero = b.const_i32(0)
    b.sync()
    v = b.smem_load_vN(smem, tid, zero, dtype=F16, n=8)
    b.sync_lds_only()
    b.global_store(out, tid, v)
    b.ret()


def build_wait_counters(b: IRBuilder) -> None:
    """The two wait-counter facts.

    ``s_wait_asynccnt`` lowers to nothing on a backend with no async-DMA
    counter and to the intrinsic on gfx1250; ``s_waitcnt`` is the mirror
    image, since llvm.amdgcn.s.waitcnt is not selectable on gfx1250. A config
    that emitted both, or neither, on one arch would be wrong on the other.
    """
    b.s_wait_asynccnt(0)
    b.s_waitcnt(vmcnt=0, lgkmcnt=0)
    b.s_wait_asynccnt(3)
    b.s_waitcnt(lgkmcnt=0)
    b.ret()


def build_standalone_controls(b: IRBuilder) -> None:
    barrier = b.smem_alloc(I64, [1], name_hint="named_barrier")
    barrier_ptr = b.smem_addr_of(barrier)
    members = b.const_i32(2)
    b.s_wait_tensorcnt(3)
    b.s_barrier_signal(1)
    b.s_barrier_wait(1)
    b.s_barrier_init(barrier_ptr, members)
    b.s_barrier_signal_var(barrier_ptr, members)
    b.s_barrier_join(barrier_ptr)
    b.s_wakeup_barrier(barrier_ptr)
    b.s_barrier_leave(1)
    b.s_delay_alu(0x1234)
    b.s_wait_alu(0x2345)
    b.s_clause(0x3456)
    b.s_wait_xcnt(0x4567)
    b.ret()


def build_async_store(b: IRBuilder) -> None:
    out = b.param("out", PtrType(I32, "global"), noalias=True, align=16)
    smem = b.smem_alloc(I32, [4], name_hint="store_src")
    lds_ptr = b.smem_addr_of(smem)
    for width in (1, 4, 8, 16):
        b.global_store_async_from_lds(
            out,
            lds_ptr,
            width_bytes=width,
            offset_bytes=width,
            cachepolicy=3,
        )
    b.ret()


def _global_tr16(elem):
    def build(b: IRBuilder) -> None:
        src = b.param(
            "src", PtrType(elem, "global"), noalias=True, readonly=True, align=16
        )
        out = b.param("out", PtrType(elem, "global"), noalias=True, align=16)
        zero = b.const_i32(0)
        value = b.global_load_tr16_b128(src, dtype=elem)
        b.global_store(out, zero, value)
        b.ret()

    return build


def build_tensor_transfers(b: IRBuilder) -> None:
    d4 = b.zero_vec(I32, 4)
    d8 = b.zero_vec(I32, 8)
    b.tensor_load_to_lds(d4, d8, d4, d4, d8, cachepolicy=5)
    b.tensor_store_from_lds(d4, d8, d4, d4, d8, cachepolicy=5)
    b.s_wait_tensorcnt(0)
    b.ret()


# (builder, arch). Each gfx1250 config that tests a *choice* of encoding is
# followed by its gfx950 twin, so the pair pins both branches.
CONFIGS = [
    (_wmma_k32(F16), "gfx1250"),
    (_wmma_k32(BF16), "gfx1250"),
    (_wmma_k64("fp8", "fp8"), "gfx1250"),
    (_wmma_k64("fp8", "bf8"), "gfx1250"),
    (_wmma_k64("bf8", "fp8"), "gfx1250"),
    (_wmma_k64("bf8", "bf8"), "gfx1250"),
    (_wmma_scaled("fp8", "fp8", "scale"), "gfx1250"),
    (_wmma_scaled("fp8", "fp8", "scale16"), "gfx1250"),
    (_tr16_b128(F16), "gfx1250"),
    (_tr16_b128(F16), "gfx950"),
    (_tr16_b128(BF16), "gfx1250"),
    (_tr16_b128(BF16), "gfx950"),
    (build_barrier_drains, "gfx1250"),
    (build_barrier_drains, "gfx950"),
    (build_wait_counters, "gfx1250"),
    (build_wait_counters, "gfx950"),
    (build_standalone_controls, "gfx1250"),
    (build_async_store, "gfx1250"),
    (_global_tr16(F16), "gfx1250"),
    (_global_tr16(BF16), "gfx1250"),
    (_global_tr16(I16), "gfx1250"),
    (build_tensor_transfers, "gfx1250"),
]


def _spec(idx: int):
    """Config selector: the (builder, arch) pair the shared driver expects."""
    if not 0 <= idx < len(CONFIGS):
        raise SystemExit(f"unknown config index {idx}")
    return CONFIGS[idx]


def _build(build_fn, *, arch: str = "gfx1250") -> KernelDef:
    b = IRBuilder("gfx1250_lowering")
    b.kernel.attrs["max_workgroup_size"] = 64
    build_fn(b)
    return b.kernel


def main() -> int:
    return run_emit(
        _spec,
        _build,
        usage="usage: gfx1250_lowering_emit.py <config_index> [ll|ir|verify]\n",
        arch="gfx1250",
    )


if __name__ == "__main__":
    raise SystemExit(main())
