##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_ALARM
		4.2::Critical Path Report for CLK_BUZZER
		4.3::Critical Path Report for CLOCK_O_LED
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_ALARM:R vs. CLK_ALARM:R)
		5.2::Critical Path Report for (CLOCK_O_LED:R vs. CLOCK_O_LED:R)
		5.3::Critical Path Report for (CLK_BUZZER:R vs. CLK_BUZZER:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_POT_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_POT_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: CLK_ALARM                        | Frequency: 63.50 MHz  | Target: 12.00 MHz  | 
Clock: CLK_BUZZER                       | Frequency: 62.33 MHz  | Target: 0.00 MHz   | 
Clock: CLK_BUZZER(routed)               | N/A                   | Target: 0.00 MHz   | 
Clock: CLOCK_O_LED                      | Frequency: 63.50 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)        | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_ALARM     CLK_ALARM      83333.3          67586       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_BUZZER    CLK_BUZZER     1.91113e+009     1911108957  N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_O_LED   CLOCK_O_LED    83333.3          67586       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase             
----------------------  ------------  ---------------------------  
PIN_ALARM(0)_PAD        23384         CLK_ALARM:R                  
PIN_BUZZER(0)_PAD       33936         CLK_BUZZER(routed):R         
PIN_BUZZER(0)_PAD       33936         CLK_BUZZER(routed):F         
PIN_BUZZER(0)_PAD       29407         CLK_BUZZER:R                 
PIN_O_LED(0)_PAD        24466         CLOCK_O_LED:R                
SCL_DISPLAY(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_DISPLAY(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_ALARM
***************************************
Clock: CLK_ALARM
Frequency: 63.50 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2887   6387  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11517  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_BUZZER
****************************************
Clock: CLK_BUZZER
Frequency: 62.33 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1911108957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                               -500
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/main_1          macrocell2      3111   6611  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/q               macrocell2      3350   9961  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5581  15543  1911108957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_O_LED
*****************************************
Clock: CLOCK_O_LED
Frequency: 63.50 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_ALARM:R vs. CLK_ALARM:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2887   6387  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11517  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CLOCK_O_LED:R vs. CLOCK_O_LED:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CLK_BUZZER:R vs. CLK_BUZZER:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1911108957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                               -500
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/main_1          macrocell2      3111   6611  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/q               macrocell2      3350   9961  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5581  15543  1911108957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2887   6387  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11517  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11517  67586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_O_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70764p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12069
-------------------------------------   ----- 
End-of-path arrival time (ps)           12069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:status_2\/main_1          macrocell1      2904   6404  70764  RISE       1
\PWM_O_LED:PWMUDB:status_2\/q               macrocell1      3350   9754  70764  RISE       1
\PWM_O_LED:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12069  70764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_ALARM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12069
-------------------------------------   ----- 
End-of-path arrival time (ps)           12069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:status_2\/main_1          macrocell3      2904   6404  70764  RISE       1
\PWM_ALARM:PWMUDB:status_2\/q               macrocell3      3350   9754  70764  RISE       1
\PWM_ALARM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  12069  70764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70886p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  70886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2887   6387  70886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67586  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2885   6385  70889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70889p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67586  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2885   6385  70889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:runmode_enable\/q
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  69419  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3304   4554  72719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:runmode_enable\/q
Path End       : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  69419  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3290   4540  72733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:runmode_enable\/q
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72907p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  69607  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3116   4366  72907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:runmode_enable\/q
Path End       : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 73050p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  69607  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2974   4224  73050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_O_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_O_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
\PWM_O_LED:PWMUDB:prevCompare1\/main_0     macrocell6      2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:prevCompare1\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_ALARM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_ALARM:PWMUDB:prevCompare1\/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  73466  RISE       1
\PWM_ALARM:PWMUDB:prevCompare1\/main_0     macrocell14     2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:prevCompare1\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_503/main_1
Capture Clock  : Net_503/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
Net_503/main_1                             macrocell8      2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1117/main_1
Capture Clock  : Net_1117/clock_0
Path slack     : 73466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  73466  RISE       1
Net_1117/main_1                            macrocell16     2607   6357  73466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_O_LED:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_O_LED:PWMUDB:status_0\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73466  RISE       1
\PWM_O_LED:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73466  RISE       1
\PWM_O_LED:PWMUDB:status_0\/main_1         macrocell7      2593   6343  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:status_0\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_ALARM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_ALARM:PWMUDB:status_0\/clock_0
Path slack     : 73480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  73466  RISE       1
\PWM_ALARM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  73466  RISE       1
\PWM_ALARM:PWMUDB:status_0\/main_1         macrocell15     2593   6343  73480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:status_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:runmode_enable\/q
Path End       : Net_1117/main_0
Capture Clock  : Net_1117/clock_0
Path slack     : 75287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  69419  RISE       1
Net_1117/main_0                      macrocell16   3286   4536  75287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1117/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:runmode_enable\/q
Path End       : Net_503/main_0
Capture Clock  : Net_503/clock_0
Path slack     : 75464p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  69607  RISE       1
Net_503/main_0                       macrocell8    3109   4359  75464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_503/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:prevCompare1\/q
Path End       : \PWM_O_LED:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_O_LED:PWMUDB:status_0\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:prevCompare1\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  76282  RISE       1
\PWM_O_LED:PWMUDB:status_0\/main_0  macrocell7    2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:status_0\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:prevCompare1\/q
Path End       : \PWM_ALARM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_ALARM:PWMUDB:status_0\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:prevCompare1\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  76282  RISE       1
\PWM_ALARM:PWMUDB:status_0\/main_0  macrocell15   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:status_0\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_O_LED:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_O_LED:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76300  RISE       1
\PWM_O_LED:PWMUDB:runmode_enable\/main_0      macrocell5     2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:runmode_enable\/clock_0                  macrocell5          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_ALARM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_ALARM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76300  RISE       1
\PWM_ALARM:PWMUDB:runmode_enable\/main_0      macrocell13    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_O_LED:PWMUDB:status_0\/q
Path End       : \PWM_O_LED:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_O_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLOCK_O_LED:R#1 vs. CLOCK_O_LED:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:status_0\/clock_0                        macrocell7          0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_O_LED:PWMUDB:status_0\/q               macrocell7     1250   1250  79276  RISE       1
\PWM_O_LED:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_O_LED:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_ALARM:PWMUDB:status_0\/q
Path End       : \PWM_ALARM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_ALARM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_ALARM:R#1 vs. CLK_ALARM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:status_0\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_ALARM:PWMUDB:status_0\/q               macrocell15    1250   1250  79276  RISE       1
\PWM_ALARM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_ALARM:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1911108957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                               -500
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/main_1          macrocell2      3111   6611  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:status_2\/q               macrocell2      3350   9961  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5581  15543  1911108957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1911109043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3097   6597  1911109043  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11727  1911109043  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11727  1911109043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1911112343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3097   6597  1911112343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1911112470p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  1911108957  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2970   6470  1911112470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1911114575p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:runmode_enable\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  1911111212  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3115   4365  1911114575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1911114730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:runmode_enable\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  1911111212  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2960   4210  1911114730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_897/main_1
Capture Clock  : Net_897/clock_0
Path slack     : 1911115111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  1911115111  RISE       1
Net_897/main_1                              macrocell12     2629   6379  1911115111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_897/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUZZER:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_BUZZER:PWMUDB:prevCompare1\/clock_0
Path slack     : 1911115125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:prevCompare1\/main_0     macrocell10     2615   6365  1911115125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:prevCompare1\/clock_0                   macrocell10         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUZZER:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_BUZZER:PWMUDB:status_0\/clock_0
Path slack     : 1911115125p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  1911115111  RISE       1
\PWM_BUZZER:PWMUDB:status_0\/main_1         macrocell11     2615   6365  1911115125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:status_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:runmode_enable\/q
Path End       : Net_897/main_0
Capture Clock  : Net_897/clock_0
Path slack     : 1911117134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:runmode_enable\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  1911111212  RISE       1
Net_897/main_0                        macrocell12   3106   4356  1911117134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_897/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_BUZZER:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_BUZZER:PWMUDB:runmode_enable\/clock_0
Path slack     : 1911117940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:genblk1:ctrlreg\/clock                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  1911117940  RISE       1
\PWM_BUZZER:PWMUDB:runmode_enable\/main_0      macrocell9     2340   3550  1911117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:runmode_enable\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:prevCompare1\/q
Path End       : \PWM_BUZZER:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_BUZZER:PWMUDB:status_0\/clock_0
Path slack     : 1911117945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                              -3510
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:prevCompare1\/clock_0                   macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  1911117945  RISE       1
\PWM_BUZZER:PWMUDB:status_0\/main_0  macrocell11   2295   3545  1911117945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:status_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUZZER:PWMUDB:status_0\/q
Path End       : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock
Path slack     : 1911120927p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CLK_BUZZER:R#1 vs. CLK_BUZZER:R#2)   1911125000
- Setup time                                               -500
--------------------------------------------------   ---------- 
End-of-path required time (ps)                       1911124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:status_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_BUZZER:PWMUDB:status_0\/q               macrocell11    1250   1250  1911120927  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  1911120927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_BUZZER:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

