#include "../tg2_static_apu.h"
void SMP::tick() {
  timer0.tick();
  timer1.tick();
  timer2.tick();

  clock++;
  dsp.clock++;
}

void SMP::tick(unsigned clocks) {
  timer0.tick(clocks);
  timer1.tick(clocks);
  timer2.tick(clocks);

  clock += clocks;
  dsp.clock += clocks;
}

void SMP::op_io() {
  tick();
}

void SMP::op_io(unsigned clocks) {
  tick(clocks);
}

uint8 SMP::op_read(uint16 addr) {
  tick();
  if((addr & 0xfff0) == 0x00f0) return mmio_read(addr);
  if(addr >= 0xffc0 && status.iplrom_enable) return iplrom[addr & 0x3f];
  if(!is_aram_known(addr)){
#ifdef SC_SMP_AOT
    sc_aot_fail(5u,regs.pc,(uint8)(addr>>8),(uint8)addr);
#endif
    return 0u;
  }
  return apuram[addr];
}

uint8 SMP::op_dummy_read(uint16 addr) {
  /* SPC700 stores perform a real, discarded bus read before the write.  Its
     value cannot influence architectural state, but MMIO read side effects
     and timing still occur.  Unknown ordinary ARAM is therefore permitted
     only through this explicit unobserved-read lane. */
  tick();
  if((addr & 0xfff0) == 0x00f0) return mmio_read(addr);
  if(addr >= 0xffc0 && status.iplrom_enable) return iplrom[addr & 0x3f];
  return apuram[addr];
}

void SMP::op_write(uint16 addr, uint8 data) {
  tick();
  if(!tg2_static_apu_trace_aram_write_event(addr,data)) {
#ifdef SC_SMP_AOT
    sc_aot_fail(4u,regs.pc,0xffu,data);
#endif
    return;
  }
  if((addr & 0xfff0) == 0x00f0) mmio_write(addr, data);
  apuram[addr] = data;
  mark_aram_known(addr);
}

uint8 SMP::op_readstack()
{
  tick();
  const uint16 addr=(uint16)(0x0100 | ++regs.sp);
  if(!is_aram_known(addr)){
#ifdef SC_SMP_AOT
    sc_aot_fail(5u,regs.pc,(uint8)(addr>>8),(uint8)addr);
#endif
    return 0u;
  }
  return apuram[addr];
}

void SMP::op_writestack(uint8 data)
{
  tick();
  const uint16 addr=(uint16)(0x0100 | regs.sp);
  if(tg2_static_apu_trace_aram_write_event(addr,data)){apuram[addr]=data;mark_aram_known(addr);}
  else {
#ifdef SC_SMP_AOT
    sc_aot_fail(4u,regs.pc,0xffu,data);
#endif
  }
  regs.sp--;
}

void SMP::op_step() {
  #define op_readpc() op_read(regs.pc++)
  #define op_readdp(addr) op_read((regs.p.p << 8) + ((addr) & 0xff))
  #define op_writedp(addr, data) op_write((regs.p.p << 8) + ((addr) & 0xff), data)
  #define op_readaddr(addr) op_read(addr)
  #define op_dummy_readdp(addr) op_dummy_read((regs.p.p << 8) + ((addr) & 0xff))
  #define op_dummy_readaddr(addr) op_dummy_read(addr)
  #define op_writeaddr(addr, data) op_write(addr, data)

  if(opcode_cycle == 0)
  {
#ifdef DEBUGGER
    if (SCStaticSettings.TraceSMP)
    {
      disassemble_opcode(tmp, regs.pc);
      S9xTraceMessage (tmp);
    }
#endif
    const uint16 opcode_pc = regs.pc;
    ++instruction_count;
    opcode_number = op_readpc();
    tg2_static_apu_trace_instruction_event(opcode_pc, static_cast<uint8>(opcode_number));
    if(!sc_aot_prepare(opcode_pc, static_cast<uint8>(opcode_number))) return;
  }

  #include "sc_smp_aot_dispatch.inc"
}
