US	US	PRP	0
20070001285	20070001285	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11170883	11170883	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
01	01	CD	0
L	L	NNP	0
23	23	CD	0
12	12	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
257700000	257700000	CD	0
257E23010	257E23010	CD	0
Apparatu	Apparatu	NN	B-NP
having	having	VBG	0
reduced	reduced	JJ	0
warpage	warpage	NN	B-NP
in	in	IN	0
an	an	DT	0
over-molded	over-molded	JJ	0
IC	IC	NN	B-NP
package	package	NN	I-NP
Takiar	Takiar	NN	I-NP
Hem	Hem	NN	I-NP
Fremont	Fremont	NNP	B-NP
CA	CA	NNP	I-NP
US	US	NNP	0
San	San	NNP	B-NP
Jose	Jose	NNP	I-NP
CA	CA	NNP	I-NP
US	US	NNP	0
San	San	NNP	B-NP
Francisco	Francisco	NNP	I-NP
CA	CA	NNP	I-NP
US	US	NNP	0
575	575	CD	0
MARKET	MARKET	NNP	B-NP
STREET	STREET	NNP	I-NP
SUITE	SUITE	NNP	I-NP
2500	2500	CD	0
SAN	SAN	NNP	B-NP
FRANCISCO	FRANCISCO	NNP	I-NP
CA	CA	NNP	I-NP
94105	94105	CD	0
US	US	NNP	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
disclosed	disclosed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
including	including	VBG	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
having	having	VBG	0
a	a	DT	0
length	length	NN	0
controlled	controlled	VBN	0
so	so	RB	0
as	as	RB	0
not	not	RB	0
to	to	TO	0
generate	generate	VB	0
stresses	stresses	VBN	0
within	within	IN	0
the	the	DT	0
line	line	NN	B-NP
segment	segment	NN	I-NP
above	above	IN	0
a	a	DT	0
desired	desired	JJ	0
stress	stress	NN	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
lines	lines	NNS	0
,	,	,	0
or	or	CC	0
contiguous	contiguous	JJ	0
or	or	CC	0
spaced	spaced	JJ	0
polygons	polygons	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
hexagons	hexagons	NN	0
.	.	.	0
Portions	Portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
also	also	RB	0
be	be	VB	0
formed	formed	VBN	0
with	with	IN	0
an	an	DT	0
orientation	orientation	NN	0
,	,	,	0
size	size	NN	0
and	and	CC	0
position	position	NN	0
that	that	WDT	0
are	are	VBP	0
randomly	randomly	RB	0
selected	selected	VBN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
application	application	NN	0
is	is	VBZ	0
related	related	VBN	0
to	to	TO	0
U.S.	U.S.	NNP	0
Patent	Patent	NNP	0
Application	Application	NNP	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
______	______	NNP	0
,	,	,	0
to	to	TO	0
Hem	Hem	NNP	B-NP
Takiar	Takiar	NNP	I-NP
et	et	NNP	0
al.	al.	NNP	0
,	,	,	0
entitled	entitled	VBN	0
,	,	,	0
METHOD	METHOD	NNP	0
FOR	FOR	IN	0
REDUCING	REDUCING	NNP	B-NP
WARPAGE	WARPAGE	NNP	I-NP
IN	IN	IN	0
AN	AN	DT	0
OVER-MOLDED	OVER-MOLDED	JJ	0
IC	IC	NNP	B-NP
PACKAGE	PACKAGE	NNP	I-NP
,	,	,	0
which	which	WDT	0
application	application	NN	0
is	is	VBZ	0
filed	filed	VBN	0
concurrently	concurrently	JJ	0
herewith	herewith	NN	0
and	and	CC	0
which	which	WDT	0
application	application	NN	0
is	is	VBZ	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
in	in	IN	0
its	its	PRP$	0
entirety	entirety	JJ	0
herein	herein	NN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
application	application	NN	0
is	is	VBZ	0
related	related	VBN	0
to	to	TO	0
U.S.	U.S.	NNP	0
Patent	Patent	NNP	0
Application	Application	NNP	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
______	______	NNP	0
,	,	,	0
to	to	TO	0
Cheeman	Cheeman	NNP	0
Yu	Yu	NNP	0
et	et	NNP	0
al.	al.	NNP	0
,	,	,	0
entitled	entitled	VBN	0
,	,	,	0
SUBSTRATE	SUBSTRATE	NNP	B-NP
WARPAGE	WARPAGE	NNP	I-NP
CONTROL	CONTROL	NNP	I-NP
AND	AND	CC	0
CONTINUOUS	CONTINUOUS	NNP	B-NP
ELECTRICAL	ELECTRICAL	NNP	I-NP
ENHANCEMENT	ENHANCEMENT	NNP	I-NP
,	,	,	0
which	which	WDT	0
application	application	NN	0
is	is	VBZ	0
filed	filed	VBN	0
concurrently	concurrently	JJ	0
herewith	herewith	NN	0
and	and	CC	0
which	which	WDT	0
application	application	NN	0
is	is	VBZ	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
in	in	IN	0
its	its	PRP$	0
entirety	entirety	JJ	0
herein	herein	NN	0
.	.	.	0
1	1	LS	0
.	.	.	0
Field	Field	NN	0
of	of	IN	0
the	the	DT	0
Invention	Invention	NNPS	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NNS	0
relate	relate	VBP	0
to	to	TO	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
chip	chip	NN	0
carrier	carrier	NN	0
substrate	substrate	NN	0
to	to	TO	0
prevent	prevent	VB	0
warping	warping	NNS	0
,	,	,	0
and	and	CC	0
a	a	DT	0
chip	chip	NN	B-NP
carrier	carrier	NN	I-NP
formed	formed	VBD	0
thereby	thereby	RB	0
.	.	.	0
2	2	LS	0
.	.	.	0
Description	Description	NN	0
of	of	IN	0
the	the	DT	0
Related	Related	NNP	0
Art	Art	NNP	0
The	The	DT	0
strong	strong	JJ	0
growth	growth	NN	B-NP
in	in	IN	0
demand	demand	NN	0
for	for	IN	0
portable	portable	JJ	0
consumer	consumer	NN	B-NP
electronics	electronics	NN	I-NP
is	is	VBZ	0
driving	driving	VBG	0
the	the	DT	0
need	need	NN	0
for	for	IN	0
high-capacity	high-capacity	JJ	B-NP
storage	storage	NN	I-NP
device	device	NN	I-NP
.	.	.	0
non-volatile	non-volatile	NN	B-NP
semiconductor	semiconductor	NN	I-NP
memory	memory	NN	I-NP
device	device	NN	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
flash	flash	JJ	B-NP
memory	memory	NN	I-NP
storage	storage	NN	I-NP
card	card	NN	I-NP
,	,	,	0
are	are	VBP	0
becoming	becoming	VBG	0
widely	widely	RB	0
used	used	VBN	0
to	to	TO	0
meet	meet	VB	0
the	the	DT	0
ever-growing	ever-growing	JJ	0
demands	demands	NNS	0
on	on	IN	0
digital	digital	JJ	B-NP
information	information	NN	I-NP
storage	storage	NN	I-NP
and	and	CC	0
exchange	exchange	NN	0
.	.	.	0
Their	Their	PRP$	0
portability	portability	NN	0
,	,	,	0
versatility	versatility	NN	0
and	and	CC	0
rugged	rugged	JJ	0
design	design	NN	0
,	,	,	0
along	along	RB	0
with	with	IN	0
their	their	PRP$	0
high	high	JJ	0
reliability	reliability	NN	0
and	and	CC	0
large	large	JJ	0
capacity	capacity	NN	0
,	,	,	0
have	have	VBP	0
made	made	VBN	0
such	such	JJ	0
memory	memory	NN	B-NP
device	device	NN	I-NP
ideal	ideal	NN	0
for	for	IN	0
use	use	NN	0
in	in	IN	0
a	a	DT	0
wide	wide	JJ	0
variety	variety	NN	0
of	of	IN	0
electronic	electronic	JJ	B-NP
device	device	NN	I-NP
,	,	,	0
including	including	VBG	0
for	for	IN	0
example	example	NN	0
digital	digital	JJ	B-NP
camera	camera	NN	I-NP
,	,	,	0
digital	digital	JJ	B-NP
music	music	NN	I-NP
player	player	NN	I-NP
,	,	,	0
video	video	JJ	B-NP
game	game	NN	I-NP
console	console	NN	I-NP
,	,	,	0
PDAs	PDAs	JJ	0
and	and	CC	0
cellular	cellular	JJ	B-NP
telephone	telephone	NN	I-NP
.	.	.	0
One	One	CD	0
flash	flash	JJ	B-NP
memory	memory	NN	I-NP
card	card	NN	I-NP
exemplary	exemplary	JJ	I-NP
standard	standard	NN	I-NP
is	is	VBZ	0
the	the	DT	0
so-called	so-called	JJ	0
secure	secure	JJ	B-NP
digital	digital	JJ	I-NP
(	(	-LRB-	0
Secure	Secure	NNP	B-NP
Digital	Digital	NNP	I-NP
)	)	-RRB-	0
flash	flash	JJ	B-NP
memory	memory	NN	I-NP
card	card	NN	I-NP
.	.	.	0
In	In	IN	0
the	the	DT	0
past	past	NN	0
,	,	,	0
electronic	electronic	JJ	B-NP
device	device	NN	I-NP
such	such	JJ	0
as	as	IN	0
sd	sd	NN	B-NP
card	card	NN	I-NP
have	have	VBP	0
included	included	VBN	0
an	an	DT	0
integrated	integrated	JJ	B-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
integrated	integrated	VBN	B-NP
circuit	circuit	NN	I-NP
)	)	-RRB-	0
system	system	NN	0
consisting	consisting	VBG	0
of	of	IN	0
several	several	JJ	0
individually	individually	NNS	0
packaged	packaged	VBN	0
ICs	ICs	JJ	B-NP
each	each	DT	0
handling	handling	VBG	0
different	different	JJ	0
functions	functions	NNS	0
,	,	,	0
information	information	NN	B-NP
processing	processing	NN	I-NP
including	including	VBG	I-NP
logic	logic	NN	I-NP
circuit	circuit	NN	I-NP
,	,	,	0
memory	memory	NN	B-NP
for	for	IN	0
storing	storing	JJ	0
information	information	NN	0
,	,	,	0
and	and	CC	0
information	information	NN	B-NP
exchange	exchange	NN	I-NP
i/o	i/o	NN	I-NP
circuit	circuit	NN	I-NP
with	with	IN	0
the	the	DT	0
outside	outside	JJ	0
world	world	NN	0
.	.	.	0
The	The	DT	0
individually	individually	RB	0
packaged	packaged	VBN	0
IC	IC	NN	B-NP
have	have	VBP	0
been	been	VBN	0
mounted	mounted	VBN	0
separately	separately	RB	0
on	on	IN	0
a	a	DT	0
substrate	substrate	JJ	0
such	such	JJ	0
as	as	IN	0
a	a	DT	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
to	to	TO	0
form	form	VB	0
the	the	DT	0
IC	IC	NNP	B-NP
system	system	NN	I-NP
.	.	.	0
More	More	RBR	0
recently	recently	RB	0
,	,	,	0
system-in-a-package	system-in-a-package	NNP	B-NP
(	(	-LRB-	0
SiP	SiP	NNP	0
)	)	-RRB-	0
and	and	CC	0
multichip	multichip	JJ	B-NP
module	module	NN	I-NP
(	(	-LRB-	0
MCM	MCM	NNP	0
)	)	-RRB-	0
have	have	VBP	0
been	been	VBN	0
developed	developed	VBN	0
where	where	WRB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
component	component	JJ	I-NP
have	have	VBP	0
been	been	VBN	0
packaged	packaged	VBN	0
together	together	RP	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
complete	complete	JJ	0
electronic	electronic	JJ	B-NP
system	system	NN	I-NP
in	in	IN	0
a	a	DT	0
single	single	JJ	0
package	package	NN	0
.	.	.	0
Typically	Typically	RB	0
,	,	,	0
an	an	DT	0
MCM	MCM	NNP	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
chips	chips	NNS	0
mounted	mounted	VBD	B-NP
side	side	NN	I-NP
by	by	IN	0
side	side	NN	0
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
and	and	CC	0
then	then	RB	0
packaged	packaged	VBN	0
.	.	.	0
An	An	DT	0
SiP	SiP	JJ	0
typically	typically	RB	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
chips	chips	NNS	0
,	,	,	0
some	some	DT	0
or	or	CC	0
all	all	DT	0
of	of	IN	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
stacked	stacked	VBN	0
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
and	and	CC	0
then	then	RB	0
packaged	packaged	VBN	0
.	.	.	0
The	The	DT	0
substrate	substrate	NN	0
on	on	IN	0
which	which	WDT	0
the	the	DT	0
die	die	NN	0
and	and	CC	0
passive	passive	JJ	B-NP
component	component	JJ	I-NP
may	may	MD	0
be	be	VB	0
mounted	mounted	VBN	0
in	in	IN	0
general	general	NN	0
includes	includes	VBZ	0
a	a	DT	0
rigid	rigid	JJ	0
or	or	CC	0
soft	soft	JJ	0
dielectric	dielectric	JJ	B-NP
base	base	NN	I-NP
having	having	VBG	0
a	a	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
etched	etched	NN	I-NP
on	on	IN	0
one	one	CD	0
or	or	CC	0
both	both	DT	0
sides	sides	NNS	0
.	.	.	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
are	are	VBP	0
formed	formed	VBN	0
between	between	IN	0
the	the	DT	0
die	die	NN	0
and	and	CC	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
provide	provide	VB	0
an	an	DT	0
electric	electric	JJ	B-NP
lead	lead	NN	I-NP
structure	structure	NN	I-NP
for	for	IN	0
integration	integration	NN	0
of	of	IN	0
the	the	DT	0
die	die	NN	0
into	into	IN	0
an	an	DT	0
electronic	electronic	JJ	B-NP
system	system	NN	I-NP
.	.	.	0
Once	Once	RB	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
between	between	IN	0
the	the	DT	0
die	die	NN	0
and	and	CC	0
substrate	substrate	NNS	0
are	are	VBP	0
made	made	VBN	0
,	,	,	0
the	the	DT	0
assembly	assembly	NN	0
is	is	VBZ	0
then	then	RB	0
typically	typically	RB	0
encased	encased	VBN	0
in	in	IN	0
a	a	DT	0
molding	molding	JJ	0
compound	compound	NN	B-NP
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
protective	protective	JJ	B-NP
package	package	NN	I-NP
.	.	.	0
One	One	CD	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
conventional	conventional	JJ	B-NP
substrate	substrate	NN	I-NP
20	20	CD	0
including	including	VBG	0
an	an	DT	0
etched	etched	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
.	.	.	0
The	The	DT	0
substrate	substrate	JJ	0
20	20	CD	0
includes	includes	VBZ	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
22	22	CD	0
for	for	IN	0
transferring	transferring	VBG	0
electrical	electrical	JJ	B-NP
signal	signal	JJ	I-NP
between	between	IN	0
the	the	DT	0
various	various	JJ	0
components	components	NNS	0
mounted	mounted	VBD	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
as	as	RB	0
well	well	RB	0
as	as	RB	0
between	between	IN	0
the	the	DT	0
substrate	substrate	JJ	0
components	components	NNS	0
and	and	CC	0
the	the	DT	0
external	external	JJ	B-NP
environment	environment	NN	I-NP
.	.	.	0
The	The	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
may	may	MD	0
have	have	VB	0
any	any	DT	0
number	number	NN	0
of	of	IN	0
configuration	configuration	NN	B-NP
and	and	CC	0
occupy	occupy	VB	0
various	various	JJ	0
amounts	amounts	NNS	0
of	of	IN	0
space	space	NN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
In	In	IN	0
that	that	DT	0
past	past	JJ	0
it	it	PRP	0
has	has	VBZ	0
been	been	VBN	0
recognized	recognized	VBN	0
that	that	IN	0
if	if	IN	0
the	the	DT	0
conducting	conducting	JJ	0
layer	layer	NN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
is	is	VBZ	0
completely	completely	RB	0
etched	etched	VB	0
away	away	RP	0
from	from	IN	0
the	the	DT	0
areas	areas	NNS	0
not	not	RB	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
forming	forming	VBG	I-NP
part	part	NN	I-NP
,	,	,	0
this	this	DT	0
results	results	NNS	0
in	in	IN	0
areas	areas	NNS	0
of	of	IN	0
different	different	JJ	0
thermal	thermal	JJ	B-NP
expansion	expansion	NN	I-NP
property	property	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
build	build	VB	0
up	up	RP	0
of	of	IN	0
mechanical	mechanical	JJ	B-NP
stress	stress	NN	I-NP
in	in	IN	0
the	the	DT	0
substrate	substrate	NN	0
upon	upon	IN	0
heating	heating	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
during	during	IN	0
IC	IC	NNP	B-NP
package	package	NN	I-NP
fabrication	fabrication	NN	I-NP
.	.	.	0
The	The	DT	0
metal	metal	NN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
tends	tends	VBZ	0
to	to	TO	0
expand	expand	VB	0
upon	upon	IN	0
heating	heating	NN	0
,	,	,	0
and	and	CC	0
having	having	VBG	0
some	some	DT	0
areas	areas	NNS	0
with	with	IN	0
metal	metal	NN	0
and	and	CC	0
some	some	DT	0
areas	areas	NNS	0
without	without	IN	0
results	results	NNS	0
is	is	VBZ	0
stress	stress	NN	B-NP
generation	generation	NN	I-NP
in	in	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
same	same	JJ	0
phenomenon	phenomenon	NN	0
was	was	VBD	0
observed	observed	VBN	0
where	where	WRB	0
the	the	DT	0
areas	areas	NNS	0
of	of	IN	0
the	the	DT	0
conducting	conducting	JJ	0
layer	layer	NN	0
not	not	RB	0
forming	forming	VBG	B-NP
part	part	NN	I-NP
of	of	IN	0
the	the	DT	0
conducting	conducting	JJ	0
layer	layer	NN	0
was	was	VBD	0
left	left	VBN	0
completely	completely	RB	0
intact	intact	JJ	0
.	.	.	0
These	These	DT	0
stresses	stresses	NNS	0
tend	tend	VBP	0
to	to	TO	0
warp	warp	VB	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
A	A	DT	0
warped	warped	JJ	0
substrate	substrate	NN	0
can	can	MD	0
result	result	VB	0
in	in	IN	0
mechanical	mechanical	JJ	B-NP
stress	stress	NN	I-NP
and	and	CC	0
cracking	cracking	VBG	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
,	,	,	0
either	either	CC	0
when	when	WRB	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
is	is	VBZ	0
bonded	bonded	VBN	0
to	to	TO	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
or	or	CC	0
thereafter	thereafter	RB	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
therefore	therefore	RB	0
known	known	VBN	0
to	to	TO	0
etch	etch	VB	0
a	a	DT	0
so-called	so-called	JJ	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
in	in	IN	0
areas	areas	NNS	0
not	not	RB	0
used	used	VBN	0
for	for	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
No.	No.	NNP	0
6,380,633	6,380,633	NNP	0
to	to	TO	0
Tsai	Tsai	VB	0
entitled	entitled	VBN	0
,	,	,	0
Pattern	Pattern	NNP	B-NP
Layout	Layout	NNP	I-NP
Structure	Structure	NNP	I-NP
in	in	IN	0
Substrate	Substrate	NNP	0
discloses	discloses	VBZ	0
forming	forming	VBG	0
a	a	DT	0
cross-hatched	cross-hatched	JJ	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
24	24	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
formed	formed	VBN	0
in	in	IN	0
regions	regions	CD	0
26	26	CD	0
,	,	,	0
28	28	CD	0
,	,	,	0
and	and	CC	0
30	30	CD	0
on	on	IN	0
substrate	substrate	CD	0
20	20	CD	0
not	not	RB	0
used	used	VBN	0
for	for	IN	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
22	22	CD	0
.	.	.	0
Dummy	Dummy	JJ	B-NP
pattern	pattern	NN	I-NP
24	24	CD	0
provides	provides	VBZ	0
improved	improved	VBN	B-NP
semiconductor	semiconductor	NN	I-NP
yield	yield	NN	I-NP
by	by	IN	0
reducing	reducing	VBG	0
disparate	disparate	JJ	0
thermal	thermal	JJ	B-NP
property	property	NN	I-NP
between	between	IN	0
areas	areas	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
having	having	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
areas	areas	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
which	which	WDT	0
do	do	VBP	0
not	not	RB	0
.	.	.	0
The	The	DT	0
inventors	inventors	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NNS	0
have	have	VBP	0
further	further	RB	0
realized	realized	VBN	0
that	that	IN	0
thermal	thermal	NN	0
stresses	stresses	VBZ	0
still	still	RB	0
result	result	VB	0
when	when	WRB	0
the	the	DT	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
24	24	CD	0
is	is	VBZ	0
laid	laid	VBN	0
down	down	RP	0
in	in	IN	0
long	long	JJ	0
straight	straight	JJ	0
lines	lines	NNS	0
.	.	.	0
In	In	IN	0
particular	particular	JJ	0
,	,	,	0
it	it	PRP	0
has	has	VBZ	0
been	been	VBN	0
found	found	VBN	0
that	that	IN	0
thermal	thermal	JJ	B-NP
stress	stress	NN	I-NP
accumulate	accumulate	VBP	0
over	over	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
trace	trace	NN	I-NP
,	,	,	0
which	which	WDT	0
thermal	thermal	VBP	0
stresses	stresses	RB	0
increase	increase	VB	0
the	the	DT	0
longer	longer	RBR	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
the	the	DT	0
straight	straight	JJ	0
segment	segment	NN	0
.	.	.	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
No.	No.	NNP	0
6,864,434	6,864,434	NNP	0
to	to	TO	0
Chang	Chang	NNP	0
et	et	FW	0
al.	al.	FW	0
entitled	entitled	VBN	B-NP
Warpage-Preventive	Warpage-Preventive	NN	I-NP
Circuit	Circuit	NNP	I-NP
Board	Board	NNP	I-NP
And	And	CC	0
Method	Method	NNP	0
For	For	IN	0
Fabricating	Fabricating	NNP	0
The	The	NNP	0
Same	Same	NNP	0
discloses	discloses	VBZ	0
a	a	DT	0
cross-hatched	cross-hatched	JJ	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
as	as	IN	0
proposed	proposed	VBN	0
in	in	IN	0
Tsai	Tsai	NNP	0
,	,	,	0
but	but	CC	0
Chang	Chang	NNP	0
et	et	CC	0
al.	al.	RB	0
break	break	VB	0
up	up	RP	0
the	the	DT	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
into	into	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
regions	regions	NNS	0
.	.	.	0
While	While	IN	0
Chang	Chang	NNP	0
et	et	FW	0
al.	al.	FW	0
represent	represent	VBP	0
an	an	DT	0
improvement	improvement	NN	0
over	over	IN	0
Tsai	Tsai	NNP	0
,	,	,	0
Chang	Chang	NNP	0
et	et	NNP	0
al.	al.	NNP	0
still	still	RB	0
disclose	disclose	VB	0
a	a	DT	0
system	system	NN	0
of	of	IN	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
which	which	WDT	0
result	result	NN	0
in	in	IN	0
stress	stress	NN	0
in	in	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
As	As	IN	0
semiconductor	semiconductor	NN	B-NP
die	die	VBP	0
become	become	VBN	0
thinner	thinner	JJR	0
and	and	CC	0
more	more	RBR	0
delicate	delicate	JJ	0
,	,	,	0
it	it	PRP	0
becomes	becomes	VBZ	0
even	even	RB	0
more	more	RBR	0
important	important	JJ	0
to	to	TO	0
minimize	minimize	VB	0
the	the	DT	0
stresses	stresses	NN	0
within	within	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
roughly	roughly	RB	0
described	described	VBN	0
,	,	,	0
relate	relate	VBP	0
to	to	TO	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
chip	chip	NN	0
carrier	carrier	NN	0
substrate	substrate	NN	0
to	to	TO	0
prevent	prevent	VB	0
warping	warping	NNS	0
,	,	,	0
and	and	CC	0
a	a	DT	0
chip	chip	NN	B-NP
carrier	carrier	NN	I-NP
formed	formed	VBD	0
thereby	thereby	RB	0
.	.	.	0
The	The	DT	0
substrate	substrate	NN	0
includes	includes	VBZ	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
for	for	IN	0
transferring	transferring	VBG	0
electrical	electrical	JJ	B-NP
signal	signal	JJ	I-NP
between	between	IN	0
die	die	NN	0
and	and	CC	0
components	components	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
to	to	TO	0
prevent	prevent	VB	0
warpage	warpage	VBN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
in	in	IN	0
areas	areas	NNS	0
not	not	RB	0
occupied	occupied	VBN	0
by	by	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
have	have	VB	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
with	with	IN	0
a	a	DT	0
length	length	NN	0
controlled	controlled	VBN	0
so	so	RB	0
as	as	RB	0
not	not	RB	0
to	to	TO	0
generate	generate	VB	0
stresses	stresses	VBN	0
within	within	IN	0
the	the	DT	0
line	line	NN	B-NP
segment	segment	NN	I-NP
above	above	IN	0
a	a	DT	0
desired	desired	JJ	0
stress	stress	NN	0
.	.	.	0
The	The	DT	0
desired	desired	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
line	line	NN	B-NP
segment	segment	NN	I-NP
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
experimentally	experimentally	RB	0
by	by	IN	0
determining	determining	VBG	0
the	the	DT	0
stress	stress	NN	0
within	within	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
as	as	IN	0
a	a	DT	0
function	function	NN	0
of	of	IN	0
length	length	NN	0
,	,	,	0
and	and	CC	0
then	then	RB	0
setting	setting	VBG	0
the	the	DT	0
length	length	NN	0
below	below	IN	0
a	a	DT	0
desired	desired	JJ	0
maximum	maximum	NN	B-NP
stress	stress	NN	I-NP
within	within	IN	0
a	a	DT	0
given	given	VBN	0
straight	straight	JJ	0
segment	segment	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
desired	desired	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
line	line	NN	B-NP
segment	segment	NN	I-NP
may	may	MD	0
be	be	VB	0
estimated	estimated	VBN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
known	known	JJ	0
properties	properties	NNS	0
of	of	IN	0
the	the	DT	0
materials	materials	NNS	0
used	used	VBN	0
in	in	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
,	,	,	0
shapes	shapes	NNS	0
and	and	CC	0
sizes	sizes	NNS	0
.	.	.	0
In	In	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
polygons	polygons	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
for	for	IN	0
example	example	NN	B-NP
hexagon	hexagon	NN	I-NP
.	.	.	0
The	The	DT	0
polygons	polygons	NN	0
may	may	MD	0
be	be	VB	0
contiguous	contiguous	VBN	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
or	or	CC	0
the	the	DT	0
polygons	polygons	NN	0
may	may	MD	0
be	be	VB	0
spaced	spaced	VBN	0
from	from	IN	0
each	each	DT	0
other	other	JJ	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
the	the	DT	0
polygons	polygons	NN	0
may	may	MD	0
each	each	RB	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
size	size	NN	0
as	as	IN	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
or	or	CC	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
include	include	VB	0
polygons	polygons	VBN	0
of	of	IN	0
different	different	JJ	0
sizes	sizes	NNS	0
.	.	.	0
In	In	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
polygons	polygons	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
random	random	JJ	0
shapes	shapes	NNS	0
may	may	MD	0
also	also	RB	0
be	be	VB	0
randomly	randomly	RB	0
oriented	oriented	VBN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
randomly	randomly	RB	0
positioned	positioned	VBN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
random	random	JJ	0
shapes	shapes	NNS	0
may	may	MD	0
be	be	VB	0
contiguous	contiguous	VBN	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
or	or	CC	0
they	they	PRP	0
may	may	MD	0
be	be	VB	0
spaced	spaced	VBN	0
from	from	IN	0
each	each	DT	0
other	other	JJ	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
As	As	IN	0
an	an	DT	0
alternative	alternative	NN	0
to	to	TO	0
random	random	JJ	0
shapes	shapes	NNS	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
further	further	RB	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
random	random	JJ	0
lines	lines	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
lines	lines	NNS	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
random	random	JJ	0
orientation	orientation	NN	0
,	,	,	0
random	random	JJ	0
length	length	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
a	a	DT	0
random	random	JJ	0
position	position	NN	0
on	on	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
photomask	photomask	NN	0
,	,	,	0
along	along	RB	0
with	with	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
and	and	CC	0
then	then	RB	0
etched	etched	VBN	0
into	into	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
on	on	IN	0
the	the	DT	0
top	top	JJ	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
in	in	IN	0
a	a	DT	0
known	known	VBN	0
etching	etching	JJ	0
process	process	NN	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
prior	prior	JJ	0
art	art	NN	B-NP
substrate	substrate	VBZ	I-NP
including	including	VBG	0
a	a	DT	0
cross-hatched	cross-hatched	JJ	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
in	in	IN	0
regions	regions	NNS	0
not	not	RB	0
occupied	occupied	VBN	0
by	by	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
an	an	DT	0
alternative	alternative	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
a	a	DT	0
second	second	JJ	0
alternative	alternative	NN	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
a	a	DT	0
third	third	JJ	0
alternative	alternative	NN	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
a	a	DT	0
fourth	fourth	JJ	0
alternative	alternative	NN	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
8	8	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
a	a	DT	0
fifth	fifth	JJ	0
alternative	alternative	NN	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
9	9	CD	0
is	is	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
side	side	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
which	which	WDT	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
above-described	above-described	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
FIG.	FIG.	CD	0
10	10	CD	0
is	is	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
cross-sectional	cross-sectional	JJ	I-NP
side	side	NN	I-NP
view	view	NN	I-NP
including	including	VBG	0
a	a	DT	0
substrate	substrate	NN	0
having	having	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
an	an	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
11	11	CD	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
illustrating	illustrating	VBD	0
a	a	DT	0
process	process	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
.	.	.	0
FIG.	FIG.	CD	0
12	12	CD	0
is	is	VBZ	0
an	an	DT	0
overall	overall	JJ	0
flowchart	flowchart	NN	B-NP
of	of	IN	0
a	a	DT	0
process	process	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
including	including	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
will	will	MD	0
now	now	RB	0
be	be	VB	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
FIGS.	FIGS.	CD	0
2-12	2-12	CD	0
,	,	,	0
which	which	WDT	0
relate	relate	VBP	0
to	to	TO	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
forming	forming	VBG	0
a	a	DT	0
reduced	reduced	JJ	0
warpage	warpage	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
package	package	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
formed	formed	VBD	0
thereby	thereby	RB	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
may	may	MD	0
be	be	VB	0
embodied	embodied	VBN	0
in	in	IN	0
many	many	JJ	0
different	different	JJ	0
forms	forms	NNS	0
and	and	CC	0
should	should	MD	0
not	not	RB	0
be	be	VB	0
construed	construed	VBN	0
as	as	IN	0
being	being	VBG	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
embodiments	embodiments	NN	0
set	set	VBD	0
forth	forth	RB	0
herein	herein	VBN	0
.	.	.	0
Rather	Rather	RB	0
,	,	,	0
these	these	DT	0
embodiments	embodiments	NNS	0
are	are	VBP	0
provided	provided	VBN	0
so	so	RB	0
that	that	IN	0
this	this	DT	0
disclosure	disclosure	NN	0
will	will	MD	0
be	be	VB	0
thorough	thorough	JJ	0
and	and	CC	0
complete	complete	JJ	0
and	and	CC	0
will	will	MD	0
fully	fully	RB	0
convey	convey	VB	0
the	the	DT	0
invention	invention	NN	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
.	.	.	0
Indeed	Indeed	RB	0
,	,	,	0
the	the	DT	0
invention	invention	NN	0
is	is	VBZ	0
intended	intended	VBN	0
to	to	TO	0
cover	cover	VB	0
alternatives	alternatives	NNS	0
,	,	,	0
modification	modification	NN	B-NP
and	and	CC	0
equivalents	equivalents	NNS	0
of	of	IN	0
these	these	DT	0
embodiments	embodiments	NN	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
included	included	VBN	0
within	within	IN	0
the	the	DT	0
scope	scope	NN	0
and	and	CC	0
spirit	spirit	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
as	as	IN	0
defined	defined	VBN	0
by	by	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
following	following	JJ	0
detailed	detailed	JJ	0
description	description	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
numerous	numerous	JJ	0
specific	specific	JJ	0
details	details	NNS	0
are	are	VBP	0
set	set	VBN	0
forth	forth	RB	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
thorough	thorough	JJ	0
understanding	understanding	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
will	will	MD	0
be	be	VB	0
clear	clear	JJ	0
to	to	TO	0
those	those	DT	0
of	of	IN	0
ordinary	ordinary	JJ	B-NP
skill	skill	NN	I-NP
in	in	IN	0
the	the	DT	0
art	art	NN	0
that	that	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
may	may	MD	0
be	be	VB	0
practiced	practiced	VBN	0
without	without	IN	0
such	such	JJ	0
specific	specific	JJ	0
details	details	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
view	view	NN	0
of	of	IN	0
a	a	DT	0
chip	chip	NN	0
carrier	carrier	NN	0
substrate	substrate	VBD	0
100	100	CD	0
,	,	,	0
and	and	CC	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
through	through	IN	0
a	a	DT	0
plane	plane	NN	0
normal	normal	JJ	0
to	to	TO	0
the	the	DT	0
top	top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
surfaces	surfaces	NN	0
of	of	IN	0
substrate	substrate	CD	0
100	100	CD	0
.	.	.	0
As	As	RB	0
seen	seen	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
substrate	substrate	CD	0
100	100	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
top	top	JJ	0
surface	surface	NN	0
102	102	CD	0
and	and	CC	0
a	a	DT	0
bottom	bottom	JJ	0
surface	surface	NN	0
104	104	CD	0
.	.	.	0
Substrate	Substrate	NNP	0
100	100	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
an	an	DT	0
electrically	electrically	JJ	0
insulative	insulative	JJ	B-NP
core	core	NN	I-NP
106	106	CD	0
having	having	VBG	0
a	a	DT	0
top	top	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
108	108	CD	0
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
top	top	JJ	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
core	core	NN	0
and	and	CC	0
a	a	DT	0
bottom	bottom	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
110	110	CD	0
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
bottom	bottom	JJ	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
core	core	NN	0
.	.	.	0
The	The	DT	0
core	core	NN	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
various	various	JJ	0
dielectric	dielectric	JJ	B-NP
material	material	JJ	I-NP
such	such	JJ	0
as	as	IN	0
for	for	IN	0
example	example	NN	0
,	,	,	0
polyimide	polyimide	JJ	0
laminates	laminates	NN	0
,	,	,	0
epoxy	epoxy	JJ	0
resins	resins	NNS	0
including	including	VBG	B-NP
FR4	FR4	NNP	I-NP
and	and	CC	0
FR5	FR5	NNP	B-NP
,	,	,	0
bismaleimide	bismaleimide	NN	B-NP
triazine	triazine	NN	I-NP
(	(	-LRB-	0
BT	BT	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
Although	Although	IN	0
not	not	RB	0
critical	critical	JJ	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
core	core	JJ	0
106	106	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
between	between	IN	0
40	40	CD	0
microns	microns	NNS	0
(	(	-LRB-	0
m	m	LS	0
)	)	-RRB-	0
to	to	TO	0
200	200	CD	0
m	m	NN	0
,	,	,	0
although	although	IN	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
core	core	NN	0
may	may	MD	0
vary	vary	VB	0
outside	outside	JJ	0
of	of	IN	0
that	that	DT	0
range	range	NN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
The	The	DT	0
core	core	NN	0
may	may	MD	0
be	be	VB	0
ceramic	ceramic	JJ	0
or	or	CC	0
organic	organic	JJ	B-NP
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
The	The	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
108	108	CD	0
and	and	CC	0
110	110	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
of	of	IN	0
copper	copper	NN	B-NP
,	,	,	0
copper	copper	NN	0
alloy	alloy	NN	0
or	or	CC	0
other	other	JJ	0
low	low	JJ	0
resistance	resistance	NN	0
electrical	electrical	JJ	B-NP
conductor	conductor	NN	I-NP
,	,	,	0
and	and	CC	0
may	may	MD	0
be	be	VB	0
patterned	patterned	VBN	0
in	in	IN	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
as	as	IN	0
explained	explained	JJ	0
hereinafter	hereinafter	NN	0
.	.	.	0
The	The	DT	0
layers	layers	JJ	0
108	108	CD	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
110	110	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
thickness	thickness	NN	0
of	of	IN	0
about	about	IN	0
10	10	CD	0
m	m	NN	0
to	to	TO	0
24	24	CD	0
m	m	NN	0
,	,	,	0
although	although	IN	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
layers	layers	JJ	0
108	108	CD	0
and	and	CC	0
110	110	CD	0
may	may	MD	0
vary	vary	VB	0
outside	outside	JJ	0
of	of	IN	0
that	that	DT	0
range	range	NN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
Once	Once	RB	0
patterned	patterned	VBN	0
,	,	,	0
the	the	DT	0
top	top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
may	may	MD	0
be	be	VB	0
laminated	laminated	VBN	0
with	with	IN	0
a	a	DT	0
solder	solder	JJ	0
mask	mask	NN	0
112	112	CD	0
,	,	,	0
114	114	CD	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
as	as	RB	0
is	is	VBZ	0
known	known	VBN	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
.	.	.	0
Substrate	Substrate	NNP	0
100	100	CD	0
may	may	MD	0
be	be	VB	0
patterned	patterned	VBN	0
and	and	CC	0
configured	configured	NN	0
for	for	IN	0
use	use	NN	0
in	in	IN	0
a	a	DT	0
wide	wide	JJ	0
variety	variety	NN	0
of	of	IN	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
.	.	.	0
One	One	CD	0
such	such	JJ	0
package	package	NN	0
is	is	VBZ	0
a	a	DT	0
so-called	so-called	JJ	0
land	land	NN	B-NP
grid	grid	NN	I-NP
array	array	NN	I-NP
(	(	-LRB-	0
LGA	LGA	NNP	B-NP
)	)	-RRB-	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
used	used	VBN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
sd	sd	NN	B-NP
flash	flash	NN	I-NP
memory	memory	NN	I-NP
card	card	NN	I-NP
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
explained	explained	VBD	0
hereinafter	hereinafter	NNS	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
on	on	IN	0
any	any	DT	0
substrate	substrate	NN	0
in	in	IN	0
which	which	WDT	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
and	and	CC	0
assembled	assembled	VBN	0
into	into	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
.	.	.	0
Referring	Referring	VBG	0
again	again	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
one	one	CD	0
or	or	CC	0
both	both	DT	0
of	of	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
108	108	CD	0
and	and	CC	0
110	110	CD	0
may	may	MD	0
be	be	VB	0
etched	etched	NNS	0
or	or	CC	0
otherwise	otherwise	RB	0
processed	processed	VBN	0
as	as	RB	0
explained	explained	VBD	0
hereinafter	hereinafter	VBN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
include	include	VB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
to	to	TO	0
provide	provide	VB	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
between	between	IN	0
components	components	NNS	0
mounted	mounted	VBD	0
to	to	TO	0
substrate	substrate	CD	0
100	100	CD	0
,	,	,	0
as	as	RB	0
well	well	RB	0
as	as	RB	0
between	between	IN	0
components	components	NNS	0
on	on	IN	0
substrate	substrate	CD	0
100	100	CD	0
and	and	CC	0
external	external	JJ	B-NP
device	device	NN	I-NP
.	.	.	0
In	In	IN	0
embodiments	embodiments	NNS	0
including	including	VBG	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
both	both	PDT	0
the	the	DT	0
top	top	JJ	0
surface	surface	NN	0
102	102	CD	0
and	and	CC	0
bottom	bottom	JJ	0
surface	surface	NN	0
104	104	CD	0
of	of	IN	0
substrate	substrate	CD	0
100	100	CD	0
,	,	,	0
as	as	RB	0
well	well	RB	0
as	as	RB	0
in	in	IN	0
substrates	substrates	NNS	0
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
top	top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
layers	layers	NNS	0
(	(	-LRB-	0
as	as	RB	0
explained	explained	VBD	0
hereinafter	hereinafter	VBN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
FIG.	FIG.	CD	0
9	9	CD	0
)	)	-RRB-	0
,	,	,	0
via	via	IN	B-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
to	to	TO	0
transmit	transmit	VB	0
electrical	electrical	JJ	B-NP
signal	signal	JJ	I-NP
between	between	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
in	in	IN	0
different	different	JJ	0
layers	layers	NNS	0
.	.	.	0
Substrate	Substrate	NNP	0
100	100	CD	0
further	further	RB	0
includes	includes	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
regions	regions	CD	0
122	122	CD	0
,	,	,	0
124	124	CD	0
,	,	,	0
126	126	CD	0
not	not	RB	0
having	having	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
referred	referred	VBD	0
to	to	TO	0
herein	herein	VB	0
as	as	IN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
130	130	CD	0
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122	122	CD	0
,	,	,	0
124	124	CD	0
,	,	,	0
and	and	CC	0
126	126	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
size	size	NN	0
and	and	CC	0
shape	shape	NN	0
of	of	IN	0
substrate	substrate	CD	0
100	100	CD	0
,	,	,	0
as	as	RB	0
well	well	RB	0
as	as	IN	0
the	the	DT	0
size	size	NN	0
and	and	CC	0
shape	shape	NN	0
of	of	IN	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
102	102	CD	0
may	may	MD	0
vary	vary	VB	0
greatly	greatly	RB	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
define	define	VB	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
of	of	IN	0
any	any	DT	0
size	size	NN	0
or	or	CC	0
shape	shape	NN	0
.	.	.	0
Dummy	Dummy	JJ	B-NP
circuit	circuit	NN	I-NP
130	130	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
any	any	DT	0
one	one	NN	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
these	these	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
,	,	,	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
embodiments	embodiments	NN	0
described	described	VBD	0
hereinafter	hereinafter	NNS	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
on	on	IN	0
both	both	DT	0
sides	sides	NNS	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
even	even	RB	0
where	where	WRB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
only	only	RB	0
on	on	IN	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
conceivable	conceivable	VBN	0
that	that	IN	0
a	a	DT	0
substrate	substrate	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
which	which	WDT	0
does	does	VBZ	0
not	not	RB	0
include	include	VB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
either	either	DT	0
first	first	JJ	0
or	or	CC	0
second	second	JJ	0
opposed	opposed	JJ	0
surfaces	surfaces	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
Such	Such	PDT	0
a	a	DT	0
substrate	substrate	NN	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
with	with	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
embodiments	embodiments	NN	0
described	described	VBD	0
hereinafter	hereinafter	CD	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
lines	lines	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
shapes	shapes	NNS	0
.	.	.	0
The	The	DT	0
lines	lines	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
shapes	shapes	NNS	0
are	are	VBP	0
provided	provided	VBN	0
in	in	IN	0
a	a	DT	0
given	given	VBN	0
density	density	NN	0
in	in	IN	0
the	the	DT	0
one	one	NN	0
or	or	CC	0
more	more	RBR	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
Density	Density	NNP	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
number	number	NN	0
,	,	,	0
length	length	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
amount	amount	NN	0
of	of	IN	0
material	material	NN	0
in	in	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
trace	trace	NN	I-NP
forming	forming	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
per	per	IN	0
a	a	DT	0
unit	unit	NN	0
of	of	IN	0
area	area	NN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
stress	stress	NN	B-NP
level	level	NN	I-NP
within	within	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
in	in	IN	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
will	will	MD	0
be	be	VB	0
linearly	linearly	NNS	0
or	or	CC	0
non-linearly	non-linearly	JJ	B-NP
related	related	JJ	0
to	to	TO	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
that	that	DT	0
straight	straight	JJ	0
segment	segment	NN	0
when	when	WRB	0
the	the	DT	0
substrate	substrate	NN	0
is	is	VBZ	0
heated	heated	VBN	0
.	.	.	0
In	In	IN	0
general	general	JJ	0
,	,	,	0
the	the	DT	0
longer	longer	RBR	0
the	the	DT	0
length	length	NN	0
,	,	,	0
the	the	DT	0
greater	greater	JJR	0
the	the	DT	0
stress	stress	NN	0
upon	upon	IN	0
heating	heating	NN	0
.	.	.	0
With	With	IN	0
regard	regard	NN	0
to	to	TO	0
the	the	DT	0
maximum	maximum	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
in	in	IN	0
any	any	DT	0
portion	portion	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
embodiments	embodiments	NN	0
described	described	VBD	0
hereinafter	hereinafter	CD	0
,	,	,	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
may	may	MD	0
be	be	VB	0
set	set	VBN	0
to	to	TO	0
maintain	maintain	VB	0
the	the	DT	0
stresses	stresses	NN	0
within	within	IN	0
that	that	DT	0
straight	straight	JJ	0
segment	segment	NN	0
below	below	IN	0
a	a	DT	0
desired	desired	JJ	0
level	level	NN	0
.	.	.	0
In	In	IN	0
particular	particular	JJ	0
,	,	,	0
the	the	DT	0
stress	stress	NN	0
per	per	IN	0
unit	unit	NN	B-NP
length	length	NN	I-NP
of	of	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
of	of	IN	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
experimentally	experimentally	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
by	by	IN	0
known	known	VBN	0
physical	physical	JJ	B-NP
characteristic	characteristic	JJ	I-NP
and	and	CC	0
behavior	behavior	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
materials	materials	NNS	0
as	as	IN	0
a	a	DT	0
function	function	NN	0
of	of	IN	0
the	the	DT	0
type	type	NN	0
of	of	IN	0
the	the	DT	0
materials	materials	NNS	0
used	used	VBN	0
,	,	,	0
the	the	DT	0
thicknesses	thicknesses	NN	0
of	of	IN	0
the	the	DT	0
materials	materials	NNS	0
used	used	VBN	0
and	and	CC	0
the	the	DT	0
temperature	temperature	NN	B-NP
range	range	NN	I-NP
to	to	TO	0
which	which	WDT	0
the	the	DT	0
materials	materials	NNS	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
subjected	subjected	VBN	0
.	.	.	0
Other	Other	JJ	0
characteristics	characteristics	NNS	0
may	may	MD	0
be	be	VB	0
included	included	VBN	0
in	in	IN	0
the	the	DT	0
analysis	analysis	NN	0
.	.	.	0
Given	Given	VBN	0
this	this	DT	0
information	information	NN	0
,	,	,	0
the	the	DT	0
maximum	maximum	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
of	of	IN	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
maintain	maintain	VB	0
the	the	DT	0
stresses	stresses	NN	0
within	within	IN	0
that	that	DT	0
segment	segment	NN	0
below	below	IN	0
any	any	DT	0
desired	desired	NN	0
,	,	,	0
predetermined	predetermined	JJ	0
level	level	NN	0
.	.	.	0
Stated	Stated	VBN	0
another	another	DT	0
way	way	NN	0
,	,	,	0
with	with	IN	0
a	a	DT	0
knowledge	knowledge	NN	0
of	of	IN	0
the	the	DT	0
stress	stress	NN	B-NP
build-up	build-up	NN	I-NP
per	per	IN	0
unit	unit	NN	B-NP
length	length	NN	I-NP
,	,	,	0
a	a	DT	0
desired	desired	JJ	0
maximum	maximum	NN	B-NP
stress	stress	NN	I-NP
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
,	,	,	0
and	and	CC	0
then	then	RB	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
all	all	DT	0
or	or	CC	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
straight	straight	JJ	0
segments	segments	NNS	0
in	in	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
may	may	MD	0
be	be	VB	0
set	set	VBN	0
to	to	TO	0
maintain	maintain	VB	0
a	a	DT	0
stress	stress	NN	0
at	at	IN	0
or	or	CC	0
below	below	IN	0
the	the	DT	0
selected	selected	JJ	0
stress	stress	NN	B-NP
level	level	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
a	a	DT	0
quantitative	quantitative	JJ	B-NP
analysis	analysis	NN	I-NP
of	of	IN	0
stress	stress	NN	0
per	per	IN	0
unit	unit	NN	B-NP
length	length	NN	I-NP
need	need	VBP	0
not	not	RB	0
be	be	VB	0
performed	performed	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
maximum	maximum	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
straight	straight	JJ	0
segment	segment	NN	0
may	may	MD	0
instead	instead	RB	0
be	be	VB	0
estimated	estimated	VBN	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
also	also	RB	0
understood	understood	VBN	0
that	that	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
include	include	VB	0
straight	straight	JJ	0
segments	segments	NNS	0
in	in	IN	0
which	which	WDT	0
stresses	stresses	VBZ	0
exceeding	exceeding	VBG	0
a	a	DT	0
predetermined	predetermined	JJ	0
maximum	maximum	NN	B-NP
may	may	MD	0
result	result	VB	0
in	in	IN	0
those	those	DT	0
segments	segments	NNS	0
upon	upon	IN	0
heating	heating	NN	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Regarding	Regarding	VBG	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
,	,	,	0
without	without	IN	0
regard	regard	NN	0
to	to	TO	0
other	other	JJ	0
factors	factors	NNS	0
which	which	WDT	0
may	may	MD	0
contribute	contribute	VB	0
to	to	TO	0
stress	stress	VB	0
within	within	IN	0
a	a	DT	0
substrate	substrate	NN	0
,	,	,	0
stresses	stresses	VBZ	0
within	within	IN	0
the	the	DT	0
substrate	substrate	NN	0
may	may	MD	0
be	be	VB	0
minimized	minimized	VBN	0
when	when	WRB	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
pattern	pattern	NN	I-NP
approximates	approximates	NN	0
that	that	IN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
approximate	approximate	VB	0
that	that	IN	0
of	of	IN	0
a	a	DT	0
given	given	VBN	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
be	be	VB	0
greater	greater	JJR	0
or	or	CC	0
lesser	lesser	JJR	0
than	than	IN	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
such	such	JJ	0
that	that	IN	0
the	the	DT	0
resulting	resulting	JJ	0
stresses	stresses	NN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NNS	0
remain	remain	VBP	0
within	within	IN	0
predetermined	predetermined	JJ	0
acceptable	acceptable	JJ	0
levels	levels	NNS	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
a	a	DT	0
quantitative	quantitative	JJ	B-NP
analysis	analysis	NN	I-NP
of	of	IN	0
stress	stress	NN	0
resulting	resulting	VBG	0
from	from	IN	0
a	a	DT	0
difference	difference	NN	0
in	in	IN	0
densities	densities	NN	0
between	between	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
and	and	CC	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
need	need	VBP	0
not	not	RB	0
be	be	VB	0
performed	performed	VBN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
instead	instead	RB	0
be	be	VB	0
estimated	estimated	VBN	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
130	130	CD	0
is	is	VBZ	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
contiguous	contiguous	JJ	0
,	,	,	0
aligned	aligned	VBN	0
cells	cells	NNS	0
130	130	CD	0
etched	etched	NN	0
into	into	IN	0
layer	layer	CD	0
108	108	CD	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
110	110	CD	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
contiguous	contiguous	JJ	B-NP
cell	cell	NN	I-NP
may	may	MD	0
be	be	VB	0
uniform	uniform	NN	0
in	in	IN	0
shape	shape	NN	0
,	,	,	0
and	and	CC	0
fit	fit	VB	0
together	together	RB	0
so	so	RB	0
as	as	RB	0
not	not	RB	0
to	to	TO	0
leave	leave	VB	0
any	any	DT	0
spaces	spaces	NN	0
between	between	IN	0
the	the	DT	0
cells	cells	NNS	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
may	may	MD	0
fit	fit	VB	0
together	together	RB	0
so	so	RB	0
as	as	RB	0
to	to	TO	0
leave	leave	VB	0
a	a	DT	0
space	space	NN	B-NP
therebetween	therebetween	NN	I-NP
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
Pattern	Pattern	NN	0
130	130	CD	0
is	is	VBZ	0
etched	etched	VBN	0
or	or	CC	0
otherwise	otherwise	RB	0
processed	processed	VBN	0
so	so	RB	0
that	that	IN	0
no	no	DT	0
straight	straight	JJ	0
line	line	NN	0
extends	extends	VBZ	0
through	through	IN	0
any	any	DT	0
two	two	CD	0
contiguous	contiguous	JJ	B-NP
cell	cell	NN	I-NP
130	130	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
the	the	DT	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
130	130	CD	0
are	are	VBP	0
hexagonal	hexagonal	VBN	0
,	,	,	0
forming	forming	VBG	0
a	a	DT	0
honeycomb	honeycomb	JJ	B-NP
pattern	pattern	NN	I-NP
130	130	CD	0
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
other	other	JJ	0
shapes	shapes	NNS	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
for	for	IN	0
example	example	NN	0
,	,	,	0
contiguous	contiguous	JJ	B-NP
circle	circle	NN	I-NP
,	,	,	0
octagons	octagons	NN	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
polygons	polygons	NN	0
besides	besides	IN	0
triangles	triangles	NNS	0
,	,	,	0
rectangles	rectangles	NNS	0
,	,	,	0
and	and	CC	0
squares	squares	NNS	0
.	.	.	0
(	(	-LRB-	0
Triangles	Triangles	NNP	0
,	,	,	0
rectangles	rectangles	NNS	0
,	,	,	0
and	and	CC	0
squares	squares	NNS	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
where	where	WRB	0
adjacent	adjacent	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
not	not	RB	0
aligned	aligned	VBN	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
so	so	RB	0
that	that	IN	0
no	no	DT	0
straight	straight	JJ	0
line	line	NN	0
extends	extends	VBZ	0
through	through	IN	0
any	any	DT	0
two	two	CD	0
contiguous	contiguous	JJ	B-NP
shape	shape	NN	I-NP
)	)	-RRB-	0
.	.	.	0
As	As	RB	0
indicated	indicated	VBN	0
,	,	,	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
the	the	DT	0
various	various	JJ	0
straight	straight	JJ	0
segment	segment	NN	B-NP
trace	trace	NN	I-NP
forming	forming	VBG	0
the	the	DT	0
pattern	pattern	NN	0
130	130	CD	0
may	may	MD	0
be	be	VB	0
controlled	controlled	VBN	0
to	to	TO	0
maintain	maintain	VB	0
the	the	DT	0
stress	stress	NN	B-NP
generation	generation	NN	I-NP
within	within	IN	0
the	the	DT	0
straight	straight	JJ	0
segments	segments	NNS	0
below	below	IN	0
a	a	DT	0
predetermined	predetermined	NN	0
,	,	,	0
desired	desired	VBN	B-NP
stress	stress	NN	I-NP
level	level	NN	I-NP
.	.	.	0
However	However	RB	0
,	,	,	0
in	in	IN	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
the	the	DT	0
straight	straight	JJ	0
segments	segments	NNS	0
forming	forming	VBG	0
each	each	DT	0
cell	cell	NN	0
130	130	CD	0
may	may	MD	0
range	range	VB	0
between	between	IN	0
about	about	IN	0
50	50	CD	0
m	m	NNS	0
and	and	CC	0
250	250	CD	0
m	m	NN	0
,	,	,	0
and	and	CC	0
more	more	RBR	0
particularly	particularly	RB	0
between	between	IN	0
70	70	CD	0
m	m	NNS	0
and	and	CC	0
150	150	CD	0
m	m	NNS	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
to	to	TO	0
the	the	DT	0
maximum	maximum	JJ	0
length	length	NN	0
of	of	IN	0
a	a	DT	0
cell	cell	NN	0
130	130	CD	0
segment	segment	NN	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
maximum	maximum	JJ	0
diameter	diameter	NN	0
larger	larger	JJR	0
than	than	IN	0
250	250	CD	0
m	m	NNS	0
and	and	CC	0
smaller	smaller	JJR	0
than	than	IN	0
50	50	CD	0
m	m	NN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
individual	individual	JJ	B-NP
trace	trace	NN	I-NP
width	width	NN	I-NP
forming	forming	VBG	0
the	the	DT	0
various	various	JJ	0
sides	sides	NNS	0
of	of	IN	0
each	each	DT	0
cell	cell	NN	0
130	130	CD	0
may	may	MD	0
be	be	VB	0
between	between	IN	0
approximately	approximately	RB	0
70	70	CD	0
m	m	NNS	0
and	and	CC	0
150	150	CD	0
m	m	NN	0
,	,	,	0
although	although	IN	0
the	the	DT	0
width	width	NN	B-NP
of	of	IN	0
each	each	DT	0
cell	cell	NN	0
may	may	MD	0
be	be	VB	0
larger	larger	JJR	0
or	or	CC	0
smaller	smaller	JJR	0
than	than	IN	0
that	that	DT	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122	122	CD	0
through	through	IN	0
126	126	CD	0
may	may	MD	0
include	include	VB	0
the	the	DT	0
same	same	JJ	0
sized	sized	JJ	0
cells	cells	NNS	0
130	130	CD	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
the	the	DT	0
cells	cells	NNS	0
in	in	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
regions	regions	NNS	0
(	(	-LRB-	0
122	122	CD	0
,	,	,	0
124	124	CD	0
)	)	-RRB-	0
may	may	MD	0
be	be	VB	0
larger	larger	JJR	0
than	than	IN	0
the	the	DT	0
cells	cells	NNS	0
130	130	CD	0
in	in	IN	0
other	other	JJ	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
(	(	-LRB-	0
126	126	LS	0
)	)	-RRB-	0
.	.	.	0
As	As	RB	0
indicated	indicated	VBD	0
above	above	RB	0
,	,	,	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
130	130	CD	0
may	may	MD	0
be	be	VB	0
omitted	omitted	VBN	0
from	from	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
as	as	RB	0
explained	explained	VBD	0
hereinafter	hereinafter	CD	0
,	,	,	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
130	130	CD	0
within	within	IN	0
a	a	DT	0
given	given	VBN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
may	may	MD	0
be	be	VB	0
of	of	IN	0
different	different	JJ	0
sizes	sizes	NNS	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
each	each	DT	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
130	130	CD	0
had	had	VBD	0
a	a	DT	0
uniform	uniform	JJ	0
shape	shape	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
second	second	JJ	0
alternative	alternative	NN	0
embodiment	embodiment	VBZ	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	0
regions	regions	NNS	0
122	122	CD	0
,	,	,	0
124	124	CD	0
,	,	,	0
and	and	CC	0
126	126	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
140	140	CD	0
including	including	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
irregular	irregular	NN	0
,	,	,	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
cells	cells	NNS	0
140	140	CD	0
.	.	.	0
The	The	DT	0
random	random	JJ	0
shapes	shapes	NNS	0
of	of	IN	0
cells	cells	NNS	0
140	140	CD	0
may	may	MD	0
be	be	VB	0
created	created	VBN	0
in	in	IN	0
the	the	DT	0
pattern	pattern	NN	0
mask	mask	VBZ	0
laid	laid	VBN	0
down	down	RP	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
as	as	IN	0
explained	explained	JJ	0
hereinafter	hereinafter	NN	0
.	.	.	0
A	A	DT	0
controller	controller	NN	0
for	for	IN	0
creating	creating	VBG	0
the	the	DT	0
pattern	pattern	NN	B-NP
mask	mask	NN	I-NP
may	may	MD	0
include	include	VB	0
software	software	NN	0
for	for	IN	0
generating	generating	VBG	0
random	random	JJ	0
shapes	shapes	NNS	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
configuration	configuration	NN	B-NP
of	of	IN	0
the	the	DT	0
random	random	JJ	0
shapes	shapes	NNS	0
may	may	MD	0
be	be	VB	0
created	created	VBN	0
,	,	,	0
and	and	CC	0
then	then	RB	0
the	the	DT	0
information	information	NN	0
transferred	transferred	VBN	0
to	to	TO	0
the	the	DT	0
system	system	NN	0
that	that	WDT	0
creates	creates	VBZ	0
the	the	DT	0
pattern	pattern	NN	B-NP
mask	mask	NN	I-NP
.	.	.	0
While	While	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
shows	shows	NNS	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
,	,	,	0
straight-edged	straight-edged	JJ	0
polygons	polygons	NN	0
,	,	,	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
cells	cells	NNS	0
140	140	CD	0
may	may	MD	0
have	have	VB	0
rounded	rounded	JJ	0
edges	edges	NNS	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
,	,	,	0
each	each	DT	0
randomly	randomly	JJ	0
shaped	shaped	JJ	0
cell	cell	NN	0
140	140	CD	0
may	may	MD	0
each	each	RB	0
be	be	VB	0
positioned	positioned	VBN	0
at	at	IN	0
a	a	DT	0
random	random	JJ	0
location	location	NN	0
within	within	IN	0
a	a	DT	0
given	given	VBN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
each	each	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
may	may	MD	0
be	be	VB	0
subdivided	subdivided	VBN	0
into	into	IN	0
predefined	predefined	JJ	B-NP
sub-region	sub-region	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
cell	cell	NN	0
distribution	distribution	NN	0
across	across	IN	0
the	the	DT	0
various	various	JJ	0
sub-region	sub-region	NN	B-NP
controlled	controlled	VBN	0
,	,	,	0
but	but	CC	0
the	the	DT	0
positioning	positioning	NN	0
of	of	IN	0
a	a	DT	0
cell	cell	NN	0
140	140	CD	0
within	within	IN	0
a	a	DT	0
given	given	VBN	0
sub-region	sub-region	JJ	B-NP
randomly	randomly	RB	0
determined	determined	VBN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
further	further	JJ	0
alternative	alternative	NN	0
,	,	,	0
the	the	DT	0
position	position	NN	0
of	of	IN	0
each	each	DT	0
randomly	randomly	JJ	0
shaped	shaped	JJ	0
cell	cell	NN	0
may	may	MD	0
be	be	VB	0
predetermined	predetermined	VBN	0
within	within	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
.	.	.	0
As	As	RB	0
in	in	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
in	in	IN	0
general	general	JJ	0
,	,	,	0
no	no	DT	0
two	two	CD	0
adjacent	adjacent	JJ	0
cells	cells	NNS	0
140	140	CD	0
will	will	MD	0
have	have	VB	0
a	a	DT	0
continuous	continuous	JJ	B-NP
straight	straight	JJ	I-NP
line	line	NN	I-NP
extending	extending	VBG	0
therethrough	therethrough	NN	B-NP
.	.	.	0
While	While	IN	0
it	it	PRP	0
is	is	VBZ	0
possible	possible	JJ	0
that	that	IN	0
edges	edges	NNS	0
of	of	IN	0
two	two	CD	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
cells	cells	NNS	0
will	will	MD	0
align	align	VB	0
in	in	IN	0
this	this	DT	0
embodiment	embodiment	NN	0
,	,	,	0
the	the	DT	0
likelihood	likelihood	NN	0
of	of	IN	0
any	any	DT	0
two	two	CD	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
adjacent	adjacent	JJ	0
cells	cells	NNS	0
having	having	VBG	0
aligning	aligning	JJ	0
sides	sides	NNS	0
forming	forming	VBG	0
a	a	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
therebetween	therebetween	NN	I-NP
in	in	IN	0
exceedingly	exceedingly	RB	0
small	small	JJ	0
.	.	.	0
The	The	DT	0
average	average	JJ	0
length	length	NN	0
of	of	IN	0
any	any	DT	0
side	side	NN	0
in	in	IN	0
a	a	DT	0
randomly	randomly	JJ	0
shaped	shaped	JJ	0
cell	cell	NN	0
140	140	CD	0
may	may	MD	0
range	range	VB	0
between	between	IN	0
0.3	0.3	CD	0
mm	mm	NNS	0
and	and	CC	0
1	1	CD	0
mm	mm	NN	0
in	in	IN	0
an	an	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
appreciated	appreciated	VBN	0
that	that	IN	0
the	the	DT	0
average	average	JJ	0
size	size	NN	0
of	of	IN	0
any	any	DT	0
side	side	NN	0
of	of	IN	0
a	a	DT	0
randomly	randomly	JJ	0
shaped	shaped	JJ	0
cell	cell	NN	0
140	140	CD	0
may	may	MD	0
be	be	VB	0
greater	greater	JJR	0
or	or	CC	0
smaller	smaller	JJR	0
than	than	IN	0
that	that	DT	0
range	range	NN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
Additionally	Additionally	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
standard	standard	JJ	0
deviation	deviation	NN	0
from	from	IN	0
that	that	DT	0
average	average	JJ	0
size	size	NN	0
may	may	MD	0
vary	vary	VB	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
140	140	CD	0
may	may	MD	0
be	be	VB	0
approximately	approximately	RB	0
50	50	CD	0
m	m	NN	0
,	,	,	0
but	but	CC	0
this	this	DT	0
may	may	MD	0
vary	vary	VB	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
average	average	JJ	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
randomly	randomly	JJ	0
shaped	shaped	JJ	0
cells	cells	NNS	0
140	140	CD	0
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
different	different	JJ	0
in	in	IN	0
the	the	DT	0
different	different	JJ	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	VBP	0
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
140	140	CD	0
may	may	MD	0
be	be	VB	0
omitted	omitted	VBN	0
from	from	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	VBP	0
.	.	.	0
The	The	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
140	140	CD	0
may	may	MD	0
be	be	VB	0
controlled	controlled	VBN	0
to	to	TO	0
be	be	VB	0
generally	generally	RB	0
the	the	DT	0
same	same	JJ	0
as	as	RB	0
,	,	,	0
less	less	JJR	0
than	than	IN	0
or	or	CC	0
greater	greater	JJR	0
than	than	IN	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
as	as	IN	0
described	described	VBN	0
above	above	IN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
all	all	DT	0
or	or	CC	0
a	a	DT	0
majority	majority	NN	0
of	of	IN	0
the	the	DT	0
cells	cells	NNS	0
140	140	CD	0
are	are	VBP	0
closed	closed	VBN	0
polygons	polygons	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
third	third	JJ	0
embodiment	embodiment	NNS	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
a	a	DT	0
chip-carrying	chip-carrying	JJ	0
substrate	substrate	NN	0
100	100	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	RB	0
,	,	,	0
each	each	DT	0
including	including	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
150	150	CD	0
comprised	comprised	NN	0
of	of	IN	0
randomly	randomly	RB	0
oriented	oriented	VBN	B-NP
line	line	NN	I-NP
150	150	CD	0
.	.	.	0
Lines	Lines	NNP	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
straight	straight	JJ	0
or	or	CC	0
curved	curved	NN	0
.	.	.	0
Where	Where	WRB	0
straight	straight	RB	0
,	,	,	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
each	each	DT	0
line	line	NN	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
be	be	VB	0
less	less	JJR	0
than	than	IN	0
a	a	DT	0
predetermined	predetermined	JJ	0
length	length	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
average	average	JJ	0
length	length	NN	0
of	of	IN	0
all	all	DT	0
lines	lines	NNS	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
be	be	VB	0
below	below	IN	0
a	a	DT	0
predetermined	predetermined	NN	0
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
within	within	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
150	150	CD	0
may	may	MD	0
approximate	approximate	VB	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
,	,	,	0
or	or	CC	0
may	may	MD	0
be	be	VB	0
greater	greater	JJR	0
than	than	IN	0
or	or	CC	0
lesser	lesser	JJR	0
than	than	IN	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
as	as	IN	0
described	described	VBN	0
above	above	IN	0
.	.	.	0
In	In	IN	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
approximately	approximately	RB	0
50	50	CD	0
m	m	NN	0
,	,	,	0
but	but	CC	0
this	this	DT	0
may	may	MD	0
vary	vary	VB	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
,	,	,	0
the	the	DT	0
lines	lines	NNS	0
150	150	CD	0
are	are	VBP	0
randomly	randomly	RB	0
oriented	oriented	VBN	0
,	,	,	0
randomly	randomly	RB	0
sized	sized	JJ	0
(	(	-LRB-	0
within	within	IN	0
a	a	DT	0
given	given	VBN	0
range	range	NN	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
randomly	randomly	RB	0
positioned	positioned	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
orientation	orientation	NN	0
,	,	,	0
length	length	NN	0
,	,	,	0
and	and	CC	0
location	location	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
controlled	controlled	VBN	0
so	so	RB	0
as	as	RB	0
not	not	RB	0
to	to	TO	0
be	be	VB	0
random	random	JJ	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
orientation	orientation	NN	0
and	and	CC	0
position	position	NN	0
may	may	MD	0
be	be	VB	0
random	random	JJ	0
but	but	CC	0
the	the	DT	0
length	length	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
within	within	IN	0
pattern	pattern	NN	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
controlled	controlled	VBN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
orientation	orientation	NN	0
and	and	CC	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
in	in	IN	0
pattern	pattern	NN	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
random	random	JJ	0
,	,	,	0
but	but	CC	0
the	the	DT	0
position	position	NN	0
partially	partially	RB	0
or	or	CC	0
completely	completely	RB	0
controlled	controlled	VBN	0
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
length	length	NN	0
and	and	CC	0
position	position	NN	0
of	of	IN	0
lines	lines	NNS	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
random	random	JJ	0
and	and	CC	0
their	their	PRP$	0
orientation	orientation	NNS	0
controlled	controlled	VBN	0
.	.	.	0
Each	Each	DT	0
of	of	IN	0
the	the	DT	0
above	above	JJ	0
described	described	JJ	0
properties	properties	NNS	0
of	of	IN	0
lines	lines	NNS	0
150	150	CD	0
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
for	for	IN	0
each	each	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
,	,	,	0
or	or	CC	0
the	the	DT	0
above-described	above-described	JJ	0
properties	properties	NNS	0
may	may	MD	0
vary	vary	VB	0
from	from	IN	0
one	one	CD	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
to	to	TO	0
the	the	DT	0
next	next	JJ	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
shows	shows	NNS	0
a	a	DT	0
further	further	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
including	including	VBG	0
a	a	DT	0
substrate	substrate	JJ	0
100	100	CD	0
having	having	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122	122	CD	0
through	through	IN	0
126	126	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiments	embodiments	NN	0
described	described	VBD	0
thus	thus	RB	0
far	far	RB	0
,	,	,	0
the	the	DT	0
lines	lines	NNS	0
and	and	CC	0
shapes	shapes	VBZ	0
shown	shown	VBN	0
in	in	IN	0
the	the	DT	0
drawings	drawings	NNS	0
as	as	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
represent	represent	VBP	0
trace	trace	JJ	B-NP
material	material	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
left	left	VBN	0
behind	behind	RP	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
after	after	IN	0
the	the	DT	0
pattern	pattern	NN	0
is	is	VBZ	0
etched	etched	VBN	0
or	or	CC	0
otherwise	otherwise	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
By	By	IN	0
contrast	contrast	NN	0
,	,	,	0
in	in	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
each	each	DT	0
include	include	VBP	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
160	160	CD	0
wherein	wherein	CD	0
the	the	DT	0
white	white	JJ	0
lines	lines	NNS	0
in	in	IN	0
the	the	DT	0
drawing	drawing	NN	0
represent	represent	VBP	0
material	material	NN	0
that	that	WDT	0
is	is	VBZ	0
etched	etched	VBN	0
away	away	RP	0
during	during	IN	0
the	the	DT	0
fabrication	fabrication	NN	B-NP
process	process	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
dark	dark	JJ	0
background	background	NN	0
represents	represents	VBZ	0
material	material	NN	0
from	from	IN	0
layers	layers	CD	0
108	108	CD	0
or	or	CC	0
110	110	CD	0
that	that	WDT	0
is	is	VBZ	0
left	left	VBN	0
behind	behind	RP	0
after	after	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
160	160	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
may	may	MD	0
be	be	VB	0
thought	thought	VBN	0
of	of	IN	0
as	as	IN	0
a	a	DT	0
negative	negative	JJ	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
150	150	CD	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
.	.	.	0
In	In	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
comprise	comprise	VB	0
the	the	DT	0
negative	negative	JJ	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
shown	shown	VBN	0
in	in	IN	0
FIGS.	FIGS.	NNP	0
2-4	2-4	NNP	0
and	and	CC	0
FIGS.	FIGS.	CD	0
7	7	CD	0
and	and	CC	0
8	8	CD	0
described	described	VBD	0
hereinafter	hereinafter	VBN	0
.	.	.	0
Dummy	Dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
160	160	CD	0
includes	includes	VBZ	0
etched	etched	JJ	0
lines	lines	NNS	0
160	160	CD	0
.	.	.	0
etched	etched	VBN	B-NP
line	line	NN	I-NP
160	160	CD	0
may	may	MD	0
have	have	VB	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
properties	properties	NNS	0
of	of	IN	0
lines	lines	NNS	0
150	150	CD	0
from	from	IN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
150	150	CD	0
in	in	IN	0
FIG.	FIG.	CD	0
5	5	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
,	,	,	0
the	the	DT	0
length	length	NN	0
and	and	CC	0
density	density	NN	0
of	of	IN	0
the	the	DT	0
lines	lines	NNS	0
160	160	CD	0
are	are	VBP	0
preferably	preferably	RB	0
selected	selected	VBN	0
to	to	TO	0
reduce	reduce	VB	0
the	the	DT	0
amount	amount	NN	0
of	of	IN	0
material	material	NN	0
in	in	IN	0
layer	layer	CD	0
108	108	CD	0
or	or	CC	0
110	110	CD	0
after	after	IN	0
fabrication	fabrication	NN	0
to	to	TO	0
maintain	maintain	VB	0
the	the	DT	0
stress	stress	NN	B-NP
level	level	JJ	I-NP
within	within	IN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
160	160	CD	0
and	and	CC	0
substrate	substrate	CD	0
100	100	CD	0
in	in	IN	0
general	general	JJ	0
to	to	TO	0
predetermined	predetermined	VB	0
acceptable	acceptable	JJ	0
levels	levels	NNS	0
as	as	RB	0
described	described	VBN	0
above	above	IN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
shows	shows	NNS	0
a	a	DT	0
further	further	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
including	including	VBG	0
a	a	DT	0
substrate	substrate	JJ	0
100	100	CD	0
having	having	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	VBP	0
.	.	.	0
One	One	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
may	may	MD	0
include	include	VB	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
170	170	CD	0
comprised	comprised	NN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
shapes	shapes	CD	0
170	170	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7	7	CD	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
approximates	approximates	CD	0
the	the	DT	0
outline	outline	NN	0
of	of	IN	0
the	the	DT	0
letter	letter	NN	0
C	C	NNP	0
with	with	IN	0
the	the	DT	0
material	material	NN	0
from	from	IN	0
within	within	IN	0
the	the	DT	0
outline	outline	NN	0
being	being	VBG	0
etched	etched	VBN	0
away	away	RP	0
during	during	IN	0
the	the	DT	0
fabrication	fabrication	NN	B-NP
process	process	NN	I-NP
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
a	a	DT	0
wide	wide	JJ	0
variety	variety	NN	0
of	of	IN	0
other	other	JJ	0
outline	outline	NN	0
shapes	shapes	VBZ	0
be	be	VB	0
provided	provided	VBN	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
shapes	shapes	NN	0
may	may	MD	0
alternatively	alternatively	RB	0
be	be	VB	0
filled	filled	VBN	0
in	in	IN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
the	the	DT	0
material	material	NN	0
from	from	IN	0
within	within	IN	0
the	the	DT	0
outer	outer	JJ	0
outline	outline	NN	0
of	of	IN	0
the	the	DT	0
shape	shape	NN	0
may	may	MD	0
remain	remain	VB	0
after	after	IN	0
the	the	DT	0
etching	etching	JJ	0
process	process	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
,	,	,	0
the	the	DT	0
majority	majority	NN	0
of	of	IN	0
segments	segments	NNS	0
forming	forming	VBG	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
are	are	VBP	0
curved	curved	VBN	0
.	.	.	0
curved	curved	VBN	B-NP
shape	shape	NN	I-NP
have	have	VBP	0
an	an	DT	0
advantage	advantage	NN	0
in	in	IN	0
that	that	WDT	0
stresses	stresses	VBZ	0
within	within	IN	0
the	the	DT	0
shape	shape	NN	0
are	are	VBP	0
minimized	minimized	VBN	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
other	other	JJ	0
components	components	NNS	0
are	are	VBP	0
more	more	RBR	0
sensitive	sensitive	JJ	0
to	to	TO	0
patterns	patterns	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
that	that	WDT	0
are	are	VBP	0
aligned	aligned	VBN	0
along	along	IN	0
the	the	DT	0
axes	axes	NN	0
of	of	IN	0
the	the	DT	0
die	die	NN	0
and	and	CC	0
component	component	NN	B-NP
.	.	.	0
A	A	DT	0
curved	curved	JJ	0
shape	shape	NN	0
reduces	reduces	VBZ	0
stresses	stresses	NN	0
that	that	WDT	0
may	may	MD	0
otherwise	otherwise	RB	0
result	result	VB	0
in	in	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
or	or	CC	0
other	other	JJ	0
component	component	NN	0
mounted	mounted	VBD	0
above	above	IN	0
the	the	DT	0
shape	shape	NN	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
may	may	MD	0
be	be	VB	0
defined	defined	VBN	0
by	by	IN	0
all	all	DT	0
or	or	CC	0
partial	partial	JJ	0
straight	straight	JJ	0
lines	lines	NNS	0
in	in	IN	0
alternative	alternative	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7	7	CD	0
,	,	,	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
are	are	VBP	0
spaced	spaced	VBN	0
from	from	IN	0
each	each	DT	0
other	other	JJ	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
shapes	shapes	NN	0
may	may	MD	0
overlap	overlap	VB	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Moreover	Moreover	RB	0
the	the	DT	0
shapes	shapes	NN	0
may	may	MD	0
each	each	RB	0
be	be	VB	0
in	in	IN	0
the	the	DT	0
same	same	JJ	0
orientation	orientation	NNS	0
(	(	-LRB-	0
as	as	RB	0
in	in	IN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122	122	CD	0
and	and	CC	0
124	124	CD	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
orientation	orientation	NN	B-NP
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
may	may	MD	0
differ	differ	VB	0
(	(	-LRB-	0
as	as	RB	0
in	in	IN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
126	126	CD	0
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
size	size	NN	0
of	of	IN	0
each	each	DT	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
within	within	IN	0
a	a	DT	0
given	given	VBN	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
different	different	JJ	0
than	than	IN	0
each	each	DT	0
other	other	JJ	0
,	,	,	0
and	and	CC	0
the	the	DT	0
size	size	NN	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
from	from	IN	0
one	one	CD	0
dummy	dummy	JJ	0
region	region	NN	0
to	to	TO	0
the	the	DT	0
next	next	JJ	0
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
or	or	CC	0
different	different	JJ	0
(	(	-LRB-	0
as	as	RB	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
7	7	CD	0
)	)	-RRB-	0
.	.	.	0
The	The	DT	0
number	number	NN	0
,	,	,	0
size	size	NN	0
,	,	,	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
shapes	shapes	JJ	0
170	170	CD	0
may	may	MD	0
be	be	VB	0
controlled	controlled	VBN	0
in	in	IN	0
each	each	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
or	or	CC	0
may	may	MD	0
be	be	VB	0
random	random	JJ	0
.	.	.	0
FIG.	FIG.	CD	0
8	8	CD	0
illustrates	illustrates	VBZ	0
a	a	DT	0
further	further	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
including	including	VBG	0
a	a	DT	0
substrate	substrate	JJ	0
100	100	CD	0
having	having	VBG	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
one	one	CD	0
or	or	CC	0
more	more	RBR	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	VBP	0
.	.	.	0
One	One	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
region	region	NN	I-NP
122-126	122-126	RB	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
180	180	CD	0
formed	formed	VBN	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
cells	cells	NNS	0
180	180	CD	0
.	.	.	0
FIG.	FIG.	CD	0
8	8	CD	0
is	is	VBZ	0
similar	similar	JJ	0
to	to	TO	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
described	described	VBD	0
above	above	RB	0
,	,	,	0
with	with	IN	0
the	the	DT	0
difference	difference	NN	0
that	that	IN	0
the	the	DT	0
cells	cells	NNS	0
180	180	CD	0
forming	forming	VBG	B-NP
dummy	dummy	JJ	I-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
180	180	CD	0
may	may	MD	0
not	not	RB	0
each	each	DT	0
have	have	VBP	0
the	the	DT	0
same	same	JJ	0
size	size	NN	0
or	or	CC	0
shape	shape	NN	0
as	as	IN	0
each	each	DT	0
other	other	JJ	0
cell	cell	NN	0
180	180	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
8	8	CD	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
larger	larger	JJR	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
180	180	CD	0
are	are	VBP	0
joined	joined	VBN	0
by	by	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
smaller	smaller	JJR	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
180	180	CD	0
.	.	.	0
The	The	DT	0
cells	cells	NNS	0
180	180	CD	0
may	may	MD	0
have	have	VB	0
the	the	DT	0
properties	properties	NNS	0
described	described	VBN	0
above	above	IN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
cells	cells	CD	0
130	130	CD	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
.	.	.	0
As	As	RB	0
indicated	indicated	VBD	0
above	above	RB	0
,	,	,	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
layers	layers	CD	0
108	108	CD	0
and	and	CC	0
110	110	CD	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
on	on	IN	0
the	the	DT	0
respective	respective	JJ	0
upper	upper	JJ	0
and	and	CC	0
lower	lower	JJR	0
surfaces	surfaces	NN	0
of	of	IN	0
core	core	JJ	0
106	106	CD	0
in	in	IN	0
substrate	substrate	CD	0
100	100	CD	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Such	Such	PDT	0
an	an	DT	0
embodiment	embodiment	NN	0
is	is	VBZ	0
shown	shown	VBN	0
in	in	IN	0
cross-section	cross-section	JJ	0
in	in	IN	0
FIG.	FIG.	CD	0
9	9	CD	0
.	.	.	0
In	In	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
shown	shown	VBN	0
,	,	,	0
core	core	NN	0
includes	includes	VBZ	0
three	three	CD	0
layers	layers	CD	0
108	108	CD	0
,	,	,	0
each	each	DT	0
laminated	laminated	NN	0
by	by	IN	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
solder	solder	JJ	0
mask	mask	NN	0
112	112	CD	0
on	on	IN	0
the	the	DT	0
top	top	JJ	0
surface	surface	NN	0
102	102	CD	0
,	,	,	0
and	and	CC	0
substrate	substrate	CD	0
100	100	CD	0
includes	includes	VBZ	0
three	three	CD	0
layers	layers	CD	0
110	110	CD	0
,	,	,	0
each	each	DT	0
laminated	laminated	NN	0
by	by	IN	0
a	a	DT	0
layer	layer	NN	0
solder	solder	VBD	0
mask	mask	CD	0
114	114	CD	0
on	on	IN	0
lower	lower	JJR	0
surface	surface	NN	0
104	104	CD	0
.	.	.	0
One	One	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
layers	layers	JJ	0
108	108	CD	0
and	and	CC	0
110	110	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
above-described	above-described	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
in	in	IN	0
the	the	DT	0
various	various	JJ	0
layers	layers	NN	0
108	108	CD	0
may	may	MD	0
align	align	VB	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
or	or	CC	0
not	not	RB	0
align	align	VBN	0
with	with	IN	0
each	each	DT	0
other	other	JJ	0
in	in	IN	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
same	same	JJ	0
is	is	VBZ	0
true	true	JJ	0
for	for	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
in	in	IN	0
layers	layers	CD	0
110	110	CD	0
.	.	.	0
FIG.	FIG.	CD	0
10	10	CD	0
is	is	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
cross-sectional	cross-sectional	JJ	I-NP
view	view	NN	I-NP
182	182	CD	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
with	with	IN	0
a	a	DT	0
substrate	substrate	JJ	0
100	100	CD	0
including	including	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
any	any	DT	0
of	of	IN	0
the	the	DT	0
above-described	above-described	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
Although	Although	IN	0
not	not	RB	0
critical	critical	JJ	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
FIG.	FIG.	CD	0
10	10	CD	0
shows	shows	NNS	0
two	two	CD	0
stacked	stacked	JJ	0
semiconductor	semiconductor	NN	B-NP
die	die	VB	0
184	184	CD	0
on	on	IN	0
the	the	DT	0
top	top	JJ	0
surface	surface	NN	0
102	102	CD	0
of	of	IN	0
substrate	substrate	CD	0
100	100	CD	0
.	.	.	0
Embodiments	Embodiments	NNP	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
may	may	MD	0
operate	operate	VB	0
with	with	IN	0
a	a	DT	0
single	single	JJ	0
die	die	NN	0
or	or	CC	0
between	between	IN	0
three	three	CD	0
and	and	CC	0
eight	eight	CD	0
or	or	CC	0
more	more	JJR	0
stacked	stacked	NNS	0
die	die	VBP	0
in	in	IN	0
an	an	DT	0
SiP	SiP	JJ	0
,	,	,	0
MCM	MCM	NNP	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
type	type	NN	0
of	of	IN	0
arrangement	arrangement	NN	0
.	.	.	0
Again	Again	RB	0
,	,	,	0
while	while	IN	0
not	not	RB	0
critical	critical	JJ	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
one	one	NN	0
or	or	CC	0
more	more	RBR	0
die	die	VB	0
184	184	CD	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
flash	flash	JJ	B-NP
memory	memory	NN	I-NP
chip	chip	NN	I-NP
(	(	-LRB-	0
NOR	NOR	NNP	B-NP
/	/	NNP	I-NP
NAND	NAND	NNP	I-NP
)	)	-RRB-	0
,	,	,	0
SRAM	SRAM	NNP	B-NP
,	,	,	0
or	or	CC	0
DDT	DDT	NNP	B-NP
,	,	,	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
a	a	DT	0
controller	controller	NN	B-NP
chip	chip	NN	I-NP
such	such	JJ	0
as	as	IN	0
an	an	DT	0
application	application	NN	B-NP
specific	specific	JJ	I-NP
integrated	integrated	VBN	I-NP
circuit	circuit	NN	I-NP
.	.	.	0
Other	Other	JJ	0
silicon	silicon	NN	0
chips	chips	NNS	0
are	are	VBP	0
contemplated	contemplated	VBN	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
embodiments	embodiments	VB	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
described	described	VBD	0
above	above	IN	0
controls	controls	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
minimizes	minimizes	JJ	0
mechanical	mechanical	JJ	B-NP
stress	stress	NN	I-NP
on	on	IN	0
,	,	,	0
and	and	CC	0
warping	warping	NN	0
of	of	IN	0
,	,	,	0
the	the	DT	0
substrate	substrate	JJ	0
100	100	CD	0
.	.	.	0
This	This	DT	0
in	in	IN	0
turn	turn	NN	B-NP
result	result	NN	I-NP
in	in	IN	0
control	control	NN	0
over	over	IN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
minimizing	minimizing	VBG	0
of	of	IN	0
the	the	DT	0
stresses	stresses	VBZ	0
seen	seen	VBN	0
by	by	IN	0
die	die	CD	0
184	184	CD	0
,	,	,	0
thus	thus	RB	0
improving	improving	VBG	0
overall	overall	JJ	0
yield	yield	NN	0
.	.	.	0
The	The	DT	0
one	one	NN	0
or	or	CC	0
more	more	RBR	0
die	die	VB	0
184	184	CD	0
may	may	MD	0
be	be	VB	0
mounted	mounted	VBN	0
on	on	IN	0
the	the	DT	0
top	top	JJ	0
surface	surface	NN	0
102	102	CD	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
100	100	CD	0
in	in	IN	0
a	a	DT	0
known	known	JJ	0
adhesive	adhesive	NN	B-NP
or	or	CC	0
eutectic	eutectic	JJ	B-NP
die	die	JJ	I-NP
bond	bond	NN	I-NP
process	process	NN	I-NP
,	,	,	0
using	using	VBG	0
a	a	DT	0
known	known	JJ	0
die	die	NNS	0
attach	attach	VBP	0
compound	compound	JJ	0
186	186	CD	0
.	.	.	0
The	The	DT	0
one	one	NN	0
or	or	CC	0
more	more	RBR	0
die	die	VB	0
184	184	CD	0
may	may	MD	0
be	be	VB	0
electrically	electrically	RB	0
connected	connected	VBN	0
to	to	TO	0
conductive	conductive	CD	B-NP
layer	layer	NN	I-NP
108	108	CD	0
,	,	,	0
110	110	CD	0
of	of	IN	0
the	the	DT	0
substrate	substrate	JJ	0
100	100	CD	0
by	by	IN	0
wire	wire	NN	0
bonds	bonds	NNS	0
188	188	CD	0
in	in	IN	0
a	a	DT	0
known	known	JJ	0
wire	wire	NN	0
bond	bond	NN	0
process	process	NN	0
.	.	.	0
After	After	IN	0
the	the	DT	0
wire	wire	NN	0
bond	bond	NN	0
process	process	NN	0
,	,	,	0
the	the	DT	0
circuit	circuit	NN	0
may	may	MD	0
be	be	VB	0
packaged	packaged	VBN	0
in	in	IN	0
a	a	DT	0
molding	molding	JJ	0
compound	compound	NN	B-NP
190	190	CD	0
in	in	IN	0
a	a	DT	0
known	known	VBN	0
molding	molding	JJ	0
process	process	NN	0
to	to	TO	0
complete	complete	VB	0
the	the	DT	0
package	package	NN	0
182	182	CD	0
.	.	.	0
In	In	IN	0
addition	addition	NN	0
to	to	TO	0
reducing	reducing	VBG	B-NP
stress	stress	NN	I-NP
and	and	CC	0
warpage	warpage	NN	B-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
according	according	VBG	0
to	to	TO	0
the	the	DT	0
various	various	JJ	0
embodiments	embodiments	NN	0
described	described	VBD	0
above	above	RB	0
may	may	MD	0
also	also	RB	0
serve	serve	VB	0
electrical	electrical	JJ	B-NP
function	function	NN	I-NP
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
provide	provide	VB	0
a	a	DT	0
path	path	NN	0
to	to	TO	0
ground	ground	VB	0
(	(	-LRB-	0
vs	vs	IN	B-NP
)	)	-RRB-	0
or	or	CC	0
be	be	VB	0
connected	connected	VBN	0
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
(	(	-LRB-	0
VDD	VDD	NNP	B-NP
)	)	-RRB-	0
to	to	TO	0
supply	supply	VB	0
power	power	NN	0
to	to	TO	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
other	other	JJ	0
components	components	NNS	0
mounted	mounted	VBD	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
carry	carry	VB	0
signals	signals	NNS	0
to	to	TO	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
from	from	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
substrate	substrate	JJ	0
components	components	NNS	0
.	.	.	0
In	In	IN	0
further	further	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
floating	floating	JJ	0
,	,	,	0
i.e.	i.e.	FW	0
,	,	,	0
it	it	PRP	0
has	has	VBZ	0
no	no	DT	0
electrical	electrical	JJ	B-NP
function	function	NN	I-NP
.	.	.	0
There	There	EX	0
are	are	VBP	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
known	known	JJ	0
processes	processes	NNS	0
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
120	120	CD	0
and	and	CC	0
various	various	JJ	0
embodiments	embodiments	NN	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
on	on	IN	0
substrate	substrate	CD	0
100	100	CD	0
.	.	.	0
One	One	CD	0
such	such	JJ	0
process	process	NN	0
is	is	VBZ	0
explained	explained	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
flowchart	flowchart	NN	B-NP
of	of	IN	0
FIG.	FIG.	CD	0
11	11	CD	0
.	.	.	0
The	The	DT	0
surfaces	surfaces	NN	0
of	of	IN	0
conductive	conductive	CD	B-NP
layer	layer	NN	I-NP
108	108	CD	0
and	and	CC	0
110	110	CD	0
are	are	VBP	0
cleaned	cleaned	VBN	0
in	in	IN	0
step	step	NN	0
150	150	CD	0
.	.	.	0
A	A	DT	0
photoresist	photoresist	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
then	then	RB	0
applied	applied	VBN	0
over	over	IN	0
the	the	DT	0
surfaces	surfaces	NN	0
of	of	IN	0
layers	layers	CD	0
108	108	CD	0
and	and	CC	0
110	110	CD	0
in	in	IN	0
step	step	NN	0
152	152	CD	0
.	.	.	0
A	A	DT	0
pattern	pattern	NN	B-NP
photomask	photomask	VBZ	I-NP
containing	containing	VBG	0
the	the	DT	0
outline	outline	NN	0
of	of	IN	0
the	the	DT	0
electrical	electrical	JJ	B-NP
conductance	conductance	JJ	I-NP
pattern	pattern	NN	I-NP
and	and	CC	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
is	is	VBZ	0
then	then	RB	0
placed	placed	VBN	0
over	over	IN	0
the	the	DT	0
photoresist	photoresist	JJ	B-NP
film	film	NN	I-NP
in	in	IN	0
step	step	NN	0
154	154	CD	0
.	.	.	0
The	The	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
and	and	CC	0
the	the	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
photomask	photomask	NN	0
in	in	IN	0
a	a	DT	0
known	known	JJ	0
process	process	NN	0
.	.	.	0
As	As	RB	0
indicated	indicated	VBD	0
above	above	RB	0
,	,	,	0
where	where	WRB	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
includes	includes	VBZ	0
the	the	DT	0
formation	formation	NN	0
of	of	IN	0
random	random	JJ	0
lines	lines	NNS	0
or	or	CC	0
shapes	shapes	NNS	0
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
a	a	DT	0
known	known	VBN	0
random	random	JJ	0
generation	generation	NN	B-NP
process	process	NN	I-NP
may	may	MD	0
be	be	VB	0
associated	associated	VBN	0
with	with	IN	0
the	the	DT	0
photomask	photomask	JJ	B-NP
formation	formation	NN	I-NP
to	to	TO	0
include	include	VB	0
the	the	DT	0
random	random	JJ	0
lines	lines	NNS	0
or	or	CC	0
shapes	shapes	NNS	0
,	,	,	0
depending	depending	VBG	0
on	on	IN	0
the	the	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
.	.	.	0
Once	Once	IN	0
the	the	DT	0
photomask	photomask	NN	0
is	is	VBZ	0
applied	applied	VBN	0
over	over	IN	0
the	the	DT	0
photoresist	photoresist	JJ	B-NP
film	film	NN	I-NP
,	,	,	0
the	the	DT	0
photoresist	photoresist	JJ	B-NP
film	film	NN	I-NP
is	is	VBZ	0
exposed	exposed	VBN	0
(	(	-LRB-	0
step	step	NN	0
156	156	CD	0
)	)	-RRB-	0
and	and	CC	0
developed	developed	VBN	0
(	(	-LRB-	0
step	step	NN	0
158	158	CD	0
)	)	-RRB-	0
to	to	TO	0
remove	remove	VB	0
the	the	DT	0
photoresist	photoresist	NN	0
from	from	IN	0
areas	areas	NNS	0
on	on	IN	0
the	the	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
that	that	WDT	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
etched	etched	NNS	0
.	.	.	0
The	The	DT	0
exposed	exposed	JJ	0
areas	areas	NNS	0
are	are	VBP	0
next	next	JJ	0
etched	etched	NNS	0
away	away	RB	0
using	using	VBG	0
an	an	DT	0
etchant	etchant	JJ	0
such	such	JJ	0
as	as	IN	0
ferric	ferric	JJ	B-NP
chloride	chloride	NN	I-NP
in	in	IN	0
step	step	NN	0
160	160	CD	0
to	to	TO	0
define	define	VB	0
the	the	DT	0
conductance	conductance	NN	B-NP
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
on	on	IN	0
the	the	DT	0
core	core	NN	0
.	.	.	0
Next	Next	JJ	B-NP
,	,	,	0
the	the	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
removed	removed	VBN	0
in	in	IN	0
step	step	NN	0
162	162	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
solder	solder	JJ	0
mask	mask	NN	0
layer	layer	NN	0
is	is	VBZ	0
applied	applied	VBN	0
in	in	IN	0
step	step	NN	0
164	164	CD	0
.	.	.	0
An	An	DT	0
overall	overall	JJ	0
process	process	NN	0
for	for	IN	0
forming	forming	VBG	0
the	the	DT	0
finished	finished	JJ	0
die	die	JJ	0
package	package	NN	0
182	182	CD	0
is	is	VBZ	0
explained	explained	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
of	of	IN	0
FIG.	FIG.	CD	0
12	12	CD	0
.	.	.	0
The	The	DT	0
substrate	substrate	JJ	0
100	100	CD	0
starts	starts	VBZ	0
out	out	RP	0
as	as	IN	0
a	a	DT	0
large	large	JJ	0
panel	panel	NN	0
which	which	WDT	0
is	is	VBZ	0
separated	separated	VBN	0
into	into	IN	0
individual	individual	JJ	B-NP
substrate	substrate	NN	I-NP
after	after	IN	0
fabrication	fabrication	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
step	step	NN	0
220	220	CD	0
,	,	,	0
the	the	DT	0
panel	panel	NN	0
is	is	VBZ	0
drilled	drilled	VBN	0
to	to	TO	0
provide	provide	VB	0
reference	reference	NN	0
holes	holes	VBD	0
off	off	RP	0
of	of	IN	0
which	which	WDT	0
the	the	DT	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
respective	respective	JJ	0
substrates	substrates	NN	0
is	is	VBZ	0
defined	defined	VBN	0
.	.	.	0
The	The	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
and	and	CC	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
then	then	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
respective	respective	JJ	0
surfaces	surfaces	NN	0
of	of	IN	0
the	the	DT	0
panel	panel	NN	0
in	in	IN	0
step	step	NN	0
222	222	CD	0
as	as	RB	0
explained	explained	VBD	0
above	above	RB	0
.	.	.	0
The	The	DT	0
patterned	patterned	JJ	0
panel	panel	NN	0
is	is	VBZ	0
then	then	RB	0
inspected	inspected	VBN	0
and	and	CC	0
tested	tested	VBN	0
in	in	IN	0
step	step	NN	0
224	224	CD	0
.	.	.	0
Once	Once	RB	0
inspected	inspected	VBN	0
,	,	,	0
the	the	DT	0
solder	solder	JJ	0
mask	mask	NN	0
is	is	VBZ	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
panel	panel	NN	0
in	in	IN	0
step	step	NN	0
226	226	CD	0
.	.	.	0
A	A	DT	0
router	router	NN	B-NP
then	then	RB	0
separates	separates	VB	0
the	the	DT	0
panel	panel	NN	0
into	into	IN	0
individual	individual	JJ	B-NP
substrate	substrate	NN	I-NP
in	in	IN	0
step	step	NN	0
228	228	CD	0
.	.	.	0
The	The	DT	0
individual	individual	JJ	B-NP
substrate	substrate	NN	I-NP
are	are	VBP	0
then	then	RB	0
inspected	inspected	VBN	0
and	and	CC	0
tested	tested	VBD	0
again	again	RB	0
in	in	IN	0
an	an	DT	0
automated	automated	JJ	0
step	step	NN	0
(	(	-LRB-	0
step	step	NN	0
230	230	CD	0
)	)	-RRB-	0
and	and	CC	0
in	in	IN	0
a	a	DT	0
final	final	JJ	0
visual	visual	JJ	0
inspection	inspection	NN	0
(	(	-LRB-	0
step	step	NN	0
232	232	CD	0
)	)	-RRB-	0
to	to	TO	0
check	check	VB	0
electrical	electrical	JJ	B-NP
operation	operation	NN	I-NP
,	,	,	0
and	and	CC	0
for	for	IN	0
contamination	contamination	NN	B-NP
,	,	,	0
scratches	scratches	NN	0
and	and	CC	0
discoloration	discoloration	NN	B-NP
.	.	.	0
The	The	DT	0
substrates	substrates	NN	0
that	that	WDT	0
pass	pass	VBP	0
inspection	inspection	NNS	0
are	are	VBP	0
then	then	RB	0
sent	sent	VBN	0
through	through	IN	0
the	the	DT	0
die	die	JJ	0
attach	attach	JJ	0
process	process	NN	0
in	in	IN	0
step	step	NN	0
234	234	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
substrate	substrate	NN	0
and	and	CC	0
dice	dice	NNS	0
are	are	VBP	0
then	then	RB	0
packaged	packaged	VBN	0
in	in	IN	0
step	step	NN	0
236	236	CD	0
in	in	IN	0
a	a	DT	0
known	known	JJ	0
injection	injection	NN	B-NP
mold	mold	NN	I-NP
process	process	NN	I-NP
to	to	TO	0
form	form	VB	0
a	a	DT	0
JEDEC	JEDEC	NNP	B-NP
standard	standard	NN	I-NP
(	(	-LRB-	0
or	or	CC	0
other	other	JJ	0
)	)	-RRB-	0
package	package	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
understood	understood	VBN	0
that	that	IN	0
the	the	DT	0
die	die	JJ	0
package	package	NN	0
182	182	CD	0
including	including	VBG	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
by	by	IN	0
other	other	JJ	0
processes	processes	NNS	0
in	in	IN	0
alternative	alternative	JJ	0
embodiments	embodiments	NN	0
.	.	.	0
The	The	DT	0
foregoing	foregoing	JJ	0
detailed	detailed	JJ	0
description	description	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
has	has	VBZ	0
been	been	VBN	0
presented	presented	VBN	0
for	for	IN	0
purposes	purposes	NNS	0
of	of	IN	0
illustration	illustration	NN	B-NP
and	and	CC	0
description	description	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
not	not	RB	0
intended	intended	VBN	0
to	to	TO	0
be	be	VB	0
exhaustive	exhaustive	JJ	0
or	or	CC	0
to	to	TO	0
limit	limit	VB	0
the	the	DT	0
invention	invention	NN	0
to	to	TO	0
the	the	DT	0
precise	precise	JJ	0
form	form	NN	0
disclosed	disclosed	VBD	0
.	.	.	0
Many	Many	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
variations	variations	NNS	0
are	are	VBP	0
possible	possible	JJ	0
in	in	IN	0
light	light	NN	0
of	of	IN	0
the	the	DT	0
above	above	JJ	0
teaching	teaching	NN	0
.	.	.	0
The	The	DT	0
described	described	JJ	0
embodiments	embodiments	NN	0
were	were	VBD	0
chosen	chosen	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
best	best	RB	0
explain	explain	VB	0
the	the	DT	0
principles	principles	NNS	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
and	and	CC	0
its	its	PRP$	0
practical	practical	JJ	B-NP
application	application	NN	I-NP
to	to	TO	0
thereby	thereby	RB	0
enable	enable	VB	0
others	others	NNS	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
to	to	TO	0
best	best	RB	0
utilize	utilize	VB	0
the	the	DT	0
invention	invention	NN	0
in	in	IN	0
various	various	JJ	0
embodiments	embodiments	NN	0
and	and	CC	0
with	with	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
as	as	RB	0
are	are	VBP	0
suited	suited	VBN	0
to	to	TO	0
the	the	DT	0
particular	particular	JJ	0
use	use	NN	0
contemplated	contemplated	VBN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
intended	intended	VBN	0
that	that	IN	0
the	the	DT	0
scope	scope	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
be	be	VB	0
defined	defined	VBN	0
by	by	IN	0
the	the	DT	0
claims	claims	NNS	0
appended	appended	VBN	0
hereto	hereto	NN	0
.	.	.	0
We	We	PRP	0
claim	claim	VBP	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
first	first	JJ	0
shape	shape	NN	0
;	;	:	0
a	a	DT	0
second	second	JJ	0
shape	shape	NN	0
proximate	proximate	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
shape	shape	NN	0
,	,	,	0
an	an	DT	0
outline	outline	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
including	including	VBG	0
no	no	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
extending	extending	VBG	0
through	through	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes.	shapes.	CD	0
2	2	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
ground	ground	NN	B-NP
potential	potential	NN	I-NP
and	and	CC	0
power	power	NN	B-NP
potential.	potential.	CD	I-NP
3	3	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
electrical	electrical	JJ	B-NP
component	component	JJ	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
to	to	TO	0
carry	carry	VB	0
electrical	electrical	JJ	B-NP
signal	signal	JJ	I-NP
to	to	TO	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
from	from	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
electrical	electrical	JJ	B-NP
component	component	JJ	I-NP
on	on	IN	0
the	the	DT	0
substrate.	substrate.	CD	0
4	4	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
floating.	floating.	CD	0
5	5	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
contiguous.	contiguous.	CD	0
6	6	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
spaced	spaced	VBN	0
from	from	IN	0
each	each	DT	0
other.	other.	CD	0
7	7	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
polygons	polygons	VBG	0
each	each	DT	0
having	having	VBG	B-NP
side	side	NN	I-NP
of	of	IN	0
the	the	DT	0
same	same	JJ	0
length.	length.	CD	0
8	8	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
have	have	VBP	0
random	random	JJ	0
shapes.	shapes.	CD	0
9	9	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
material	material	NN	0
from	from	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
which	which	WDT	0
material	material	NN	0
is	is	VBZ	0
left	left	VBN	0
behind	behind	RP	0
after	after	IN	0
etching	etching	VBG	0
away	away	RP	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
surrounding	surrounding	VBG	I-NP
portion	portion	NN	I-NP
10	10	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
defined	defined	VBN	0
by	by	IN	0
etching	etching	VBG	0
away	away	RP	0
material	material	NN	0
so	so	IN	0
that	that	DT	0
material	material	NN	0
left	left	VBD	0
unetched	unetched	JJ	B-NP
form	form	NN	I-NP
an	an	DT	0
outline	outline	NN	0
defining	defining	VBD	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes.	shapes.	CD	0
11	11	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
hexagon	hexagon	NN	0
,	,	,	0
an	an	DT	0
octagon	octagon	NN	0
and	and	CC	0
a	a	DT	0
circle.	circle.	CD	0
12	12	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
having	having	VBG	0
a	a	DT	0
length	length	NN	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
length	length	NN	0
determined	determined	VBN	0
to	to	TO	0
maintain	maintain	VB	0
stress	stress	NN	0
within	within	IN	0
the	the	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
below	below	IN	0
a	a	DT	0
given	given	VBN	0
stress	stress	NN	B-NP
level.	level.	CD	I-NP
13	13	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
12	12	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
given	given	VBN	0
stress	stress	NN	B-NP
level	level	NN	I-NP
is	is	VBZ	0
estimated.	estimated.	CD	0
14	14	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
12	12	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
straight	straight	JJ	0
having	having	VBG	B-NP
side	side	NN	I-NP
polygon	polygon	NN	I-NP
line	line	NN	I-NP
forms	forms	NNS	I-NP
part	part	NN	I-NP
of	of	IN	0
equal	equal	JJ	0
length.	length.	CD	0
15	15	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
12	12	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
has	has	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
random	random	JJ	0
orientation	orientation	NN	0
in	in	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
,	,	,	0
a	a	DT	0
random	random	JJ	0
length	length	NN	0
in	in	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
random	random	JJ	0
position	position	NN	0
within	within	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern.	pattern.	CD	I-NP
16	16	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
12	12	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
additional	additional	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
,	,	,	0
the	the	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
and	and	CC	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
additional	additional	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
having	having	VBG	0
a	a	DT	0
density	density	NN	0
approximating	approximating	VBD	0
the	the	DT	0
density	density	NN	0
of	of	IN	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
also	also	RB	0
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
substrate.	substrate.	CD	0
17	17	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
,	,	,	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
cells	cells	NNS	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
being	being	VBG	0
contiguous	contiguous	JJ	0
with	with	IN	0
each	each	DT	0
other.	other.	CD	0
18	18	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
are	are	VBP	0
contiguous.	contiguous.	CD	0
19	19	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
are	are	VBP	0
spaced	spaced	VBN	0
from	from	IN	0
each	each	DT	0
other.	other.	CD	0
20	20	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
are	are	VBP	0
the	the	DT	0
same	same	JJ	0
size.	size.	CD	0
21	21	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
first	first	JJ	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	JJ	B-NP
cell	cell	NN	I-NP
is	is	VBZ	0
a	a	DT	0
different	different	JJ	0
size	size	NN	0
than	than	IN	0
a	a	DT	0
second	second	JJ	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
hexagonal	hexagonal	CD	B-NP
cell	cell	NN	I-NP
22	22	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
17	17	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
material	material	NN	0
from	from	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
which	which	WDT	0
material	material	NN	0
is	is	VBZ	0
left	left	VBN	0
behind	behind	RP	0
after	after	IN	0
etching	etching	VBG	0
away	away	RP	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
surrounding	surrounding	VBG	I-NP
portion	portion	NN	I-NP
23	23	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
length	length	NN	0
,	,	,	0
orientation	orientation	NN	0
and	and	CC	0
position	position	NN	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
within	within	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
being	being	VBG	0
randomly	randomly	RB	0
selected.	selected.	CD	0
24	24	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
form	form	VBP	0
random	random	JJ	0
shapes.	shapes.	CD	0
25	25	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
form	form	VBP	0
randomly	randomly	RB	0
shaped	shaped	VBN	0
polygons.	polygons.	CD	0
26	26	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
are	are	VBP	0
material	material	NN	0
from	from	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
which	which	WDT	0
material	material	NN	0
is	is	VBZ	0
left	left	VBN	0
behind	behind	RP	0
after	after	IN	0
etching	etching	VBG	0
away	away	RP	0
conductive	conductive	JJ	B-NP
layer	layer	NN	I-NP
surrounding	surrounding	VBG	I-NP
portion	portion	NN	I-NP
27	27	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
lines	lines	NNS	0
are	are	VBP	0
defined	defined	VBN	0
by	by	IN	0
etching	etching	VBG	0
away	away	RP	0
material	material	NN	0
so	so	IN	0
that	that	DT	0
material	material	NN	0
left	left	VBD	0
unetched	unetched	JJ	B-NP
form	form	NN	I-NP
an	an	DT	0
outline	outline	NN	0
defining	defining	VBD	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes.	shapes.	CD	0
28	28	CD	0
.	.	.	0
A	A	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
for	for	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
23	23	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
shapes	shapes	NNS	0
are	are	VBP	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
hexagon	hexagon	NN	0
,	,	,	0
octagon	octagon	NN	0
and	and	CC	0
circle	circle	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
random	random	JJ	0
orientation	orientation	NN	0
and	and	CC	0
random	random	JJ	0
position	position	NN	0
within	within	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern.	pattern.	CD	I-NP
29	29	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
a	a	DT	0
substrate	substrate	NN	0
;	;	:	0
a	a	DT	0
conductance	conductance	JJ	B-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
substrate	substrate	NN	0
;	;	:	0
a	a	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
formed	formed	VBN	0
on	on	IN	0
the	the	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
,	,	,	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
including	including	VBG	0
a	a	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
having	having	VBG	0
a	a	DT	0
length	length	NN	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
length	length	NN	0
determined	determined	VBN	0
to	to	TO	0
maintain	maintain	VB	0
stress	stress	NN	0
within	within	IN	0
the	the	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
below	below	IN	0
a	a	DT	0
given	given	VBN	0
stress	stress	NN	B-NP
level.	level.	CD	I-NP
30	30	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
29	29	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
ground	ground	NN	B-NP
potential	potential	NN	I-NP
and	and	CC	0
power	power	NN	B-NP
potential.	potential.	CD	I-NP
31	31	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
29	29	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
connected	connected	VBN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
electrical	electrical	JJ	B-NP
component	component	JJ	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
to	to	TO	0
carry	carry	VB	0
electrical	electrical	JJ	B-NP
signal	signal	JJ	I-NP
to	to	TO	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
from	from	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
die	die	NN	0
and	and	CC	0
electrical	electrical	JJ	B-NP
component	component	JJ	I-NP
on	on	IN	0
the	the	DT	0
substrate.	substrate.	CD	0
32	32	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
29	29	CD	0
,	,	,	0
wherein	wherein	JJ	0
portions	portions	NNS	0
of	of	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
are	are	VBP	0
floating.	floating.	CD	0
33	33	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
29	29	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
straight	straight	JJ	0
having	having	VBG	B-NP
side	side	NN	I-NP
polygon	polygon	NN	I-NP
line	line	NN	I-NP
forms	forms	NNS	I-NP
part	part	NN	I-NP
of	of	IN	0
equal	equal	JJ	0
length.	length.	CD	0
34	34	CD	0
.	.	.	0
A	A	DT	0
semiconductor	semiconductor	NN	B-NP
package	package	NN	I-NP
as	as	IN	0
recited	recited	NN	0
in	in	IN	0
claim	claim	NN	0
29	29	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
straight	straight	JJ	0
line	line	NN	B-NP
segment	segment	NN	I-NP
has	has	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
random	random	JJ	0
orientation	orientation	NN	0
in	in	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
,	,	,	0
a	a	DT	0
random	random	JJ	0
length	length	NN	0
in	in	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
and	and	CC	0
a	a	DT	0
random	random	JJ	0
position	position	NN	0
within	within	IN	0
the	the	DT	0
dummy	dummy	JJ	B-NP
circuit	circuit	NN	I-NP
pattern	pattern	NN	I-NP
.	.	.	0
