xpm_cdc.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_hdmi_1024x768"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_hdmi_1024x768"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_hdmi_1024x768"
clk_vga_hdmi_1024x768_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_sim_netlist.vhdl,incdir="../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_hdmi_1024x768"
glbl.v,Verilog,xil_defaultlib,glbl.v
