# Embedded Logic with FPGA

This repository documents my hands-on work in:
- RTL design (Verilog/SystemVerilog)
- FPGA-based embedded logic
- Zynq / PYNQ workflows
- Tool command-line usage (Vivado, Tcl)

This repo will evolve as I progress.

