/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [9:0] _06_;
  reg [9:0] _07_;
  reg [9:0] _08_;
  wire [22:0] _09_;
  reg [3:0] _10_;
  wire [10:0] _11_;
  wire [8:0] _12_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [14:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_54z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_63z;
  wire [9:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [13:0] celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_0z ? _00_ : celloutsig_1_4z[2];
  assign celloutsig_0_20z = celloutsig_0_14z ? celloutsig_0_12z : celloutsig_0_10z[6];
  assign celloutsig_0_3z = ~(in_data[57] & celloutsig_0_0z);
  assign celloutsig_0_46z = ~(celloutsig_0_38z & celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_8z[13] & in_data[44]);
  assign celloutsig_0_59z = !(celloutsig_0_18z ? celloutsig_0_58z[0] : celloutsig_0_22z);
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[174] | in_data[103];
  assign celloutsig_0_31z = celloutsig_0_2z ^ celloutsig_0_6z[5];
  assign celloutsig_0_40z = celloutsig_0_38z ^ celloutsig_0_30z;
  assign celloutsig_0_26z = celloutsig_0_4z ^ _03_;
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, _05_[2:0] } + { _05_[1], celloutsig_0_2z, _05_[2:0], celloutsig_0_4z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 10'h000;
    else _07_ <= { _06_[9], _05_[2:0], celloutsig_0_18z, celloutsig_0_32z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 10'h000;
    else _08_ <= { _07_[8:5], celloutsig_0_18z, _05_[2:0], celloutsig_0_40z, celloutsig_0_30z };
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign _05_[2:0] = _27_;
  reg [22:0] _28_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _28_ <= 23'h000000;
    else _28_ <= { in_data[136:129], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z };
  assign { _09_[22:17], _00_, _09_[15:13], _02_, _09_[11:1], _01_ } = _28_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 4'h0;
    else _10_ <= celloutsig_0_6z[3:0];
  reg [10:0] _30_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 11'h000;
    else _30_ <= { in_data[34:27], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z };
  assign { _03_, _11_[9:6], _06_[9], _11_[4:0] } = _30_;
  reg [8:0] _31_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 9'h000;
    else _31_ <= celloutsig_0_10z[18:10];
  assign { _12_[8:7], _04_, _12_[5:0] } = _31_;
  assign celloutsig_0_34z = { celloutsig_0_19z[5:3], celloutsig_0_25z } & { celloutsig_0_19z[4:0], celloutsig_0_26z };
  assign celloutsig_0_63z = celloutsig_0_54z[3:1] & { _10_[2:1], celloutsig_0_44z };
  assign celloutsig_0_16z = { _11_[9:6], _06_[9], _11_[4:3] } & celloutsig_0_10z[15:9];
  assign celloutsig_0_48z = { _07_[2:1], celloutsig_0_23z } / { 1'h1, _08_[7:6] };
  assign celloutsig_0_28z = celloutsig_0_8z[10:5] / { 1'h1, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_34z[5:1], celloutsig_0_21z, celloutsig_0_34z } == { celloutsig_0_10z[16:7], celloutsig_0_36z, celloutsig_0_14z };
  assign celloutsig_1_18z = { celloutsig_1_4z[0], celloutsig_1_4z } === celloutsig_1_2z[5:2];
  assign celloutsig_0_0z = in_data[17:15] && in_data[79:77];
  assign celloutsig_0_36z = { celloutsig_0_25z[0], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z } && { celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_51z = { celloutsig_0_10z[17:10], celloutsig_0_3z } && { celloutsig_0_41z[14:8], celloutsig_0_44z, celloutsig_0_11z };
  assign celloutsig_0_65z = { _08_[0], celloutsig_0_51z, celloutsig_0_44z } && celloutsig_0_32z[3:1];
  assign celloutsig_0_67z = { celloutsig_0_64z[9:1], celloutsig_0_37z } && { celloutsig_0_48z[1], celloutsig_0_59z, celloutsig_0_63z, _10_, celloutsig_0_7z };
  assign celloutsig_0_7z = { in_data[90:82], _05_[2:0] } && { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, _05_[2:0] };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[33:28] && { in_data[64:62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[47:37], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z } && { in_data[38:24], celloutsig_0_1z };
  assign celloutsig_0_17z = { _11_[7:6], _06_[9], _11_[4:0] } && { in_data[55:50], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_18z = { _11_[8:6], _06_[9], _11_[4], celloutsig_0_1z } && { _11_[9:6], _06_[9], _11_[4] };
  assign celloutsig_0_2z = in_data[51:49] && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_10z[18:3], _10_, celloutsig_0_9z, _10_, celloutsig_0_14z } && { celloutsig_0_19z[5:4], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_37z = _12_[1] & ~(celloutsig_0_23z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_32z = { _12_[3:1], celloutsig_0_31z, celloutsig_0_20z } * { celloutsig_0_10z[13:10], celloutsig_0_0z };
  assign celloutsig_0_58z = { celloutsig_0_6z[4:3], celloutsig_0_12z, celloutsig_0_53z, celloutsig_0_21z } * { celloutsig_0_25z[2:1], celloutsig_0_29z, celloutsig_0_46z, celloutsig_0_46z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } * { celloutsig_1_2z[6:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_8z[4:0], celloutsig_0_3z } * { celloutsig_0_6z[4:0], celloutsig_0_17z };
  assign celloutsig_0_11z = & { _05_[2:0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_17z & celloutsig_0_8z[0];
  assign celloutsig_0_53z = celloutsig_0_34z[0] & celloutsig_0_27z[3];
  assign celloutsig_1_3z = in_data[162] & celloutsig_1_2z[2];
  assign celloutsig_0_23z = celloutsig_0_4z & celloutsig_0_21z;
  assign celloutsig_0_64z = { _10_[2:0], _05_[2:0], _10_ } >> { _07_[6:0], _05_[2:0] };
  assign celloutsig_0_70z = { _11_[6], _06_[9], _11_[4:2] } >> { celloutsig_0_54z[5:4], celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_31z };
  assign celloutsig_1_2z = { in_data[181:175], celloutsig_1_1z } >> { in_data[137:132], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_25z = { _05_[2], celloutsig_0_9z, celloutsig_0_21z } >> { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1:0], celloutsig_1_1z } << in_data[183:181];
  assign celloutsig_0_10z = { in_data[9:1], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } << { in_data[41:27], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_28z, _05_[2:0], celloutsig_0_34z } ~^ { _07_[8:2], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_54z = _07_[6:1] ~^ { celloutsig_0_16z[6:3], celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_0_8z = { _05_[2:0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z } ~^ { in_data[17:11], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, _05_[2:0] };
  assign celloutsig_0_27z = { celloutsig_0_3z, celloutsig_0_3z, _03_, _11_[9:6], _06_[9], _11_[4:0] } ~^ celloutsig_0_8z[13:1];
  assign celloutsig_0_69z = { celloutsig_0_4z, celloutsig_0_65z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_67z, celloutsig_0_53z } ^ { in_data[30:18], celloutsig_0_17z };
  assign celloutsig_0_44z = ~((celloutsig_0_0z & _10_[2]) | celloutsig_0_25z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_6z[5]) | celloutsig_0_3z);
  assign celloutsig_0_29z = ~((celloutsig_0_2z & celloutsig_0_6z[4]) | celloutsig_0_1z);
  assign _05_[5:3] = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign _06_[8:0] = { _05_[2:0], celloutsig_0_18z, celloutsig_0_32z };
  assign { _09_[16], _09_[12], _09_[0] } = { _00_, _02_, _01_ };
  assign { _11_[10], _11_[5] } = { _03_, _06_[9] };
  assign _12_[6] = _04_;
  assign { out_data[128], out_data[96], out_data[45:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
