# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do counter_4bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit {C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:54 on Oct 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit" C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v 
# -- Compiling module counter_4bit
# 
# Top level modules:
# 	counter_4bit
# End time: 19:28:55 on Oct 22,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit {C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:55 on Oct 22,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit" C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v 
# -- Compiling module counter_4bit_t
# 
# Top level modules:
# 	counter_4bit_t
# End time: 19:28:55 on Oct 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  counter_4bit_t
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" counter_4bit_t 
# Start time: 19:28:56 on Oct 22,2017
# Loading work.counter_4bit_t
# ** Error: (vsim-3033) C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v(5): Instantiation of 'counter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /counter_4bit_t File: C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/simulation/modelsim/rtl_work
#             C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./counter_4bit_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 19:29:20 on Oct 22,2017, Elapsed time: 0:00:24
# Errors: 1, Warnings: 0
