{
  "Top": "canny_edge",
  "RtlTop": "canny_edge",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "234",
    "Uncertainty": "0.75"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -from [get_cells canny_edge_CONTROL_BUS_s_axi_U\/int_rows_V_reg[*]]",
      "set_false_path -from [get_cells canny_edge_CONTROL_BUS_s_axi_U\/int_cols_V_reg[*]]",
      "set_false_path -from [get_cells canny_edge_CONTROL_BUS_s_axi_U\/int_threshold1_reg[*]]",
      "set_false_path -from [get_cells canny_edge_CONTROL_BUS_s_axi_U\/int_threshold2_reg[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "canny_edge",
    "Version": "1.0",
    "DisplayName": "Canny_edge",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/canny_edge.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_Mat_exit27932_s.vhd",
      "impl\/vhdl\/canny_edge_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_2s_8ns_8ns_10_3_1.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_2s_8ns_9s_11_3_1.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_2s_8ns_11s_11_3_1.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_3ns_8ns_10s_11_3_1.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_3s_8ns_11s_12_3_1.vhd",
      "impl\/vhdl\/canny_edge_mac_muladd_4ns_8ns_12s_12_3_1.vhd",
      "impl\/vhdl\/canny_edge_mul_33ns_33ns_65_5_1.vhd",
      "impl\/vhdl\/canny_edge_mul_mul_9ns_20s_20_3_1.vhd",
      "impl\/vhdl\/canny_edge_mux_32_8_1_1.vhd",
      "impl\/vhdl\/Duplicate.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w20_d2_A.vhd",
      "impl\/vhdl\/fifo_w20_d7_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/Filter2D_k_buf_0_val_3.vhd",
      "impl\/vhdl\/gradient_decompositi.vhd",
      "impl\/vhdl\/hysteresis.vhd",
      "impl\/vhdl\/hysteresis_linebuff_val_0.vhd",
      "impl\/vhdl\/Loop_1_proc.vhd",
      "impl\/vhdl\/Loop_2_proc.vhd",
      "impl\/vhdl\/nonmax_suppression.vhd",
      "impl\/vhdl\/nonmax_suppression_lbuffer_val_0.vhd",
      "impl\/vhdl\/Sobel.vhd",
      "impl\/vhdl\/Sobel_1.vhd",
      "impl\/vhdl\/start_for_Duplicate_U0.vhd",
      "impl\/vhdl\/start_for_gradient_decompositi_U0.vhd",
      "impl\/vhdl\/start_for_hysteresis_U0.vhd",
      "impl\/vhdl\/start_for_Loop_2_proc_U0.vhd",
      "impl\/vhdl\/start_for_nonmax_suppression_U0.vhd",
      "impl\/vhdl\/start_for_Sobel_1_U0.vhd",
      "impl\/vhdl\/start_for_Sobel_U0.vhd",
      "impl\/vhdl\/canny_edge.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_Mat_exit27932_s.v",
      "impl\/verilog\/canny_edge_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/canny_edge_mac_muladd_2s_8ns_8ns_10_3_1.v",
      "impl\/verilog\/canny_edge_mac_muladd_2s_8ns_9s_11_3_1.v",
      "impl\/verilog\/canny_edge_mac_muladd_2s_8ns_11s_11_3_1.v",
      "impl\/verilog\/canny_edge_mac_muladd_3ns_8ns_10s_11_3_1.v",
      "impl\/verilog\/canny_edge_mac_muladd_3s_8ns_11s_12_3_1.v",
      "impl\/verilog\/canny_edge_mac_muladd_4ns_8ns_12s_12_3_1.v",
      "impl\/verilog\/canny_edge_mul_33ns_33ns_65_5_1.v",
      "impl\/verilog\/canny_edge_mul_mul_9ns_20s_20_3_1.v",
      "impl\/verilog\/canny_edge_mux_32_8_1_1.v",
      "impl\/verilog\/Duplicate.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w20_d2_A.v",
      "impl\/verilog\/fifo_w20_d7_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/Filter2D_k_buf_0_val_3.v",
      "impl\/verilog\/gradient_decompositi.v",
      "impl\/verilog\/hysteresis.v",
      "impl\/verilog\/hysteresis_linebuff_val_0.v",
      "impl\/verilog\/Loop_1_proc.v",
      "impl\/verilog\/Loop_2_proc.v",
      "impl\/verilog\/nonmax_suppression.v",
      "impl\/verilog\/nonmax_suppression_lbuffer_val_0.v",
      "impl\/verilog\/Sobel.v",
      "impl\/verilog\/Sobel_1.v",
      "impl\/verilog\/start_for_Duplicate_U0.v",
      "impl\/verilog\/start_for_gradient_decompositi_U0.v",
      "impl\/verilog\/start_for_hysteresis_U0.v",
      "impl\/verilog\/start_for_Loop_2_proc_U0.v",
      "impl\/verilog\/start_for_nonmax_suppression_U0.v",
      "impl\/verilog\/start_for_Sobel_1_U0.v",
      "impl\/verilog\/start_for_Sobel_U0.v",
      "impl\/verilog\/canny_edge.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/canny_edge_v1_0\/data\/canny_edge.mdd",
      "impl\/misc\/drivers\/canny_edge_v1_0\/data\/canny_edge.tcl",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/xcanny_edge.c",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/xcanny_edge.h",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/xcanny_edge_hw.h",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/xcanny_edge_linux.c",
      "impl\/misc\/drivers\/canny_edge_v1_0\/src\/xcanny_edge_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/cwalk\/PYNQ-Projects\/cv2PYNQ-The-project-behind-the-library\/ip\/HLS\/canny\/solution1\/.autopilot\/db\/canny_edge.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "AXI_LITE_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS",
      "reset": "ap_rst_n_AXI_LITE_clk"
    },
    "INPUT_data_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_data_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "OUTPUT_data_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_data_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "INPUT_data_V OUTPUT_data_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_AXI_LITE_clk": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "rows_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows_V"
            }]
        },
        {
          "offset": "0x1c",
          "name": "cols_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols_V"
            }]
        },
        {
          "offset": "0x24",
          "name": "threshold1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of threshold1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "threshold1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of threshold1"
            }]
        },
        {
          "offset": "0x2c",
          "name": "threshold2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of threshold2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "threshold2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of threshold2"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_data_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_data_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_data_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_data_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_data_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_data_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "INPUT_data_V": {
      "interfaceRef": "INPUT_data_V",
      "dir": "in"
    },
    "OUTPUT_data_V": {
      "interfaceRef": "OUTPUT_data_V",
      "dir": "out",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "canny_edge",
      "Instances": [
        {
          "ModuleName": "hysteresis",
          "InstanceName": "hysteresis_U0"
        },
        {
          "ModuleName": "Sobel",
          "InstanceName": "Sobel_U0",
          "Instances": [{
              "ModuleName": "Filter2D",
              "InstanceName": "grp_Filter2D_fu_96"
            }]
        },
        {
          "ModuleName": "Sobel_1",
          "InstanceName": "Sobel_1_U0",
          "Instances": [{
              "ModuleName": "Filter2D",
              "InstanceName": "grp_Filter2D_fu_96"
            }]
        },
        {
          "ModuleName": "nonmax_suppression",
          "InstanceName": "nonmax_suppression_U0"
        },
        {
          "ModuleName": "gradient_decompositi",
          "InstanceName": "gradient_decompositi_U0"
        },
        {
          "ModuleName": "Loop_2_proc",
          "InstanceName": "Loop_2_proc_U0"
        },
        {
          "ModuleName": "Loop_1_proc",
          "InstanceName": "Loop_1_proc_U0"
        },
        {
          "ModuleName": "Duplicate",
          "InstanceName": "Duplicate_U0"
        },
        {
          "ModuleName": "Block_Mat_exit27932_s",
          "InstanceName": "Block_Mat_exit27932_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit27932_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "3.890"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "5",
          "LUT": "47",
          "BRAM_18K": "0"
        }
      },
      "Loop_1_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2073601",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2073601",
          "PipelineII": "1 ~ 2073601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.250"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2073600",
            "Latency": "0 ~ 2073600",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "157",
          "LUT": "207",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Duplicate": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2076841",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2076841",
          "PipelineII": "1 ~ 2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.250"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2076840",
            "Latency": "0 ~ 2076840",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1923",
            "PipelineDepth": "3 ~ 1923",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "42",
          "LUT": "167",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "231",
          "LatencyAvg": "",
          "LatencyWorst": "2093671",
          "PipelineIIMin": "231",
          "PipelineIIMax": "2093671",
          "PipelineII": "231 ~ 2093671",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "4.935"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "230",
            "LatencyMax": "2093670",
            "Latency": "230 ~ 2093670",
            "PipelineII": "",
            "PipelineDepthMin": "23",
            "PipelineDepthMax": "1935",
            "PipelineDepth": "23 ~ 1935",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "18",
                "LatencyMax": "1930",
                "Latency": "18 ~ 1930",
                "PipelineII": "1",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "6",
          "FF": "847",
          "LUT": "1147"
        }
      },
      "Sobel": {
        "Latency": {
          "LatencyBest": "232",
          "LatencyAvg": "",
          "LatencyWorst": "2093672",
          "PipelineIIMin": "232",
          "PipelineIIMax": "2093672",
          "PipelineII": "232 ~ 2093672",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "4.935"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "6",
          "FF": "852",
          "LUT": "1200"
        }
      },
      "Sobel_1": {
        "Latency": {
          "LatencyBest": "232",
          "LatencyAvg": "",
          "LatencyWorst": "2093672",
          "PipelineIIMin": "232",
          "PipelineIIMax": "2093672",
          "PipelineII": "232 ~ 2093672",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "4.935"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "6",
          "FF": "851",
          "LUT": "1191"
        }
      },
      "gradient_decompositi": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1556281",
          "LatencyWorst": "6222961",
          "PipelineIIMin": "1",
          "PipelineIIMax": "6222961",
          "PipelineII": "1 ~ 6222961",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.205"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "6222960",
            "Latency": "0 ~ 6222960",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "5762",
            "PipelineDepth": "2 ~ 5762",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "5760",
                "Latency": "0 ~ 5760",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "219",
          "LUT": "496",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "nonmax_suppression": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "521101",
          "LatencyWorst": "2079001",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2079001",
          "PipelineII": "1 ~ 2079001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.124"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "3 ~ 1925",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1922",
                "Latency": "0 ~ 1922",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "FF": "570",
          "LUT": "873",
          "DSP48E": "0"
        }
      },
      "hysteresis": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "2592006",
          "LatencyWorst": "10368006",
          "PipelineIIMin": "10",
          "PipelineIIMax": "10368006",
          "PipelineII": "10 ~ 10368006",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.032"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "10368000",
            "Latency": "4 ~ 10368000",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "5",
            "PipelineDepth": "4 ~ 5"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "4",
          "FF": "764",
          "LUT": "1108"
        }
      },
      "Loop_2_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2592001",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2592001",
          "PipelineII": "1 ~ 2592001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "2.625"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2592000",
            "Latency": "0 ~ 2592000",
            "PipelineII": "",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "157",
          "LUT": "167",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "canny_edge": {
        "Latency": {
          "LatencyBest": "234",
          "LatencyAvg": "",
          "LatencyWorst": "10368021",
          "PipelineIIMin": "233",
          "PipelineIIMax": "10368007",
          "PipelineII": "233 ~ 10368007",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.250"
        },
        "Area": {
          "BRAM_18K": "14",
          "DSP48E": "17",
          "FF": "3862",
          "LUT": "6081"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "canny_edge",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-08 12:37:58 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
