**Verilog Digital Logic Components**
Welcome to the repository of Verilog implementations for various digital logic components. This collection covers fundamental to advanced designs used in digital electronics and FPGA development.

**Components Included:**
**Adders**

HALFADDER: Implementation of a half adder in Verilog.
FULLADDER: Implementation of a full adder in Verilog.

**Subtractors**
HALF SUBTRACTOR: Verilog code for a half subtractor.
FULL SUBTRACTOR: Verilog code for a full subtractor.

**Ripple Carry Adder**
4-bit ripple-carry adder: Verilog implementation.
8-bit ripple-carry adder: Verilog implementation.
16-bit ripple-carry adder: Verilog implementation.

**Carry Look Ahead Adder**
CARRY LOOK AHEAD ADDER: Verilog code for a carry look ahead adder.

**Carry Select Adder**
CARRY SELECT ADDER: Implementation in Verilog.

**Carry Skip Adder**
CARRY SKIP ADDER: Verilog implementation.

**Multiplexers**
2x1_mux_using_ifelse: Verilog code for a 2x1 multiplexer using if-else.
2x1_mux_using_conditional_operator: Verilog code for a 2x1 multiplexer using conditional operators.
4x1_mux_using_nested_conditional_operator: Verilog code for a 4x1 multiplexer using nested conditional operators.
3x1_mux_using_2x1_mux: Verilog code for a 3x1 multiplexer using 2x1 mux.
9x1_mux_using_2x1_mux: Verilog code for a 9x1 multiplexer using 2x1 mux.
2x1_mux_using_case_statement: Verilog code for a 2x1 multiplexer using a case statement.

**Decoders and Encoders**
2 to 4 Decoder: Verilog implementation.
3 to 8 Decoder: Verilog implementation.
4 to 2 Encoder: Verilog implementation.
8 to 3 Encoder: Verilog implementation.
Octal to Binary Encoder: Verilog implementation.
Decimal to BCD: Verilog implementation.
4 to 2 Priority Encoder: Verilog implementation.

**Demultiplexers**
1x2 Demux using case statement and if else statement: Verilog code.
1x4 Demux using case statement and if else statement: Verilog code.
1x4 Demux using 1x2 Demux: Verilog code.
1x8 Demux using 1x4 Demux: Verilog code.
1x2 Demux using NAND gate: Verilog code.

**Comparators**
4 bit Comparator: Verilog implementation.
n-bit Comparator: Verilog implementation.
Identity Comparator: Verilog code for identity comparator.
Comparator Using gates: Verilog implementation.

**Latch**
SR Latch: Verilog implementation.
Gated SR Latch: Verilog implementation.
Gated D Latch: Verilog implementation.

**Flip flops**
SR Flip Flop: Verilog implementation.
JK Flip Flop: Verilog implementation.
D Flip Flop: Verilog implementation.
T Flip Flop: Verilog implementation.

**Usage**
Each Verilog file contains a specific module implementation. Simulate or synthesize these modules as needed for your digital design projects.
