$date
	Sat Oct 22 23:25:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#701799
b11101 !
1"
#701802
b11101 &
b11101 %
1$
#701803
0"
#701806
b1011000 &
b1011000 %
#701810
b101100 &
b101100 %
#701814
b10110 &
b10110 %
#701818
b1011 &
b1011 %
#701822
b100010 &
b100010 %
#701826
b10001 &
b10001 %
#701830
b110100 &
b110100 %
#701834
b11010 &
b11010 %
#701838
b1101 &
b1101 %
#701842
b101000 &
b101000 %
#701846
b10100 &
b10100 %
#701850
b1010 &
b1010 %
#701854
b101 &
b101 %
#701858
b10000 &
b10000 %
#701862
b1000 &
b1000 %
#701866
b100 &
b100 %
#701870
b10 &
b10 %
#701874
b1 &
b1 %
1#
#701878
b0 &
0#
b0 %
0$
#1733608
b1 !
1"
#1733610
b1 &
b1 %
1$
#1733611
0"
#1733614
1#
#1733618
b0 &
b0 %
0#
0$
#2738874
b1011 &
b1011 %
1$
b1011 !
1"
#2738875
0"
#2738878
b100010 &
b100010 %
#2738882
b10001 &
b10001 %
#2738886
b110100 &
b110100 %
#2738890
b11010 &
b11010 %
#2738894
b1101 &
b1101 %
#2738898
b101000 &
b101000 %
#2738902
b10100 &
b10100 %
#2738906
b1010 &
b1010 %
#2738910
b101 &
b101 %
#2738914
b10000 &
b10000 %
#2738918
b1000 &
b1000 %
#2738922
b100 &
b100 %
#2738926
b10 &
b10 %
#2738930
b1 &
b1 %
1#
#2738934
b0 &
0#
b0 %
0$
#4500012
