{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:37:37 2017 " "Info: Processing started: Thu Nov 30 21:37:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register Y_D.I Y_D.B 450.05 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 450.05 MHz between source register \"Y_D.I\" and destination register \"Y_D.B\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.225 ns + Longest register register " "Info: + Longest register to register delay is 1.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y_D.I 1 REG LCFF_X64_Y4_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N17; Fanout = 4; REG Node = 'Y_D.I'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_D.I } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.398 ns) 0.741 ns Y_D~13 2 COMB LCCOMB_X64_Y4_N12 2 " "Info: 2: + IC(0.343 ns) + CELL(0.398 ns) = 0.741 ns; Loc. = LCCOMB_X64_Y4_N12; Fanout = 2; COMB Node = 'Y_D~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Y_D.I Y_D~13 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.141 ns Y_D~14 3 COMB LCCOMB_X64_Y4_N8 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.141 ns; Loc. = LCCOMB_X64_Y4_N8; Fanout = 1; COMB Node = 'Y_D~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Y_D~13 Y_D~14 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.225 ns Y_D.B 4 REG LCFF_X64_Y4_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.225 ns; Loc. = LCFF_X64_Y4_N9; Fanout = 2; REG Node = 'Y_D.B'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Y_D~14 Y_D.B } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 51.59 % ) " "Info: Total cell delay = 0.632 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.593 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { Y_D.I Y_D~13 Y_D~14 Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { Y_D.I {} Y_D~13 {} Y_D~14 {} Y_D.B {} } { 0.000ns 0.343ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.625 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.537 ns) 3.625 ns Y_D.B 2 REG LCFF_X64_Y4_N9 2 " "Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N9; Fanout = 2; REG Node = 'Y_D.B'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { Clk Y_D.B } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.59 % ) " "Info: Total cell delay = 1.399 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.226 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.B {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.625 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.537 ns) 3.625 ns Y_D.I 2 REG LCFF_X64_Y4_N17 4 " "Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N17; Fanout = 4; REG Node = 'Y_D.I'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { Clk Y_D.I } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.59 % ) " "Info: Total cell delay = 1.399 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.226 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.I } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.I {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.B {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.I } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.I {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { Y_D.I Y_D~13 Y_D~14 Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { Y_D.I {} Y_D~13 {} Y_D~14 {} Y_D.B {} } { 0.000ns 0.343ns 0.250ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.B {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.I } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.I {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_D.B } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { Y_D.B {} } {  } {  } "" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Y_D.E Rst Clk 4.190 ns register " "Info: tsu for register \"Y_D.E\" (data pin = \"Rst\", clock pin = \"Clk\") is 4.190 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.851 ns + Longest pin register " "Info: + Longest pin to register delay is 7.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Rst 1 PIN PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; PIN Node = 'Rst'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.517 ns) + CELL(0.398 ns) 7.767 ns Y_D~12 2 COMB LCCOMB_X64_Y4_N26 1 " "Info: 2: + IC(6.517 ns) + CELL(0.398 ns) = 7.767 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'Y_D~12'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.915 ns" { Rst Y_D~12 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.851 ns Y_D.E 3 REG LCFF_X64_Y4_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.851 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 3; REG Node = 'Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Y_D~12 Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 16.99 % ) " "Info: Total cell delay = 1.334 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.517 ns ( 83.01 % ) " "Info: Total interconnect delay = 6.517 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.851 ns" { Rst Y_D~12 Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.851 ns" { Rst {} Rst~combout {} Y_D~12 {} Y_D.E {} } { 0.000ns 0.000ns 6.517ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.625 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.537 ns) 3.625 ns Y_D.E 2 REG LCFF_X64_Y4_N27 3 " "Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 3; REG Node = 'Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { Clk Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.59 % ) " "Info: Total cell delay = 1.399 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.226 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.E {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.851 ns" { Rst Y_D~12 Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.851 ns" { Rst {} Rst~combout {} Y_D~12 {} Y_D.E {} } { 0.000ns 0.000ns 6.517ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.E {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk z Y_D.E 8.699 ns register " "Info: tco from clock \"Clk\" to destination pin \"z\" through register \"Y_D.E\" is 8.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.625 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.537 ns) 3.625 ns Y_D.E 2 REG LCFF_X64_Y4_N27 3 " "Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 3; REG Node = 'Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { Clk Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.59 % ) " "Info: Total cell delay = 1.399 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.226 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.E {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.824 ns + Longest register pin " "Info: + Longest register to pin delay is 4.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y_D.E 1 REG LCFF_X64_Y4_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N27; Fanout = 3; REG Node = 'Y_D.E'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_D.E } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.420 ns) 1.135 ns z~0 2 COMB LCCOMB_X64_Y4_N4 1 " "Info: 2: + IC(0.715 ns) + CELL(0.420 ns) = 1.135 ns; Loc. = LCCOMB_X64_Y4_N4; Fanout = 1; COMB Node = 'z~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { Y_D.E z~0 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(2.808 ns) 4.824 ns z 3 PIN PIN_AE22 0 " "Info: 3: + IC(0.881 ns) + CELL(2.808 ns) = 4.824 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'z'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { z~0 z } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 66.92 % ) " "Info: Total cell delay = 3.228 ns ( 66.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 33.08 % ) " "Info: Total interconnect delay = 1.596 ns ( 33.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { Y_D.E z~0 z } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { Y_D.E {} z~0 {} z {} } { 0.000ns 0.715ns 0.881ns } { 0.000ns 0.420ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.E } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.E {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { Y_D.E z~0 z } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.824 ns" { Y_D.E {} z~0 {} z {} } { 0.000ns 0.715ns 0.881ns } { 0.000ns 0.420ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "w z 6.505 ns Longest " "Info: Longest tpd from source pin \"w\" to destination pin \"z\" is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns w 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'w'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.150 ns) 2.816 ns z~0 2 COMB LCCOMB_X64_Y4_N4 1 " "Info: 2: + IC(1.667 ns) + CELL(0.150 ns) = 2.816 ns; Loc. = LCCOMB_X64_Y4_N4; Fanout = 1; COMB Node = 'z~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { w z~0 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(2.808 ns) 6.505 ns z 3 PIN PIN_AE22 0 " "Info: 3: + IC(0.881 ns) + CELL(2.808 ns) = 6.505 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'z'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { z~0 z } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.957 ns ( 60.83 % ) " "Info: Total cell delay = 3.957 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.548 ns ( 39.17 % ) " "Info: Total interconnect delay = 2.548 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { w z~0 z } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { w {} w~combout {} z~0 {} z {} } { 0.000ns 0.000ns 1.667ns 0.881ns } { 0.000ns 0.999ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Y_D.C w Clk 0.985 ns register " "Info: th for register \"Y_D.C\" (data pin = \"w\", clock pin = \"Clk\") is 0.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.625 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.537 ns) 3.625 ns Y_D.C 2 REG LCFF_X64_Y4_N11 2 " "Info: 2: + IC(2.226 ns) + CELL(0.537 ns) = 3.625 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 2; REG Node = 'Y_D.C'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { Clk Y_D.C } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.59 % ) " "Info: Total cell delay = 1.399 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.226 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.C } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.C {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.906 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns w 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'w'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.150 ns) 2.822 ns Y_D~15 2 COMB LCCOMB_X64_Y4_N10 1 " "Info: 2: + IC(1.673 ns) + CELL(0.150 ns) = 2.822 ns; Loc. = LCCOMB_X64_Y4_N10; Fanout = 1; COMB Node = 'Y_D~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { w Y_D~15 } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.906 ns Y_D.C 3 REG LCFF_X64_Y4_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.906 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 2; REG Node = 'Y_D.C'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Y_D~15 Y_D.C } "NODE_NAME" } } { "FSM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory9/Lab9/FSM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 42.43 % ) " "Info: Total cell delay = 1.233 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 57.57 % ) " "Info: Total interconnect delay = 1.673 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { w Y_D~15 Y_D.C } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { w {} w~combout {} Y_D~15 {} Y_D.C {} } { 0.000ns 0.000ns 1.673ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { Clk Y_D.C } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.625 ns" { Clk {} Clk~combout {} Y_D.C {} } { 0.000ns 0.000ns 2.226ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { w Y_D~15 Y_D.C } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { w {} w~combout {} Y_D~15 {} Y_D.C {} } { 0.000ns 0.000ns 1.673ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:37:38 2017 " "Info: Processing ended: Thu Nov 30 21:37:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
