Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 10 19:02:06 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir_filtar_timing_summary_routed.rpt -pb fir_filtar_timing_summary_routed.pb -rpx fir_filtar_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filtar
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (55)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (55)
-------------------------------
 There are 55 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.285    -1352.632                   1434                 7750        0.100        0.000                      0                 7750        2.250        0.000                       0                  4378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.285    -1352.632                   1434                 7750        0.100        0.000                      0                 7750        2.250        0.000                       0                  4378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1434  Failing Endpoints,  Worst Slack       -1.285ns,  Total Violation    -1352.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[0])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[0]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_153
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[10])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[10]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_143
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[11])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[11]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_142
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[12])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[12]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_141
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[13])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[13]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_140
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[14])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[14]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_139
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[15])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[15]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_138
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[16])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[16]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_137
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[17])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[17]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_136
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 other_sections[19].fir_section/b_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[19].fir_section/m_next__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (sys_clk_pin rise@5.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 4.492ns (84.735%)  route 0.809ns (15.265%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.424 - 5.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.973     0.973    other_sections[19].fir_section/clk_i
    SLICE_X9Y72          FDCE                                         r  other_sections[19].fir_section/b_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.456     1.429 r  other_sections[19].fir_section/b_reg_reg[23]/Q
                         net (fo=14, routed)          0.753     2.182    other_sections[19].fir_section/b_reg[23]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[18])
                                                      4.036     6.218 r  other_sections[19].fir_section/m_next/PCOUT[18]
                         net (fo=1, routed)           0.056     6.274    other_sections[19].fir_section/m_next_n_135
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  clk_i (IN)
                         net (fo=4377, unset)         0.924     6.424    other_sections[19].fir_section/clk_i
    DSP48_X0Y30          DSP48E1                                      r  other_sections[19].fir_section/m_next__0/CLK
                         clock pessimism              0.000     6.424    
                         clock uncertainty           -0.035     6.389    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     4.989    other_sections[19].fir_section/m_next__0
  -------------------------------------------------------------------
                         required time                          4.989    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 -1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 other_sections[14].fir_section/u2_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[15].fir_section/u1_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[14].fir_section/clk_i
    SLICE_X13Y56         FDCE                                         r  other_sections[14].fir_section/u2_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  other_sections[14].fir_section/u2_reg_reg[19]/Q
                         net (fo=1, routed)           0.056     0.607    other_sections[15].fir_section/u_i[19]
    SLICE_X13Y56         FDCE                                         r  other_sections[15].fir_section/u1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[15].fir_section/clk_i
    SLICE_X13Y56         FDCE                                         r  other_sections[15].fir_section/u1_reg_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y56         FDCE (Hold_fdce_C_D)         0.075     0.507    other_sections[15].fir_section/u1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 other_sections[16].fir_section/u2_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[17].fir_section/u1_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[16].fir_section/clk_i
    SLICE_X23Y65         FDCE                                         r  other_sections[16].fir_section/u2_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  other_sections[16].fir_section/u2_reg_reg[17]/Q
                         net (fo=1, routed)           0.056     0.607    other_sections[17].fir_section/u_i[17]
    SLICE_X23Y65         FDCE                                         r  other_sections[17].fir_section/u1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[17].fir_section/clk_i
    SLICE_X23Y65         FDCE                                         r  other_sections[17].fir_section/u1_reg_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y65         FDCE (Hold_fdce_C_D)         0.071     0.503    other_sections[17].fir_section/u1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 other_sections[11].fir_section/u1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[11].fir_section/u2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[11].fir_section/clk_i
    SLICE_X33Y41         FDCE                                         r  other_sections[11].fir_section/u1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  other_sections[11].fir_section/u1_reg_reg[7]/Q
                         net (fo=2, routed)           0.068     0.619    other_sections[11].fir_section/u1_reg_reg_n_0_[7]
    SLICE_X33Y41         FDCE                                         r  other_sections[11].fir_section/u2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[11].fir_section/clk_i
    SLICE_X33Y41         FDCE                                         r  other_sections[11].fir_section/u2_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y41         FDCE (Hold_fdce_C_D)         0.078     0.510    other_sections[11].fir_section/u2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 other_sections[7].fir_section/u2_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[8].fir_section/u1_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[7].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[7].fir_section/u2_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  other_sections[7].fir_section/u2_reg_reg[21]/Q
                         net (fo=1, routed)           0.056     0.630    other_sections[8].fir_section/u_i[21]
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[8].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.064     0.496    other_sections[8].fir_section/u1_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 other_sections[7].fir_section/u2_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[8].fir_section/u1_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[7].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[7].fir_section/u2_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  other_sections[7].fir_section/u2_reg_reg[22]/Q
                         net (fo=1, routed)           0.056     0.630    other_sections[8].fir_section/u_i[22]
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[8].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.064     0.496    other_sections[8].fir_section/u1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 other_sections[8].fir_section/u2_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[9].fir_section/u1_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[8].fir_section/clk_i
    SLICE_X10Y33         FDCE                                         r  other_sections[8].fir_section/u2_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  other_sections[8].fir_section/u2_reg_reg[18]/Q
                         net (fo=1, routed)           0.056     0.630    other_sections[9].fir_section/u_i[18]
    SLICE_X10Y33         FDCE                                         r  other_sections[9].fir_section/u1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[9].fir_section/clk_i
    SLICE_X10Y33         FDCE                                         r  other_sections[9].fir_section/u1_reg_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.064     0.496    other_sections[9].fir_section/u1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 other_sections[7].fir_section/u2_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[8].fir_section/u1_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    other_sections[7].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[7].fir_section/u2_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     0.574 r  other_sections[7].fir_section/u2_reg_reg[17]/Q
                         net (fo=1, routed)           0.056     0.630    other_sections[8].fir_section/u_i[17]
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[8].fir_section/clk_i
    SLICE_X8Y29          FDCE                                         r  other_sections[8].fir_section/u1_reg_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.060     0.492    other_sections[8].fir_section/u1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 b_s_reg[16][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[4].fir_section/b_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    clk_i
    SLICE_X8Y19          FDRE                                         r  b_s_reg[16][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  b_s_reg[16][17]/Q
                         net (fo=1, routed)           0.049     0.623    other_sections[4].fir_section/b_s_reg[16][17]
    SLICE_X9Y19          FDCE                                         r  other_sections[4].fir_section/b_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[4].fir_section/clk_i
    SLICE_X9Y19          FDCE                                         r  other_sections[4].fir_section/b_reg_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y19          FDCE (Hold_fdce_C_D)         0.047     0.479    other_sections[4].fir_section/b_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 b_s_reg[11][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[9].fir_section/b_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    clk_i
    SLICE_X8Y42          FDRE                                         r  b_s_reg[11][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  b_s_reg[11][11]/Q
                         net (fo=1, routed)           0.049     0.623    other_sections[9].fir_section/b_s_reg[11][11]
    SLICE_X9Y42          FDCE                                         r  other_sections[9].fir_section/b_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[9].fir_section/clk_i
    SLICE_X9Y42          FDCE                                         r  other_sections[9].fir_section/b_reg_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.047     0.479    other_sections[9].fir_section/b_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 b_s_reg[11][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            other_sections[9].fir_section/b_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.410     0.410    clk_i
    SLICE_X8Y44          FDRE                                         r  b_s_reg[11][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  b_s_reg[11][18]/Q
                         net (fo=1, routed)           0.049     0.623    other_sections[9].fir_section/b_s_reg[11][18]
    SLICE_X9Y44          FDCE                                         r  other_sections[9].fir_section/b_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=4377, unset)         0.432     0.432    other_sections[9].fir_section/clk_i
    SLICE_X9Y44          FDCE                                         r  other_sections[9].fir_section/b_reg_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.047     0.479    other_sections[9].fir_section/b_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y19   other_sections[10].fir_section/m_next__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X1Y24   other_sections[14].fir_section/m_next__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X1Y30   other_sections[18].fir_section/m_next__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y4    other_sections[2].fir_section/m_next__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X1Y12   other_sections[6].fir_section/m_next__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X1Y15   other_sections[11].fir_section/sec3_next/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y22   other_sections[15].fir_section/sec3_next/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y28   other_sections[19].fir_section/sec3_next/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y5    other_sections[3].fir_section/sec3_next/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.500       3.346      DSP48_X0Y8    other_sections[7].fir_section/sec3_next/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y43  other_sections[11].fir_section/m_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y39  other_sections[11].fir_section/m_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y44  other_sections[11].fir_section/m_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y36  other_sections[11].fir_section/m_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y36  other_sections[11].fir_section/m_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y37  other_sections[11].fir_section/m_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y38  other_sections[11].fir_section/m_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y43  other_sections[11].fir_section/m_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.750       2.250      SLICE_X32Y43  other_sections[11].fir_section/m_reg_reg[13]/C



