design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/aludesign,aludesign,RUN_2025.05.01_17.16.13,flow completed,0h2m34s0ms,0h2m5s0ms,43804.444444444445,0.015625,19712.0,-1,29.095100000000002,540.27,256,0,0,0,0,0,0,0,5,5,0,0,36685,3704,0.0,-1,0.0,0.0,-2.92,0.0,-1,0.0,0.0,-12.44,-1,0.0,55.98,59.13,47.93,48.65,19.33,337,360,4,27,0,0,0,341,20,0,30,12,53,66,15,15,19,8,12,737,156,15,218,308,1434,11434.7168,8.75e-05,0.00022,1.84e-06,0.000108,0.000279,2.63e-09,0.000119,0.000328,4.82e-09,2.92,12.92,77.39938080495357,10,1,45,25,25,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
