INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/ex_mem_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/id_ex_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/if_id_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/mem_wb_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu_tb
