// Seed: 3748427265
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output wire id_14,
    input wand id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17, id_17
  );
  assign id_0 = 1;
endmodule
