{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665993059610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993059611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:50:59 2022 " "Processing started: Mon Oct 17 02:50:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993059611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993059611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993059611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665993059899 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665993059899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/unnamed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/unnamed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed-rtl " "Found design unit 1: unnamed-rtl" {  } { { "ADC/synthesis/unnamed.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065229 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "ADC/synthesis/unnamed.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/unnamed.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665993065236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/unnamed_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/unnamed_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed_adc_mega_0 " "Found entity 1: unnamed_adc_mega_0" {  } { { "ADC/synthesis/submodules/unnamed_adc_mega_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/ADC/synthesis/submodules/unnamed_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/sdramtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdramtest/synthesis/sdramtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAMtest-rtl " "Found design unit 1: SDRAMtest-rtl" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065251 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest " "Found entity 1: SDRAMtest" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_mm_interconnect_0 " "Found entity 1: SDRAMtest_mm_interconnect_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/sdramtest_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_sys_sdram_pll_0 " "Found entity 1: SDRAMtest_sys_sdram_pll_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramtest/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramtest/synthesis/submodules/sdramtest_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sdramtest/synthesis/submodules/sdramtest_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMtest_new_sdram_controller_0_input_efifo_module " "Found entity 1: SDRAMtest_new_sdram_controller_0_input_efifo_module" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065264 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAMtest_new_sdram_controller_0 " "Found entity 2: SDRAMtest_new_sdram_controller_0" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-bh " "Found design unit 1: test2-bh" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065265 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065265 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993065277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993065277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993065277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAMtest_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at SDRAMtest_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1665993065278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test2 " "Elaborating entity \"test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665993065304 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset test2.vhd(38) " "Verilog HDL or VHDL warning at test2.vhd(38): object \"reset\" assigned a value but never read" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665993065305 "|test2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Abajo test2.vhd(51) " "VHDL Signal Declaration warning at test2.vhd(51): used implicit default value for signal \"Abajo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665993065305 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DE10Reset test2.vhd(158) " "VHDL Process Statement warning at test2.vhd(158): signal \"DE10Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(169) " "VHDL Process Statement warning at test2.vhd(169): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOUT test2.vhd(171) " "VHDL Process Statement warning at test2.vhd(171): signal \"dataOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waitrequest test2.vhd(184) " "VHDL Process Statement warning at test2.vhd(184): signal \"waitrequest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aumentar test2.vhd(195) " "VHDL Process Statement warning at test2.vhd(195): signal \"Aumentar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memaddress test2.vhd(197) " "VHDL Process Statement warning at test2.vhd(197): signal \"memaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Disminuir test2.vhd(202) " "VHDL Process Statement warning at test2.vhd(202): signal \"Disminuir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memaddress test2.vhd(203) " "VHDL Process Statement warning at test2.vhd(203): signal \"memaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665993065306 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_n test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"reset_n\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memaddress test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"memaddress\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readrequest test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"readrequest\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writerequest test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"writerequest\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_out test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"led_out\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataIN test2.vhd(141) " "VHDL Process Statement warning at test2.vhd(141): inferring latch(es) for signal or variable \"dataIN\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665993065307 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[0\] test2.vhd(141) " "Inferred latch for \"dataIN\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065308 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[1\] test2.vhd(141) " "Inferred latch for \"dataIN\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065308 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[2\] test2.vhd(141) " "Inferred latch for \"dataIN\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065308 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[3\] test2.vhd(141) " "Inferred latch for \"dataIN\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065308 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[4\] test2.vhd(141) " "Inferred latch for \"dataIN\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065308 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[5\] test2.vhd(141) " "Inferred latch for \"dataIN\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[6\] test2.vhd(141) " "Inferred latch for \"dataIN\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[7\] test2.vhd(141) " "Inferred latch for \"dataIN\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[8\] test2.vhd(141) " "Inferred latch for \"dataIN\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[9\] test2.vhd(141) " "Inferred latch for \"dataIN\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[10\] test2.vhd(141) " "Inferred latch for \"dataIN\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[11\] test2.vhd(141) " "Inferred latch for \"dataIN\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[12\] test2.vhd(141) " "Inferred latch for \"dataIN\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[13\] test2.vhd(141) " "Inferred latch for \"dataIN\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[14\] test2.vhd(141) " "Inferred latch for \"dataIN\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIN\[15\] test2.vhd(141) " "Inferred latch for \"dataIN\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[0\] test2.vhd(141) " "Inferred latch for \"led_out\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[1\] test2.vhd(141) " "Inferred latch for \"led_out\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[2\] test2.vhd(141) " "Inferred latch for \"led_out\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[3\] test2.vhd(141) " "Inferred latch for \"led_out\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[4\] test2.vhd(141) " "Inferred latch for \"led_out\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[5\] test2.vhd(141) " "Inferred latch for \"led_out\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[6\] test2.vhd(141) " "Inferred latch for \"led_out\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[7\] test2.vhd(141) " "Inferred latch for \"led_out\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[8\] test2.vhd(141) " "Inferred latch for \"led_out\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[9\] test2.vhd(141) " "Inferred latch for \"led_out\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[10\] test2.vhd(141) " "Inferred latch for \"led_out\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[11\] test2.vhd(141) " "Inferred latch for \"led_out\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[12\] test2.vhd(141) " "Inferred latch for \"led_out\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[13\] test2.vhd(141) " "Inferred latch for \"led_out\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065309 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[14\] test2.vhd(141) " "Inferred latch for \"led_out\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_out\[15\] test2.vhd(141) " "Inferred latch for \"led_out\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writerequest test2.vhd(141) " "Inferred latch for \"writerequest\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readrequest test2.vhd(141) " "Inferred latch for \"readrequest\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[0\] test2.vhd(141) " "Inferred latch for \"memaddress\[0\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[1\] test2.vhd(141) " "Inferred latch for \"memaddress\[1\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[2\] test2.vhd(141) " "Inferred latch for \"memaddress\[2\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[3\] test2.vhd(141) " "Inferred latch for \"memaddress\[3\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[4\] test2.vhd(141) " "Inferred latch for \"memaddress\[4\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[5\] test2.vhd(141) " "Inferred latch for \"memaddress\[5\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[6\] test2.vhd(141) " "Inferred latch for \"memaddress\[6\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[7\] test2.vhd(141) " "Inferred latch for \"memaddress\[7\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[8\] test2.vhd(141) " "Inferred latch for \"memaddress\[8\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[9\] test2.vhd(141) " "Inferred latch for \"memaddress\[9\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[10\] test2.vhd(141) " "Inferred latch for \"memaddress\[10\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[11\] test2.vhd(141) " "Inferred latch for \"memaddress\[11\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[12\] test2.vhd(141) " "Inferred latch for \"memaddress\[12\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[13\] test2.vhd(141) " "Inferred latch for \"memaddress\[13\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[14\] test2.vhd(141) " "Inferred latch for \"memaddress\[14\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[15\] test2.vhd(141) " "Inferred latch for \"memaddress\[15\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065310 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[16\] test2.vhd(141) " "Inferred latch for \"memaddress\[16\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[17\] test2.vhd(141) " "Inferred latch for \"memaddress\[17\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[18\] test2.vhd(141) " "Inferred latch for \"memaddress\[18\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[19\] test2.vhd(141) " "Inferred latch for \"memaddress\[19\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[20\] test2.vhd(141) " "Inferred latch for \"memaddress\[20\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[21\] test2.vhd(141) " "Inferred latch for \"memaddress\[21\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[22\] test2.vhd(141) " "Inferred latch for \"memaddress\[22\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[23\] test2.vhd(141) " "Inferred latch for \"memaddress\[23\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[24\] test2.vhd(141) " "Inferred latch for \"memaddress\[24\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memaddress\[25\] test2.vhd(141) " "Inferred latch for \"memaddress\[25\]\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_n test2.vhd(141) " "Inferred latch for \"reset_n\" at test2.vhd(141)" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065311 "|test2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest SDRAMtest:DRAM " "Elaborating entity \"SDRAMtest\" for hierarchy \"SDRAMtest:DRAM\"" {  } { { "test2.vhd" "DRAM" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"SDRAMtest_new_sdram_controller_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "new_sdram_controller_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_new_sdram_controller_0_input_efifo_module SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"SDRAMtest_new_sdram_controller_0_input_efifo_module\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "the_SDRAMtest_new_sdram_controller_0_input_efifo_module" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_sys_sdram_pll_0 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"SDRAMtest_sys_sdram_pll_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "sys_sdram_pll_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "sys_pll" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665993065351 ""}  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665993065351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nea2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nea2 " "Found entity 1: altpll_nea2" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665993065387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993065387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nea2 SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated " "Elaborating entity \"altpll_nea2\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMtest_mm_interconnect_0 SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDRAMtest_mm_interconnect_0\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "mm_interconnect_0" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "avalon_mm_0_avm_m0_translator" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDRAMtest:DRAM\|SDRAMtest_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAMtest:DRAM\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\"" {  } { { "SDRAMtest/synthesis/SDRAMtest.vhd" "rst_controller" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAMtest:DRAM\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAMtest/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993065397 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1665993065429 "|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[0\] " "Latch memaddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065820 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[1\] " "Latch memaddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065820 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[2\] " "Latch memaddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065820 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[3\] " "Latch memaddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[4\] " "Latch memaddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[5\] " "Latch memaddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[6\] " "Latch memaddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[7\] " "Latch memaddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[8\] " "Latch memaddress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[9\] " "Latch memaddress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[10\] " "Latch memaddress\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[11\] " "Latch memaddress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[12\] " "Latch memaddress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[13\] " "Latch memaddress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[14\] " "Latch memaddress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[15\] " "Latch memaddress\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[25\] " "Latch memaddress\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[16\] " "Latch memaddress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[17\] " "Latch memaddress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[18\] " "Latch memaddress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[19\] " "Latch memaddress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[20\] " "Latch memaddress\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[21\] " "Latch memaddress\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[22\] " "Latch memaddress\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[23\] " "Latch memaddress\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065821 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memaddress\[24\] " "Latch memaddress\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_pres.e4 " "Ports D and ENA on the latch are fed by the same signal estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665993065822 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665993065822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 442 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 356 -1 0 } } { "SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665993065823 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665993065823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] VCC " "Pin \"display0\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] VCC " "Pin \"display3\[0\]\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665993065886 "|test2|DRAM_DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665993065886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665993065933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665993066219 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unnamed 19 " "Ignored 19 assignments for entity \"unnamed\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1665993066232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg " "Generated suppressed messages file D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993066258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665993066357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665993066357 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1665993066380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addDw " "No output dependent on input pin \"addDw\"" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665993066400 "|test2|addDw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665993066400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "551 " "Implemented 551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665993066401 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665993066401 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665993066401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "458 " "Implemented 458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665993066401 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1665993066401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665993066401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993066419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:51:06 2022 " "Processing ended: Mon Oct 17 02:51:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993066419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993066419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993066419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665993066419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665993067408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993067409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:51:07 2022 " "Processing started: Mon Oct 17 02:51:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993067409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665993067409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test2 -c test2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665993067409 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665993067481 ""}
{ "Info" "0" "" "Project  = test2" {  } {  } 0 0 "Project  = test2" 0 0 "Fitter" 0 0 1665993067481 ""}
{ "Info" "0" "" "Revision = test2" {  } {  } 0 0 "Revision = test2" 0 0 "Fitter" 0 0 1665993067482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665993067535 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1665993067536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"test2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665993067542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665993067568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665993067568 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665993067607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665993067607 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1665993067607 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665993067708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665993067712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665993067788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665993067788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665993067790 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665993067790 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993067791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993067791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993067791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665993067791 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665993067792 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 92 " "No exact pin location assignment(s) for 6 pins of 92 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665993067990 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665993068437 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665993068437 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665993068439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665993068440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665993068443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665993068444 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665993068444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node DE10CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993068467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Aumentar " "Destination node Aumentar" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665993068467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_pres.e2 " "Destination node estado_pres.e2" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665993068467 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_pres.e4 " "Destination node estado_pres.e4" {  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665993068467 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665993068467 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993068467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993068467 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993068467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993068467 ""}  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993068467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector4~0  " "Automatically promoted node Selector4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993068467 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993068467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_out\[15\]~0  " "Automatically promoted node led_out\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665993068467 ""}  } { { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665993068467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665993068814 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665993068815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665993068815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665993068816 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[2\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[2\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[7\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[7\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[7\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[8\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[8\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[8\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_SCLR_VIOLATION_INFO" "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe DRAM_DQ\[0\] " "Can't pack node SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe and I/O node DRAM_DQ\[0\] -- synchronous clear signal violation" {  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } { 0 "DRAM_DQ\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 25 0 0 } }  } 0 176255 "Can't pack node %1!s! and I/O node %2!s! -- synchronous clear signal violation" 0 0 "Design Software" 0 -1 1665993068821 ""}  } { { "SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v" 251 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|oe" } } } } { "temporary_test_loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1665993068821 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665993068822 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665993068822 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1665993068822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665993068822 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665993068823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665993068823 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665993068823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665993069101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665993069101 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "23 I/O Output Buffer " "Packed 23 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665993069101 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1665993069101 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665993069101 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665993069128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665993069128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665993069128 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 23 37 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 32 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665993069129 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665993069129 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665993069129 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"SDRAMtest:DRAM\|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_nea2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_nea2.tdf" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/db/altpll_nea2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAMtest/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAMtest/synthesis/SDRAMtest.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/SDRAMtest/synthesis/SDRAMtest.vhd" 202 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 88 0 0 } } { "test2.vhd" "" { Text "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/test2.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1665993069210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993069243 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665993069248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665993070204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993070288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665993070306 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665993073029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993073029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665993073556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665993074719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665993074719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665993075932 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665993075932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993075934 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665993076071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665993076079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665993076461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665993076461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665993076991 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665993077918 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665993078150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.fit.smsg " "Generated suppressed messages file D:/UNAM/Servicio Social/Trabajo/SDRAM_tst2/output_files/test2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665993078215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5655 " "Peak virtual memory: 5655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993078548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:51:18 2022 " "Processing ended: Mon Oct 17 02:51:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993078548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993078548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993078548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665993078548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665993079438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993079438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:51:19 2022 " "Processing started: Mon Oct 17 02:51:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993079438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665993079438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test2 -c test2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665993079439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665993079642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665993080856 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665993080943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993081523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:51:21 2022 " "Processing ended: Mon Oct 17 02:51:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993081523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993081523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993081523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665993081523 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665993082146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665993082525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993082525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:51:22 2022 " "Processing started: Mon Oct 17 02:51:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993082525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test2 -c test2 " "Command: quartus_sta test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082525 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665993082595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unnamed 19 " "Ignored 19 assignments for entity \"unnamed\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1665993082638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665993082727 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665993082727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082753 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665993082915 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665993082928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082932 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993082932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993082932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993082932 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082932 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DE10Reset DE10Reset " "create_clock -period 1.000 -name DE10Reset DE10Reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665993082934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado_pres.e1 estado_pres.e1 " "create_clock -period 1.000 -name estado_pres.e1 estado_pres.e1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665993082934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " "create_clock -period 1.000 -name SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665993082934 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993082937 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665993082937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665993082944 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1665993082948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993082951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.003 " "Worst-case setup slack is -12.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.003            -280.421 estado_pres.e1  " "  -12.003            -280.421 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.057            -170.406 DE10Reset  " "   -8.057            -170.406 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.018            -567.250 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -8.018            -567.250 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -64.167 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -4.346             -64.167 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.347              -7.889 DE10CLK  " "   -2.347              -7.889 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.006               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 DE10CLK  " "    0.799               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 DE10Reset  " "    1.680               0.000 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.826               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    2.826               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.415               0.000 estado_pres.e1  " "    3.415               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.262 " "Worst-case recovery slack is -2.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262              -8.358 DE10CLK  " "   -2.262              -8.358 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.107               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    5.107               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.475 " "Worst-case removal slack is 1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.475               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 DE10CLK  " "    1.600               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 DE10Reset  " "   -3.000              -3.000 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 estado_pres.e1  " "    0.370               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.420               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.709               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.702               0.000 DE10CLK  " "    9.702               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993082959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993082959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665993082970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665993082987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665993083539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993083615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993083622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.097 " "Worst-case setup slack is -11.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.097            -258.231 estado_pres.e1  " "  -11.097            -258.231 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.433            -156.286 DE10Reset  " "   -7.433            -156.286 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.026            -484.820 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -7.026            -484.820 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495             -66.727 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -4.495             -66.727 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074              -6.949 DE10CLK  " "   -2.074              -6.949 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.278 " "Worst-case hold slack is -0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.278 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -0.278              -0.278 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 DE10CLK  " "    0.730               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 DE10Reset  " "    1.486               0.000 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.794               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    2.794               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.169               0.000 estado_pres.e1  " "    3.169               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.994 " "Worst-case recovery slack is -1.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994              -7.374 DE10CLK  " "   -1.994              -7.374 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.421               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    5.421               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.318 " "Worst-case removal slack is 1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.318               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 DE10CLK  " "    1.612               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 DE10Reset  " "   -3.000              -3.000 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 estado_pres.e1  " "    0.308               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.399               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.686               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.686               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.664               0.000 DE10CLK  " "    9.664               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665993083640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993083762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993083764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.614 " "Worst-case setup slack is -5.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.614            -124.053 estado_pres.e1  " "   -5.614            -124.053 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764            -239.331 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -3.764            -239.331 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248             -59.458 DE10Reset  " "   -3.248             -59.458 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899             -27.885 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -1.899             -27.885 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073              -2.505 DE10CLK  " "   -1.073              -2.505 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.093 " "Worst-case hold slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.093 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -0.093              -0.093 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 DE10CLK  " "    0.270               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 DE10Reset  " "    0.541               0.000 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    1.372               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 estado_pres.e1  " "    1.927               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.060 " "Worst-case recovery slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060              -3.933 DE10CLK  " "   -1.060              -3.933 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.693               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    7.693               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.509 " "Worst-case removal slack is 0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 DE10CLK  " "    0.509               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.663               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.650 DE10Reset  " "   -3.000              -8.650 DE10Reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.308               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 estado_pres.e1  " "    0.425               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.744               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.465               0.000 DE10CLK  " "    9.465               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993083774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993083774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665993084502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665993084503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993084547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:51:24 2022 " "Processing ended: Mon Oct 17 02:51:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993084547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993084547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993084547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665993084547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665993085259 ""}
