---------- Begin Simulation Statistics ----------
simSeconds                                   0.010000                       # Number of seconds simulated (Second)
simTicks                                  10000000000                       # Number of ticks simulated (Tick)
finalTick                                 10000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.06                       # Real time elapsed on the host (Second)
hostTickRate                                256011312                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4368856                       # Number of bytes of host memory used (Byte)
simInsts                                     17951008                       # Number of instructions simulated (Count)
simOps                                       17951056                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   459546                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     459546                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cachebus.transDist::ReadResp              2796                       # Transaction distribution (Count)
system.cachebus.transDist::WritebackDirty       799156                       # Transaction distribution (Count)
system.cachebus.transDist::CleanEvict            4737                       # Transaction distribution (Count)
system.cachebus.transDist::ReadExReq           402108                       # Transaction distribution (Count)
system.cachebus.transDist::ReadExResp          402104                       # Transaction distribution (Count)
system.cachebus.transDist::ReadSharedReq         2796                       # Transaction distribution (Count)
system.cachebus.pktCount_system.l1dcaches0.mem_side_port::system.l2cache.cpu_side_port       605607                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches0.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1dcaches1.mem_side_port::system.l2cache.cpu_side_port       605847                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches1.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount::total               1212942                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktSize_system.l1dcaches0.mem_side_port::system.l2cache.cpu_side_port     25764288                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches0.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1dcaches1.mem_side_port::system.l2cache.cpu_side_port     25774528                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches1.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize::total               51586304                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.snoops                         400755                       # Total snoops (Count)
system.cachebus.snoopTraffic                 25473280                       # Total snoop traffic (Byte)
system.cachebus.snoopFanout::samples           805659                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::mean            0.000922                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::stdev           0.030354                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::0                 804916     99.91%     99.91% # Request fanout histogram (Count)
system.cachebus.snoopFanout::1                    743      0.09%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::3                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::4                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::total             805659                       # Request fanout histogram (Count)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cachebus.reqLayer0.occupancy         803391138                       # Layer occupancy (ticks) (Tick)
system.cachebus.reqLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.cachebus.respLayer0.occupancy        336394935                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer1.occupancy           617715                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer2.occupancy        336528135                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer2.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer3.occupancy           617715                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer3.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.snoop_filter.totRequests       808042                       # Total number of requests made to the snoop filter. (Count)
system.cachebus.snoop_filter.hitSingleRequests       403138                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cachebus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cachebus.snoop_filter.totSnoops            743                       # Total number of snoops made to the snoop filter. (Count)
system.cachebus.snoop_filter.hitSingleSnoops          743                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cachebus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                        30029935                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              3.346421                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.298827                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         2293      0.27%      0.27% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         2427      0.29%      0.56% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect           10      0.00%      0.56% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond       834378     98.80%     99.36% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         3320      0.39%     99.76% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.76% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         2061      0.24%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total        844514                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           11      0.85%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return           96      7.43%      8.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          233     18.03%     26.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            6      0.46%     26.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond          795     61.53%     88.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          136     10.53%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond           15      1.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total         1292                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return         2197      0.26%      0.26% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect         2194      0.26%      0.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            4      0.00%      0.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond       833580     98.86%     99.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond         3184      0.38%     99.76% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.76% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         2046      0.24%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total       843219                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        18500      2.19%      2.19% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB       821680     97.30%     99.49% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         2291      0.27%     99.76% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect         2043      0.24%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total       844514                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted           834403                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       816706                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups              844514                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 824978                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.976867                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           2071                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses              28                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         2293      0.27%      0.27% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         2427      0.29%      0.56% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect           10      0.00%      0.56% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond       834378     98.80%     99.36% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         3320      0.39%     99.76% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.76% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         2061      0.24%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total       844514                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           25      0.13%      0.13% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         2293     11.74%     11.87% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          294      1.50%     13.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect           10      0.05%     13.42% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        14688     75.18%     88.61% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          165      0.84%     89.45% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         2061     10.55%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        19536                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         2071                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         2086                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2533                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2532                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes               335                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commitStats0.numInsts             8973746                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               8973770                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 3.346421                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.298827                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      4926323     54.90%     54.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           11      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            3      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt       803577      8.95%     63.85% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult      1607154     17.91%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        20876      0.23%     81.99% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite         5464      0.06%     82.06% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.06% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      1610304     17.94%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      8973770                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps         9374                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch2.intInstructions            4951222                       # Number of integer instructions successfully decoded (Count)
system.cpu0.fetch2.fpInstructions             2421722                       # Number of floating point instructions successfully decoded (Count)
system.cpu0.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu0.fetch2.loadInstructions             22180                       # Number of memory load instructions successfully decoded (Count)
system.cpu0.fetch2.storeInstructions          1624236                       # Number of memory store instructions successfully decoded (Count)
system.cpu0.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                 8973746                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   8973770                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu1.numCycles                        30030030                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              3.345121                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.298943                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         2293      0.27%      0.27% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         2427      0.29%      0.56% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           10      0.00%      0.56% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       834701     98.80%     99.36% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         3320      0.39%     99.76% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.76% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond         2061      0.24%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        844837                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch           11      0.85%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return           96      7.43%      8.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          233     18.03%     26.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            6      0.46%     26.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond          795     61.53%     88.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          136     10.53%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond           15      1.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         1292                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return         2197      0.26%      0.26% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect         2194      0.26%      0.52% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.00%      0.52% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       833904     98.86%     99.38% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond         3184      0.38%     99.76% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.76% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond         2046      0.24%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       843543                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        18500      2.19%      2.19% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       822003     97.30%     99.49% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         2291      0.27%     99.76% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect         2043      0.24%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       844837                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           834726                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       817029                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              844837                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 825301                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.976876                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups           2071                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              28                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         2293      0.27%      0.27% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         2427      0.29%      0.56% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           10      0.00%      0.56% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       834701     98.80%     99.36% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         3320      0.39%     99.76% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.76% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond         2061      0.24%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       844837                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch           25      0.13%      0.13% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         2293     11.74%     11.87% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          294      1.50%     13.37% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           10      0.05%     13.42% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        14688     75.18%     88.61% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          165      0.84%     89.45% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond         2061     10.55%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        19536                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups         2071                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords         2086                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2533                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2532                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               335                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commitStats0.numInsts             8977262                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               8977286                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 3.345121                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.298943                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      4928240     54.90%     54.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           11      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            3      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     54.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt       803897      8.95%     63.85% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult      1607792     17.91%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     81.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        20876      0.23%     81.99% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite         5464      0.06%     82.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1610945     17.94%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      8977286                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps         9379                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch2.intInstructions            4953151                       # Number of integer instructions successfully decoded (Count)
system.cpu1.fetch2.fpInstructions             2422686                       # Number of floating point instructions successfully decoded (Count)
system.cpu1.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu1.fetch2.loadInstructions             22180                       # Number of memory load instructions successfully decoded (Count)
system.cpu1.fetch2.storeInstructions          1624881                       # Number of memory store instructions successfully decoded (Count)
system.cpu1.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                 8977262                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   8977286                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   14                       # Number of system calls (Count)
system.l1dcaches0.demandHits::cpu0.data       1330926                       # number of demand (read+write) hits (Count)
system.l1dcaches0.demandHits::total           1330926                       # number of demand (read+write) hits (Count)
system.l1dcaches0.overallHits::cpu0.data      1330926                       # number of overall hits (Count)
system.l1dcaches0.overallHits::total          1330926                       # number of overall hits (Count)
system.l1dcaches0.demandMisses::cpu0.data       302693                       # number of demand (read+write) misses (Count)
system.l1dcaches0.demandMisses::total          302693                       # number of demand (read+write) misses (Count)
system.l1dcaches0.overallMisses::cpu0.data       302693                       # number of overall misses (Count)
system.l1dcaches0.overallMisses::total         302693                       # number of overall misses (Count)
system.l1dcaches0.demandMissLatency::cpu0.data  16328922399                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches0.demandMissLatency::total  16328922399                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches0.overallMissLatency::cpu0.data  16328922399                       # number of overall miss ticks (Tick)
system.l1dcaches0.overallMissLatency::total  16328922399                       # number of overall miss ticks (Tick)
system.l1dcaches0.demandAccesses::cpu0.data      1633619                       # number of demand (read+write) accesses (Count)
system.l1dcaches0.demandAccesses::total       1633619                       # number of demand (read+write) accesses (Count)
system.l1dcaches0.overallAccesses::cpu0.data      1633619                       # number of overall (read+write) accesses (Count)
system.l1dcaches0.overallAccesses::total      1633619                       # number of overall (read+write) accesses (Count)
system.l1dcaches0.demandMissRate::cpu0.data     0.185290                       # miss rate for demand accesses (Ratio)
system.l1dcaches0.demandMissRate::total      0.185290                       # miss rate for demand accesses (Ratio)
system.l1dcaches0.overallMissRate::cpu0.data     0.185290                       # miss rate for overall accesses (Ratio)
system.l1dcaches0.overallMissRate::total     0.185290                       # miss rate for overall accesses (Ratio)
system.l1dcaches0.demandAvgMissLatency::cpu0.data 53945.490642                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches0.demandAvgMissLatency::total 53945.490642                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches0.overallAvgMissLatency::cpu0.data 53945.490642                       # average overall miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMissLatency::total 53945.490642                       # average overall miss latency ((Tick/Count))
system.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches0.writebacks::writebacks       200528                       # number of writebacks (Count)
system.l1dcaches0.writebacks::total            200528                       # number of writebacks (Count)
system.l1dcaches0.demandMshrHits::cpu0.data       100653                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches0.demandMshrHits::total        100653                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches0.overallMshrHits::cpu0.data       100653                       # number of overall MSHR hits (Count)
system.l1dcaches0.overallMshrHits::total       100653                       # number of overall MSHR hits (Count)
system.l1dcaches0.demandMshrMisses::cpu0.data       202040                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches0.demandMshrMisses::total       202040                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches0.overallMshrMisses::cpu0.data       202040                       # number of overall MSHR misses (Count)
system.l1dcaches0.overallMshrMisses::total       202040                       # number of overall MSHR misses (Count)
system.l1dcaches0.demandMshrMissLatency::cpu0.data  15644673999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches0.demandMshrMissLatency::total  15644673999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches0.overallMshrMissLatency::cpu0.data  15644673999                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches0.overallMshrMissLatency::total  15644673999                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches0.demandMshrMissRate::cpu0.data     0.123676                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches0.demandMshrMissRate::total     0.123676                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches0.overallMshrMissRate::cpu0.data     0.123676                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches0.overallMshrMissRate::total     0.123676                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches0.demandAvgMshrMissLatency::cpu0.data 77433.547807                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.demandAvgMshrMissLatency::total 77433.547807                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMshrMissLatency::cpu0.data 77433.547807                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMshrMissLatency::total 77433.547807                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.replacements                 201527                       # number of replacements (Count)
system.l1dcaches0.LoadLockedReq.hits::cpu0.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches0.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches0.LoadLockedReq.misses::cpu0.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches0.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches0.LoadLockedReq.missLatency::cpu0.data        74925                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.missLatency::total        74925                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.accesses::cpu0.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches0.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches0.LoadLockedReq.missRate::cpu0.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.avgMissLatency::cpu0.data        74925                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.avgMissLatency::total        74925                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.mshrMisses::cpu0.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches0.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches0.LoadLockedReq.mshrMissLatency::cpu0.data        74592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.mshrMissLatency::total        74592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.avgMshrMissLatency::cpu0.data        74592                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total        74592                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.hits::cpu0.data        19848                       # number of ReadReq hits (Count)
system.l1dcaches0.ReadReq.hits::total           19848                       # number of ReadReq hits (Count)
system.l1dcaches0.ReadReq.misses::cpu0.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches0.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches0.ReadReq.missLatency::cpu0.data     58775166                       # number of ReadReq miss ticks (Tick)
system.l1dcaches0.ReadReq.missLatency::total     58775166                       # number of ReadReq miss ticks (Tick)
system.l1dcaches0.ReadReq.accesses::cpu0.data        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches0.ReadReq.accesses::total        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches0.ReadReq.missRate::cpu0.data     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.missRate::total     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.avgMissLatency::cpu0.data 50975.859497                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.avgMissLatency::total 50975.859497                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.mshrHits::cpu0.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches0.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches0.ReadReq.mshrMisses::cpu0.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches0.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches0.ReadReq.mshrMissLatency::cpu0.data     51700248                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches0.ReadReq.mshrMissLatency::total     51700248                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches0.ReadReq.mshrMissRate::cpu0.data     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.mshrMissRate::total     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.avgMshrMissLatency::cpu0.data 50390.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.avgMshrMissLatency::total 50390.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches0.StoreCondReq.hits::cpu0.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches0.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches0.StoreCondReq.accesses::cpu0.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches0.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches0.SwapReq.hits::cpu0.data           18                       # number of SwapReq hits (Count)
system.l1dcaches0.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches0.SwapReq.accesses::cpu0.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches0.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.hits::cpu0.data      1311078                       # number of WriteReq hits (Count)
system.l1dcaches0.WriteReq.hits::total        1311078                       # number of WriteReq hits (Count)
system.l1dcaches0.WriteReq.misses::cpu0.data       301540                       # number of WriteReq misses (Count)
system.l1dcaches0.WriteReq.misses::total       301540                       # number of WriteReq misses (Count)
system.l1dcaches0.WriteReq.missLatency::cpu0.data  16270147233                       # number of WriteReq miss ticks (Tick)
system.l1dcaches0.WriteReq.missLatency::total  16270147233                       # number of WriteReq miss ticks (Tick)
system.l1dcaches0.WriteReq.accesses::cpu0.data      1612618                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.accesses::total      1612618                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.missRate::cpu0.data     0.186988                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.missRate::total     0.186988                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.avgMissLatency::cpu0.data 53956.845636                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.avgMissLatency::total 53956.845636                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.mshrHits::cpu0.data       100526                       # number of WriteReq MSHR hits (Count)
system.l1dcaches0.WriteReq.mshrHits::total       100526                       # number of WriteReq MSHR hits (Count)
system.l1dcaches0.WriteReq.mshrMisses::cpu0.data       201014                       # number of WriteReq MSHR misses (Count)
system.l1dcaches0.WriteReq.mshrMisses::total       201014                       # number of WriteReq MSHR misses (Count)
system.l1dcaches0.WriteReq.mshrMissLatency::cpu0.data  15592973751                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches0.WriteReq.mshrMissLatency::total  15592973751                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches0.WriteReq.mshrMissRate::cpu0.data     0.124651                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.mshrMissRate::total     0.124651                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.avgMshrMissLatency::cpu0.data 77571.580840                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.avgMshrMissLatency::total 77571.580840                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches0.tags.tagsInUse           510.485059                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches0.tags.totalRefs              1532990                       # Total number of references to valid blocks. (Count)
system.l1dcaches0.tags.sampledRefs             202039                       # Sample count of references to valid blocks. (Count)
system.l1dcaches0.tags.avgRefs               7.587594                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches0.tags.warmupTick              134532                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches0.tags.occupancies::cpu0.data   510.485059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches0.tags.avgOccs::cpu0.data     0.997041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches0.tags.avgOccs::total        0.997041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches0.tags.ageTaskId_1024::0          196                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches0.tags.ageTaskId_1024::1          316                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches0.tags.tagAccesses           13271199                       # Number of tag accesses (Count)
system.l1dcaches0.tags.dataAccesses          13271199                       # Number of data accesses (Count)
system.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches1.demandHits::cpu1.data       1331445                       # number of demand (read+write) hits (Count)
system.l1dcaches1.demandHits::total           1331445                       # number of demand (read+write) hits (Count)
system.l1dcaches1.overallHits::cpu1.data      1331445                       # number of overall hits (Count)
system.l1dcaches1.overallHits::total          1331445                       # number of overall hits (Count)
system.l1dcaches1.demandMisses::cpu1.data       302813                       # number of demand (read+write) misses (Count)
system.l1dcaches1.demandMisses::total          302813                       # number of demand (read+write) misses (Count)
system.l1dcaches1.overallMisses::cpu1.data       302813                       # number of overall misses (Count)
system.l1dcaches1.overallMisses::total         302813                       # number of overall misses (Count)
system.l1dcaches1.demandMissLatency::cpu1.data  16327419570                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches1.demandMissLatency::total  16327419570                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches1.overallMissLatency::cpu1.data  16327419570                       # number of overall miss ticks (Tick)
system.l1dcaches1.overallMissLatency::total  16327419570                       # number of overall miss ticks (Tick)
system.l1dcaches1.demandAccesses::cpu1.data      1634258                       # number of demand (read+write) accesses (Count)
system.l1dcaches1.demandAccesses::total       1634258                       # number of demand (read+write) accesses (Count)
system.l1dcaches1.overallAccesses::cpu1.data      1634258                       # number of overall (read+write) accesses (Count)
system.l1dcaches1.overallAccesses::total      1634258                       # number of overall (read+write) accesses (Count)
system.l1dcaches1.demandMissRate::cpu1.data     0.185291                       # miss rate for demand accesses (Ratio)
system.l1dcaches1.demandMissRate::total      0.185291                       # miss rate for demand accesses (Ratio)
system.l1dcaches1.overallMissRate::cpu1.data     0.185291                       # miss rate for overall accesses (Ratio)
system.l1dcaches1.overallMissRate::total     0.185291                       # miss rate for overall accesses (Ratio)
system.l1dcaches1.demandAvgMissLatency::cpu1.data 53919.150003                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches1.demandAvgMissLatency::total 53919.150003                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches1.overallAvgMissLatency::cpu1.data 53919.150003                       # average overall miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMissLatency::total 53919.150003                       # average overall miss latency ((Tick/Count))
system.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches1.writebacks::writebacks       200608                       # number of writebacks (Count)
system.l1dcaches1.writebacks::total            200608                       # number of writebacks (Count)
system.l1dcaches1.demandMshrHits::cpu1.data       100693                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches1.demandMshrHits::total        100693                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches1.overallMshrHits::cpu1.data       100693                       # number of overall MSHR hits (Count)
system.l1dcaches1.overallMshrHits::total       100693                       # number of overall MSHR hits (Count)
system.l1dcaches1.demandMshrMisses::cpu1.data       202120                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches1.demandMshrMisses::total       202120                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches1.overallMshrMisses::cpu1.data       202120                       # number of overall MSHR misses (Count)
system.l1dcaches1.overallMshrMisses::total       202120                       # number of overall MSHR misses (Count)
system.l1dcaches1.demandMshrMissLatency::cpu1.data  15630439248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches1.demandMshrMissLatency::total  15630439248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches1.overallMshrMissLatency::cpu1.data  15630439248                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches1.overallMshrMissLatency::total  15630439248                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches1.demandMshrMissRate::cpu1.data     0.123677                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches1.demandMshrMissRate::total     0.123677                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches1.overallMshrMissRate::cpu1.data     0.123677                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches1.overallMshrMissRate::total     0.123677                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches1.demandAvgMshrMissLatency::cpu1.data 77332.472036                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.demandAvgMshrMissLatency::total 77332.472036                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMshrMissLatency::cpu1.data 77332.472036                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMshrMissLatency::total 77332.472036                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.replacements                 201607                       # number of replacements (Count)
system.l1dcaches1.LoadLockedReq.hits::cpu1.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches1.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches1.LoadLockedReq.misses::cpu1.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches1.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches1.LoadLockedReq.missLatency::cpu1.data        74925                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.missLatency::total        74925                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches1.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches1.LoadLockedReq.missRate::cpu1.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.avgMissLatency::cpu1.data        74925                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.avgMissLatency::total        74925                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.mshrMisses::cpu1.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches1.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches1.LoadLockedReq.mshrMissLatency::cpu1.data        74592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.mshrMissLatency::total        74592                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.mshrMissRate::cpu1.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.avgMshrMissLatency::cpu1.data        74592                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total        74592                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.hits::cpu1.data        19847                       # number of ReadReq hits (Count)
system.l1dcaches1.ReadReq.hits::total           19847                       # number of ReadReq hits (Count)
system.l1dcaches1.ReadReq.misses::cpu1.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches1.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches1.ReadReq.missLatency::cpu1.data     58333608                       # number of ReadReq miss ticks (Tick)
system.l1dcaches1.ReadReq.missLatency::total     58333608                       # number of ReadReq miss ticks (Tick)
system.l1dcaches1.ReadReq.accesses::cpu1.data        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches1.ReadReq.accesses::total        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches1.ReadReq.missRate::cpu1.data     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.missRate::total     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.avgMissLatency::cpu1.data 50592.895056                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.avgMissLatency::total 50592.895056                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.mshrHits::cpu1.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches1.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches1.ReadReq.mshrMisses::cpu1.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches1.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches1.ReadReq.mshrMissLatency::cpu1.data     51529752                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches1.ReadReq.mshrMissLatency::total     51529752                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches1.ReadReq.mshrMissRate::cpu1.data     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.mshrMissRate::total     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.avgMshrMissLatency::cpu1.data 50223.929825                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.avgMshrMissLatency::total 50223.929825                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches1.StoreCondReq.hits::cpu1.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches1.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches1.StoreCondReq.accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches1.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches1.SwapReq.hits::cpu1.data           18                       # number of SwapReq hits (Count)
system.l1dcaches1.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches1.SwapReq.accesses::cpu1.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches1.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.hits::cpu1.data      1311598                       # number of WriteReq hits (Count)
system.l1dcaches1.WriteReq.hits::total        1311598                       # number of WriteReq hits (Count)
system.l1dcaches1.WriteReq.misses::cpu1.data       301660                       # number of WriteReq misses (Count)
system.l1dcaches1.WriteReq.misses::total       301660                       # number of WriteReq misses (Count)
system.l1dcaches1.WriteReq.missLatency::cpu1.data  16269085962                       # number of WriteReq miss ticks (Tick)
system.l1dcaches1.WriteReq.missLatency::total  16269085962                       # number of WriteReq miss ticks (Tick)
system.l1dcaches1.WriteReq.accesses::cpu1.data      1613258                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.accesses::total      1613258                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.missRate::cpu1.data     0.186988                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.missRate::total     0.186988                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.avgMissLatency::cpu1.data 53931.863562                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.avgMissLatency::total 53931.863562                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.mshrHits::cpu1.data       100566                       # number of WriteReq MSHR hits (Count)
system.l1dcaches1.WriteReq.mshrHits::total       100566                       # number of WriteReq MSHR hits (Count)
system.l1dcaches1.WriteReq.mshrMisses::cpu1.data       201094                       # number of WriteReq MSHR misses (Count)
system.l1dcaches1.WriteReq.mshrMisses::total       201094                       # number of WriteReq MSHR misses (Count)
system.l1dcaches1.WriteReq.mshrMissLatency::cpu1.data  15578909496                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches1.WriteReq.mshrMissLatency::total  15578909496                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches1.WriteReq.mshrMissRate::cpu1.data     0.124651                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.mshrMissRate::total     0.124651                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.avgMshrMissLatency::cpu1.data 77470.782301                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.avgMshrMissLatency::total 77470.782301                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches1.tags.tagsInUse           510.484397                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches1.tags.totalRefs              1533589                       # Total number of references to valid blocks. (Count)
system.l1dcaches1.tags.sampledRefs             202119                       # Sample count of references to valid blocks. (Count)
system.l1dcaches1.tags.avgRefs               7.587555                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches1.tags.warmupTick              147186                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches1.tags.occupancies::cpu1.data   510.484397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches1.tags.avgOccs::cpu1.data     0.997040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches1.tags.avgOccs::total        0.997040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches1.tags.ageTaskId_1024::0          200                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches1.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches1.tags.tagAccesses           13276391                       # Number of tag accesses (Count)
system.l1dcaches1.tags.dataAccesses          13276391                       # Number of data accesses (Count)
system.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches0.demandHits::cpu0.inst       3284376                       # number of demand (read+write) hits (Count)
system.l1icaches0.demandHits::total           3284376                       # number of demand (read+write) hits (Count)
system.l1icaches0.overallHits::cpu0.inst      3284376                       # number of overall hits (Count)
system.l1icaches0.overallHits::total          3284376                       # number of overall hits (Count)
system.l1icaches0.demandMisses::cpu0.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches0.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches0.overallMisses::cpu0.inst          371                       # number of overall misses (Count)
system.l1icaches0.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches0.demandMissLatency::cpu0.inst     20510136                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches0.demandMissLatency::total     20510136                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches0.overallMissLatency::cpu0.inst     20510136                       # number of overall miss ticks (Tick)
system.l1icaches0.overallMissLatency::total     20510136                       # number of overall miss ticks (Tick)
system.l1icaches0.demandAccesses::cpu0.inst      3284747                       # number of demand (read+write) accesses (Count)
system.l1icaches0.demandAccesses::total       3284747                       # number of demand (read+write) accesses (Count)
system.l1icaches0.overallAccesses::cpu0.inst      3284747                       # number of overall (read+write) accesses (Count)
system.l1icaches0.overallAccesses::total      3284747                       # number of overall (read+write) accesses (Count)
system.l1icaches0.demandMissRate::cpu0.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.l1icaches0.demandMissRate::total      0.000113                       # miss rate for demand accesses (Ratio)
system.l1icaches0.overallMissRate::cpu0.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.l1icaches0.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.l1icaches0.demandAvgMissLatency::cpu0.inst 55283.385445                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches0.demandAvgMissLatency::total 55283.385445                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches0.overallAvgMissLatency::cpu0.inst 55283.385445                       # average overall miss latency ((Tick/Count))
system.l1icaches0.overallAvgMissLatency::total 55283.385445                       # average overall miss latency ((Tick/Count))
system.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches0.demandMshrMisses::cpu0.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches0.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches0.overallMshrMisses::cpu0.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches0.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches0.demandMshrMissLatency::cpu0.inst     20386593                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches0.demandMshrMissLatency::total     20386593                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches0.overallMshrMissLatency::cpu0.inst     20386593                       # number of overall MSHR miss ticks (Tick)
system.l1icaches0.overallMshrMissLatency::total     20386593                       # number of overall MSHR miss ticks (Tick)
system.l1icaches0.demandMshrMissRate::cpu0.inst     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches0.demandMshrMissRate::total     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches0.overallMshrMissRate::cpu0.inst     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches0.overallMshrMissRate::total     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches0.demandAvgMshrMissLatency::cpu0.inst 54950.385445                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.demandAvgMshrMissLatency::total 54950.385445                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.overallAvgMshrMissLatency::cpu0.inst 54950.385445                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.overallAvgMshrMissLatency::total 54950.385445                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.replacements                      2                       # number of replacements (Count)
system.l1icaches0.ReadReq.hits::cpu0.inst      3284376                       # number of ReadReq hits (Count)
system.l1icaches0.ReadReq.hits::total         3284376                       # number of ReadReq hits (Count)
system.l1icaches0.ReadReq.misses::cpu0.inst          371                       # number of ReadReq misses (Count)
system.l1icaches0.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches0.ReadReq.missLatency::cpu0.inst     20510136                       # number of ReadReq miss ticks (Tick)
system.l1icaches0.ReadReq.missLatency::total     20510136                       # number of ReadReq miss ticks (Tick)
system.l1icaches0.ReadReq.accesses::cpu0.inst      3284747                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches0.ReadReq.accesses::total      3284747                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches0.ReadReq.missRate::cpu0.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.avgMissLatency::cpu0.inst 55283.385445                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches0.ReadReq.avgMissLatency::total 55283.385445                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches0.ReadReq.mshrMisses::cpu0.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches0.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches0.ReadReq.mshrMissLatency::cpu0.inst     20386593                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches0.ReadReq.mshrMissLatency::total     20386593                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches0.ReadReq.mshrMissRate::cpu0.inst     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.mshrMissRate::total     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.avgMshrMissLatency::cpu0.inst 54950.385445                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches0.ReadReq.avgMshrMissLatency::total 54950.385445                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches0.tags.tagsInUse           368.082167                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches0.tags.totalRefs              3284747                       # Total number of references to valid blocks. (Count)
system.l1icaches0.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches0.tags.avgRefs            8853.765499                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches0.tags.warmupTick               70929                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches0.tags.occupancies::cpu0.inst   368.082167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches0.tags.avgOccs::cpu0.inst     0.718910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches0.tags.avgOccs::total        0.718910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches0.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches0.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches0.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches0.tags.tagAccesses           26278347                       # Number of tag accesses (Count)
system.l1icaches0.tags.dataAccesses          26278347                       # Number of data accesses (Count)
system.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches1.demandHits::cpu1.inst       3285666                       # number of demand (read+write) hits (Count)
system.l1icaches1.demandHits::total           3285666                       # number of demand (read+write) hits (Count)
system.l1icaches1.overallHits::cpu1.inst      3285666                       # number of overall hits (Count)
system.l1icaches1.overallHits::total          3285666                       # number of overall hits (Count)
system.l1icaches1.demandMisses::cpu1.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches1.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches1.overallMisses::cpu1.inst          371                       # number of overall misses (Count)
system.l1icaches1.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches1.demandMissLatency::cpu1.inst     20753226                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches1.demandMissLatency::total     20753226                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches1.overallMissLatency::cpu1.inst     20753226                       # number of overall miss ticks (Tick)
system.l1icaches1.overallMissLatency::total     20753226                       # number of overall miss ticks (Tick)
system.l1icaches1.demandAccesses::cpu1.inst      3286037                       # number of demand (read+write) accesses (Count)
system.l1icaches1.demandAccesses::total       3286037                       # number of demand (read+write) accesses (Count)
system.l1icaches1.overallAccesses::cpu1.inst      3286037                       # number of overall (read+write) accesses (Count)
system.l1icaches1.overallAccesses::total      3286037                       # number of overall (read+write) accesses (Count)
system.l1icaches1.demandMissRate::cpu1.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.l1icaches1.demandMissRate::total      0.000113                       # miss rate for demand accesses (Ratio)
system.l1icaches1.overallMissRate::cpu1.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.l1icaches1.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.l1icaches1.demandAvgMissLatency::cpu1.inst 55938.614555                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches1.demandAvgMissLatency::total 55938.614555                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches1.overallAvgMissLatency::cpu1.inst 55938.614555                       # average overall miss latency ((Tick/Count))
system.l1icaches1.overallAvgMissLatency::total 55938.614555                       # average overall miss latency ((Tick/Count))
system.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches1.demandMshrMisses::cpu1.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches1.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches1.overallMshrMisses::cpu1.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches1.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches1.demandMshrMissLatency::cpu1.inst     20629683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches1.demandMshrMissLatency::total     20629683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches1.overallMshrMissLatency::cpu1.inst     20629683                       # number of overall MSHR miss ticks (Tick)
system.l1icaches1.overallMshrMissLatency::total     20629683                       # number of overall MSHR miss ticks (Tick)
system.l1icaches1.demandMshrMissRate::cpu1.inst     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches1.demandMshrMissRate::total     0.000113                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches1.overallMshrMissRate::cpu1.inst     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches1.overallMshrMissRate::total     0.000113                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches1.demandAvgMshrMissLatency::cpu1.inst 55605.614555                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.demandAvgMshrMissLatency::total 55605.614555                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.overallAvgMshrMissLatency::cpu1.inst 55605.614555                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.overallAvgMshrMissLatency::total 55605.614555                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.replacements                      2                       # number of replacements (Count)
system.l1icaches1.ReadReq.hits::cpu1.inst      3285666                       # number of ReadReq hits (Count)
system.l1icaches1.ReadReq.hits::total         3285666                       # number of ReadReq hits (Count)
system.l1icaches1.ReadReq.misses::cpu1.inst          371                       # number of ReadReq misses (Count)
system.l1icaches1.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches1.ReadReq.missLatency::cpu1.inst     20753226                       # number of ReadReq miss ticks (Tick)
system.l1icaches1.ReadReq.missLatency::total     20753226                       # number of ReadReq miss ticks (Tick)
system.l1icaches1.ReadReq.accesses::cpu1.inst      3286037                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches1.ReadReq.accesses::total      3286037                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches1.ReadReq.missRate::cpu1.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.avgMissLatency::cpu1.inst 55938.614555                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches1.ReadReq.avgMissLatency::total 55938.614555                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches1.ReadReq.mshrMisses::cpu1.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches1.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches1.ReadReq.mshrMissLatency::cpu1.inst     20629683                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches1.ReadReq.mshrMissLatency::total     20629683                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches1.ReadReq.mshrMissRate::cpu1.inst     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.mshrMissRate::total     0.000113                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.avgMshrMissLatency::cpu1.inst 55605.614555                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches1.ReadReq.avgMshrMissLatency::total 55605.614555                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches1.tags.tagsInUse           368.081802                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches1.tags.totalRefs              3286037                       # Total number of references to valid blocks. (Count)
system.l1icaches1.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches1.tags.avgRefs            8857.242588                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches1.tags.warmupTick               75924                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches1.tags.occupancies::cpu1.inst   368.081802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches1.tags.avgOccs::cpu1.inst     0.718910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches1.tags.avgOccs::total        0.718910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches1.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches1.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches1.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches1.tags.tagAccesses           26288667                       # Number of tag accesses (Count)
system.l1icaches1.tags.dataAccesses          26288667                       # Number of data accesses (Count)
system.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.demandHits::cpu0.data               27                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data               27                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   54                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.data              27                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data              27                       # number of overall hits (Count)
system.l2cache.overallHits::total                  54                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data         202014                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data         202094                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             404850                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data        202014                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data        202094                       # number of overall misses (Count)
system.l2cache.overallMisses::total            404850                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     20015631                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  15442094115                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst     20258721                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data  15428067822                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   30910436289                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     20015631                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  15442094115                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst     20258721                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data  15428067822                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  30910436289                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data       202041                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data       202121                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           404904                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data       202041                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data       202121                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          404904                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.999866                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.999866                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999867                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.999866                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.999866                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999867                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 53950.487871                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 76440.712599                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 54605.716981                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 76341.048334                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 76350.342816                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 53950.487871                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 76440.712599                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 54605.716981                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 76341.048334                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 76350.342816                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          398020                       # number of writebacks (Count)
system.l2cache.writebacks::total               398020                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data       202014                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data       202094                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         404850                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data       202014                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data       202094                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        404850                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     19768545                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  15307554123                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst     20011635                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data  15293474550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  30640808853                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     19768545                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  15307554123                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst     20011635                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data  15293474550                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  30640808853                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.999866                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.999866                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999867                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.999866                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.999866                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999867                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 53284.487871                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 75774.719193                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 53939.716981                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 75675.054925                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 75684.349396                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 53284.487871                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 75774.719193                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 53939.716981                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 75675.054925                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 75684.349396                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    400755                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu0.data            2                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu1.data            2                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                4                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       201012                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data       201092                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         402104                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  15391431828                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data  15377575698                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  30769007526                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       201014                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data       201094                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       402108                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.999990                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data     0.999990                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999990                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 76569.716375                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 76470.350377                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 76520.023491                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       201012                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data       201092                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       402104                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  15257559168                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data  15243649758                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  30501208926                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.999990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.999990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 75903.723002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 75804.357001                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75854.030117                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.data           25                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data           25                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           50                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data         1002                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data         1002                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2746                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     20015631                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data     50662287                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst     20258721                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data     50492124                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    141428763                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2796                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.975657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.975657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.982117                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 53950.487871                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 50561.164671                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 54605.716981                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 50391.341317                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 51503.555353                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data         1002                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data         1002                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2746                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     19768545                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data     49994955                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst     20011635                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data     49824792                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    139599927                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.975657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.975657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.982117                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 53284.487871                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 49895.164671                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 53939.716981                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 49725.341317                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 50837.555353                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       401136                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       401136                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       401136                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       401136                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4067.398790                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  806036                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                404851                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.990945                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  69597                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.028155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst     4.180193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  2029.563490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst     4.328001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data  2029.298950                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.001021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.495499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.001057                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.495434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.993017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             396                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            3624                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              76                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              13301491                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             13301491                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    398020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    202014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples    202094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000074310678                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         24874                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         24874                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1057557                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              373988                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       404850                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      398020                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     404850                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    398020                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.94                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 404850                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                398020                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   155791                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   161768                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    46747                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    40530                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1716                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   18247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   24788                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   25587                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   24966                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   24939                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   52303                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   25363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   26859                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   30164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   25402                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   34329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   27395                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   25251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   28619                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        24874                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.275629                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.001361                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      33.257040                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          24872     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          24874                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        24874                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000442                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.021025                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             24863     99.96%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          24874                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 25910400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              25473280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2591040000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2547328000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     9999994662                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       12455.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     12928896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data     12934016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     25471680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 1292889600.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 1293401600.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2547168000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       202014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data       202094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       398020                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst      9811657                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data   9882397961                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     10056681                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data   9866430628                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 257852707494                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     26446.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     48919.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     27106.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     48821.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks    647838.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     12928896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data     12933888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        25910272                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        47488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     25473280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     25473280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       202014                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data       202092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           404848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       398020                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          398020                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data     1292889600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data     1293388800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2591027200                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        4748800                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   2547328000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        2547328000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   2547328000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data    1292889600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data    1293388800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        5138355200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                404850                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               397995                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         25423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         25273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         25391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         25266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         25219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         25236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         25325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         25278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         25283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         25168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        25235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        25330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        25427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        25344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        25331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        25321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         24962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         24838                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         25007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         24886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         24832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         24862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         24834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         24836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         24879                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         24835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        24832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        24862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        24888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        24846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        24836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        24960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12177759427                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2024250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         19768696927                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30079.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            48829.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               372945                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              370516                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        59382                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   865.264221                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   776.801264                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   282.726747                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          394      0.66%      0.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3339      5.62%      6.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2120      3.57%      9.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1930      3.25%     13.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         3709      6.25%     19.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1531      2.58%     21.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2763      4.65%     26.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1910      3.22%     29.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        41686     70.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        59382                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           25910400                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        25471680                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2591.040000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              2547.168000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    40.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite               19.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        212343600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        112851915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1445207400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1039077540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 789197760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2949504330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1356206880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7904389425                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    790.438943                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3476015800                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    333840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   6190144200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        211658160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        112498980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1445414460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1038456360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 789197760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2953795860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1352592960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     7903614540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    790.361454                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3466614447                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    333840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   6199545553                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2746                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        398020                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1992                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             402104                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            402100                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2746                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      1209708                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     51383424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             404850                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   404850    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               404850                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           798181686                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          750833063                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         804862                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       400012                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu0.idleCycles                       20318032                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu0.tickCycles                        9711903                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu1.idleCycles                       20314212                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu1.tickCycles                        9715818                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
