[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes: [0m
[0m[[0m[0mdebug[0m] [0m[0m	removed:Set(/home/waleedbinehsan/Desktop/Quasar/src/main/scala/snapshot/el2_param.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(/home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_ifc_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/pic_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dbg/dbg.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/lib.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/include/bundle.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/ahb_to_axi4.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dma_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/param.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_alu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/axi4_to_ahb.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_aln_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_decode_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_tlu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_intf.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_clkdomain.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_mem_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar_wrapper.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_buffer.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set(/home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dma_mem_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_bp_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dma_dccm_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dbg_ib.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvdffe$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_ecc.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_ifc.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/Mem_bundle.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_lsc_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dbg_dctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_decode_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/csr_tlu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_stbuf$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/state_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/aln_ib.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/tlu_busbuff.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/pic_ctrl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/rets_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/QUASAR_Wrp$delayedInit$body.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_mem_ctrl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_dccm_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_tlu_csr_pkt.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_decode_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_trigger.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/trigger_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ifu_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dmi/dmi_wrapper_module$$anon$2.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_compress_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_div.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dctl_busbuff.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/quasar_wrapper$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/pic_ctrl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_dec.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvecc_encode.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_tlu_ctl_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/dbg$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_dbg.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/CSRs.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/trace_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_alu_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_alu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_ib_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_aln_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/QUASAR_Wrp$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/trap_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvclkhdr.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_clkdomain.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/param.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/exu_bp.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_gpr_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/tlu_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvsyncss$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_pic.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dctl_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ifu_dec.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dccm_ext_in_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_stbuf.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/predict_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/read_addr.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ib_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvecc_encode_64$$anon$2.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_bp_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_dccm_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$gated_latch.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_trigger.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dest_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dma_ctrl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvclkhdr$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvecc_encode$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_bp.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_trigger$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvecc_encode_64.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/read_data$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_ifc_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_alu_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_dec_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_bus_buffer.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ic_mem.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/ahb_to_axi4.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/inst_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_mul_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dmi/dmi_wrapper$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_dec_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_pic.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_tlu_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/exu_ifu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/inst_pkt_t$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/axi_channels.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/dbg.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/sb_state_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ic_tag_ext_in_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/CSR_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/br_tlu_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/snapshot/pt$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dmi/dmi_wrapper.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/gpr_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/dbg_dma.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/quasar$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_decode_csr_read.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dma_ifc.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/write_addr$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/iccm_mem.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_tlu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/blackbox_mem.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_ecc$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_aln_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_ifc_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/quasar_bundle.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dma_ctrl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dmi/dmi_wrapper_module.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$rvclkhdr$$anon$4.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_timer_ctl_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/mem_lsu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/quasar_wrapper.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_div_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_aln.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_gpr_ctl_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/CSR_VAL.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ccm_ext_in_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_compress_ctl$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_div_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_timer_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/quasar$mem.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/alu_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu_mul_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dec_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/axi4_to_ahb.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/div_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/read_data.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/mul_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/axi4_to_ahb_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/Config.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_addrcheck$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/aln_dec.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/snapshot/pt.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_ib_ctl_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/write_addr.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/lib$gated_latch$$anon$3.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_bus_intf$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/axi_channels$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/mem/quasar.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/ic_data_ext_in_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/ifu_mem_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/lsu_error_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/quasar.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/write_resp.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_trigger$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_lsc_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lib/ahb_to_axi4$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/br_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_decode_csr_read_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_bus_intf.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/class_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/sb_state_t$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/decode_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/exu/exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_bus_buffer$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_addrcheck.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/cache_debug_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/tlu_exu.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/load_cam_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/read_addr$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dec/dec_IO.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/dma_lsc_ctl.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/write_resp$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/dbg/state_t$.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/lsu/lsu_clkdomain$$anon$1.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/write_data.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/include/reg_pkt_t.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/QUASAR_Wrp.class, /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes/ifu/mem_ctl_io.class)[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(include.class_pkt_t, lsu.lsu_clkdomain, include.dbg_ib, include.dec_alu, dec.dec_decode_ctl, include.lsu_dma, lib.axi4_to_ahb_IO, lib.lib.gated_latch, include.exu_bp, include.dec_aln, lib.param, ifu.ifu, include.aln_ib, include.dctl_dma, include.div_pkt_t, dec.dec_tlu_ctl_IO, include.gpr_exu, include.aln_dec, include.lsu_exu, dbg.state_t, include.lsu_tlu, include.dccm_ext_in_pkt_t, include.ccm_ext_in_pkt_t, include.inst_pkt_t, lsu.lsu, dec.dec_tlu_ctl, dec.dec_decode_csr_read_IO, lib.ahb_to_axi4, lib.lib.rvecc_encode, lib.axi4_to_ahb, quasar, include.tlu_dma, include.lsu_pic, include.dma_lsc_ctl, include.rets_pkt_t, lib.lib.rvecc_encode_64, include.mul_pkt_t, dec.csr_tlu, include.reg_pkt_t, include.trap_pkt_t, pic_ctrl, include.dma_mem_ctl, include.write_data, include.ic_data_ext_in_pkt_t, dec.CSRs, exu.exu_alu_ctl, lib.lib.rvsyncss, include.tlu_exu, include.ib_exu, include.iccm_mem, include.lsu_dec, QUASAR_Wrp, quasar_bundle, include.predict_pkt_t, include.dec_ifc, include.write_addr, include.ifu_dma, include.tlu_busbuff, ifu.mem_ctl_io, include.lsu_error_pkt_t, lib.Config, lsu.lsu_bus_buffer, quasar_wrapper, include.trigger_pkt_t, include.write_resp, dec.CSR_IO, include.alu_pkt_t, include.trace_pkt_t, include.br_tlu_pkt_t, lib.lib.rvclkhdr, dec.dec_timer_ctl, include.dest_pkt_t, include.dec_exu, lib.lib.rvdffe, include.read_data, ifu.ifu_aln_ctl, dbg.dbg, include.dma_dccm_ctl, include.ic_mem, lsu.lsu_bus_intf, include.br_pkt_t, dec.CSR_VAL, include.cache_debug_pkt_t, include.dec_pic, include.exu_ifu, dbg.sb_state_t, include.ic_tag_ext_in_pkt_t, include.dctl_busbuff, include.read_addr, include.axi_channels, dec.dec_decode_csr_read, include.dec_mem_ctrl, ifu.ifu_mem_ctl, ifu.ifu_ifc_ctl, include.lsu_pkt_t, include.dec_div, include.dec_dma, include.decode_exu, include.dec_pkt_t, dec.dec_timer_ctl_IO, include.dec_dbg, snapshot.pt, include.load_cam_pkt_t, include.dma_ifc, dbg.dbg_dma, include.ifu_dec, lib.lib, include.dec_tlu_csr_pkt, dma_ctrl, include.dec_bp, include.dbg_dctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set(/home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_ifc_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/pic_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dbg/dbg.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/lib.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_div_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_gpr_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/include/bundle.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_dec_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/ahb_to_axi4.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_stbuf.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_dccm_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_mul_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/mem.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_bp_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dma_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/param.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_alu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_ib_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/axi4_to_ahb.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_ecc.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_aln_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_decode_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_trigger.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_tlu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_compress_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dmi/dmi_wrapper.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_addrcheck.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_intf.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_trigger.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_clkdomain.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_lsc_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_mem_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/snapshot/el2_param.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar_wrapper.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_buffer.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(include.class_pkt_t, lsu.lsu_clkdomain, include.dbg_ib, include.dec_alu, dec.dec_decode_ctl, include.lsu_dma, lib.axi4_to_ahb_IO, lib.lib.gated_latch, include.exu_bp, include.dec_aln, lib.param, ifu.ifu, include.aln_ib, include.dctl_dma, include.div_pkt_t, dec.dec_tlu_ctl_IO, include.gpr_exu, include.aln_dec, include.lsu_exu, dbg.state_t, include.lsu_tlu, include.dccm_ext_in_pkt_t, include.ccm_ext_in_pkt_t, include.inst_pkt_t, lsu.lsu, dec.dec_tlu_ctl, dec.dec_decode_csr_read_IO, lib.ahb_to_axi4, lib.lib.rvecc_encode, lib.axi4_to_ahb, quasar, include.tlu_dma, include.lsu_pic, include.dma_lsc_ctl, include.rets_pkt_t, lib.lib.rvecc_encode_64, include.mul_pkt_t, dec.csr_tlu, include.reg_pkt_t, include.trap_pkt_t, pic_ctrl, include.dma_mem_ctl, include.write_data, include.ic_data_ext_in_pkt_t, dec.CSRs, exu.exu_alu_ctl, lib.lib.rvsyncss, include.tlu_exu, include.ib_exu, include.iccm_mem, include.lsu_dec, QUASAR_Wrp, quasar_bundle, include.predict_pkt_t, include.dec_ifc, include.write_addr, include.ifu_dma, include.tlu_busbuff, ifu.mem_ctl_io, include.lsu_error_pkt_t, lib.Config, lsu.lsu_bus_buffer, quasar_wrapper, include.trigger_pkt_t, include.write_resp, dec.CSR_IO, include.alu_pkt_t, include.trace_pkt_t, include.br_tlu_pkt_t, lib.lib.rvclkhdr, dec.dec_timer_ctl, include.dest_pkt_t, include.dec_exu, lib.lib.rvdffe, include.read_data, ifu.ifu_aln_ctl, dbg.dbg, include.dma_dccm_ctl, include.ic_mem, lsu.lsu_bus_intf, include.br_pkt_t, dec.CSR_VAL, include.cache_debug_pkt_t, include.dec_pic, include.exu_ifu, dbg.sb_state_t, include.ic_tag_ext_in_pkt_t, include.dctl_busbuff, include.read_addr, include.axi_channels, dec.dec_decode_csr_read, include.dec_mem_ctrl, ifu.ifu_mem_ctl, ifu.ifu_ifc_ctl, include.lsu_pkt_t, include.dec_div, include.dec_dma, include.decode_exu, include.dec_pkt_t, dec.dec_timer_ctl_IO, include.dec_dbg, snapshot.pt, include.load_cam_pkt_t, include.dma_ifc, dbg.dbg_dma, include.ifu_dec, lib.lib, include.dec_tlu_csr_pkt, dma_ctrl, include.dec_bp, include.dbg_dctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(/home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_ifc_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/pic_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dbg/dbg.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/lib.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_div_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_gpr_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/include/bundle.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_dec_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/ahb_to_axi4.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_stbuf.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_dccm_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_mul_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/mem.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_bp_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dma_ctrl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/param.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu_alu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_ib_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lib/axi4_to_ahb.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_ecc.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_aln_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_decode_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_trigger.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dec/dec_tlu_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_compress_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/dmi/dmi_wrapper.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_addrcheck.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_intf.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_trigger.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_clkdomain.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_lsc_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/ifu/ifu_mem_ctl.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/snapshot/el2_param.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/quasar_wrapper.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/lsu/lsu_bus_buffer.scala, /home/waleedbinehsan/Desktop/Quasar/src/main/scala/exu/exu.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.class_pkt_t, lsu.lsu_clkdomain, include.dbg_ib, include.dec_alu, dec.dec_decode_ctl, include.lsu_dma, lib.axi4_to_ahb_IO, lib.lib.gated_latch, include.exu_bp, include.dec_aln, lib.param, ifu.ifu, include.aln_ib, include.dctl_dma, include.div_pkt_t, dec.dec_tlu_ctl_IO, include.gpr_exu, include.aln_dec, include.lsu_exu, dbg.state_t, include.lsu_tlu, include.dccm_ext_in_pkt_t, include.ccm_ext_in_pkt_t, include.inst_pkt_t, lsu.lsu, dec.dec_tlu_ctl, dec.dec_decode_csr_read_IO, lib.ahb_to_axi4, lib.lib.rvecc_encode, lib.axi4_to_ahb, quasar, include.tlu_dma, include.lsu_pic, include.dma_lsc_ctl, include.rets_pkt_t, lib.lib.rvecc_encode_64, include.mul_pkt_t, dec.csr_tlu, include.reg_pkt_t, include.trap_pkt_t, pic_ctrl, include.dma_mem_ctl, include.write_data, include.ic_data_ext_in_pkt_t, dec.CSRs, exu.exu_alu_ctl, lib.lib.rvsyncss, include.tlu_exu, include.ib_exu, include.iccm_mem, include.lsu_dec, QUASAR_Wrp, quasar_bundle, include.predict_pkt_t, include.dec_ifc, include.write_addr, include.ifu_dma, include.tlu_busbuff, ifu.mem_ctl_io, include.lsu_error_pkt_t, lib.Config, lsu.lsu_bus_buffer, quasar_wrapper, include.trigger_pkt_t, include.write_resp, dec.CSR_IO, include.alu_pkt_t, include.trace_pkt_t, include.br_tlu_pkt_t, lib.lib.rvclkhdr, dec.dec_timer_ctl, include.dest_pkt_t, include.dec_exu, lib.lib.rvdffe, include.read_data, ifu.ifu_aln_ctl, dbg.dbg, include.dma_dccm_ctl, include.ic_mem, lsu.lsu_bus_intf, include.br_pkt_t, dec.CSR_VAL, include.cache_debug_pkt_t, include.dec_pic, include.exu_ifu, dbg.sb_state_t, include.ic_tag_ext_in_pkt_t, include.dctl_busbuff, include.read_addr, include.axi_channels, dec.dec_decode_csr_read, include.dec_mem_ctrl, ifu.ifu_mem_ctl, ifu.ifu_ifc_ctl, include.lsu_pkt_t, include.dec_div, include.dec_dma, include.decode_exu, include.dec_pkt_t, dec.dec_timer_ctl_IO, include.dec_dbg, snapshot.pt, include.load_cam_pkt_t, include.dma_ifc, dbg.dbg_dma, include.ifu_dec, lib.lib, include.dec_tlu_csr_pkt, dma_ctrl, include.dec_bp, include.dbg_dctl[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec by lib.param[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_ib_ctl_IO by lib.param[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu by lib.param[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_ib_ctl by lib.param[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lib.lib by lib.param[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_trigger by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_gpr_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_addrcheck by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.quasar by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.aln_ib by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_tlu_ctl_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_div_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_tlu_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lib.ahb_to_axi4 by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lib.axi4_to_ahb by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.csr_tlu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_lsc_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding pic_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_data by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_alu_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.tlu_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.iccm_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar_bundle by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_ecc by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.blackbox_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_addr by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.mem_ctl_io by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_bus_buffer by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar_wrapper by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_resp by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.CSR_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_timer_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dec_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.read_data by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_aln_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dbg.dbg by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.ic_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_bus_intf by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_mul_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_trigger by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_dccm_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_compress_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_bp_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.Mem_bundle by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dctl_busbuff by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.read_addr by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.axi_channels by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_dec_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_stbuf by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.mem_lsu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dec_mem_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_mem_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_ifc_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.decode_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dma_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mRecompiling all sources: number of invalidated sources > 50.0% of all sources[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 39 Scala sources to /home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.3.5:compile for Scala 2.12.10[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.3.5:compile for Scala 2.12.10[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 1544a576 for Scala compiler version 2.12.10[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xsource:2.11[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalamacros/paradise_2.12.10/2.1.0/paradise_2.12.10-2.1.0.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/waleedbinehsan/.sbt/boot/scala-2.12.10/lib/scala-library.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/waleedbinehsan/Desktop/Quasar/target/scala-2.12/classes:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/chisel-iotesters_2.12/1.4.1/chisel-iotesters_2.12-1.4.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/chiseltest_2.12/0.2.1/chiseltest_2.12-0.2.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/chisel3_2.12/3.3.1/chisel3_2.12-3.3.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/firrtl_2.12/1.3.1/firrtl_2.12-1.3.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/firrtl-interpreter_2.12/1.3.1/firrtl-interpreter_2.12-1.3.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/treadle_2.12/1.2.1/treadle_2.12-1.2.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/junit/junit/4.13/junit-4.13.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest_2.12/3.0.8/scalatest_2.12-3.0.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalacheck/scalacheck_2.12/1.14.3/scalacheck_2.12-1.14.3.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.12/3.7.1/scopt_2.12-3.7.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/com/lihaoyi/utest_2.12/0.6.6/utest_2.12-0.6.6.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/chisel3-macros_2.12/3.3.1/chisel3-macros_2.12-3.3.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/edu/berkeley/cs/chisel3-core_2.12/3.3.1/chisel3-core_2.12-3.3.1.jar:/home/waleedbinehsan/.sbt/boot/scala-2.12.10/lib/scala-reflect.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/antlr/antlr4-runtime/4.7.1/antlr4-runtime-4.7.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/com/google/protobuf/protobuf-java/3.9.0/protobuf-java-3.9.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/net/jcazevedo/moultingyaml_2.12/0.4.2/moultingyaml_2.12-0.4.2.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-native_2.12/3.6.8/json4s-native_2.12-3.6.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/apache/commons/commons-text/1.8/commons-text-1.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-jline/2.12.1/scala-jline-2.12.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/hamcrest/hamcrest-core/1.3/hamcrest-core-1.3.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalactic/scalactic_2.12/3.0.8/scalactic_2.12-3.0.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-xml_2.12/1.2.0/scala-xml_2.12-1.2.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-sbt/test-interface/1.0/test-interface-1.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/portable-scala/portable-scala-reflect_2.12/0.1.0/portable-scala-reflect_2.12-0.1.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/nscala-time/nscala-time_2.12/2.22.0/nscala-time_2.12-2.22.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/yaml/snakeyaml/1.26/snakeyaml-1.26.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-core_2.12/3.6.8/json4s-core_2.12-3.6.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/apache/commons/commons-lang3/3.9/commons-lang3-3.9.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/fusesource/jansi/jansi/1.11/jansi-1.11.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/joda-time/joda-time/2.10.1/joda-time-2.10.1.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/joda/joda-convert/2.2.0/joda-convert-2.2.0.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-ast_2.12/3.6.8/json4s-ast_2.12-3.6.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/org/json4s/json4s-scalap_2.12/3.6.8/json4s-scalap_2.12-3.6.8.jar:/home/waleedbinehsan/.cache/coursier/v1/https/repo1.maven.org/maven2/com/thoughtworks/paranamer/paranamer/2.8/paranamer-2.8.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 42.644386776 s[0m
[0m[[0m[0mdebug[0m] [0m[0mDone compiling.[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from exu.exu_alu_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: exu.exu_alu_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(exu.exu_alu_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(exu.exu_alu_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The exu.exu_alu_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(exu.exu_alu_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.write_resp...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.write_resp[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.write_resp)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dbg.dbg: Set(UsedName(write_resp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lsu.lsu_bus_buffer: Set(UsedName(asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(write_resp,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.axi4_to_ahb: Set(UsedName(asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(write_resp,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dma_ctrl: Set(UsedName(ne,[Default]), UsedName(write_resp,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.write_resp,ModifiedNames(changes = UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(include;write_resp;init;,[Default]), UsedName(<init>$default$1,[Default]), UsedName(write_resp,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]))) invalidates 5 classes due to The include.write_resp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(include;write_resp;init;,[Default]), UsedName(<init>$default$1,[Default]), UsedName(write_resp,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.write_resp)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(dbg.dbg, lsu.lsu_bus_buffer, lib.axi4_to_ahb, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu_mem_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu_mem_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu_mem_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu_mem_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The ifu.ifu_mem_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu_mem_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_decode_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_decode_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_decode_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_decode_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The dec.dec_decode_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_decode_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.ahb_channel...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.ahb_channel[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.ahb_channel)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of include.ahb_channel are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.ahb_to_axi4[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.axi4_to_ahb[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.axi4_to_ahb_IO[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0m	quasar[0m
[0m[[0m[0mdebug[0m] [0m[0m	quasar_bundle[0m
[0m[[0m[0mdebug[0m] [0m[0m	quasar_wrapper[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.ahb_channel,ModifiedNames(changes = UsedName(asTypeOf,[Default]), UsedName(do_asUInt,[Default]), UsedName(instanceName,[Default]), UsedName(toTarget,[Default]), UsedName(suggestedName,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(setRef,[Default]), UsedName(topBindingOpt,[Default]), UsedName(asInstanceOf,[Default]), UsedName(isLit,[Default]), UsedName(typeEquivalent,[Default]), UsedName(toString,[Default]), UsedName(direction_=,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(isSynthesizable,[Default]), UsedName(synchronized,[Default]), UsedName(topBinding,[Default]), UsedName(asUInt,[Default]), UsedName(pathName,[Default]), UsedName(specifiedDirection,[Default]), UsedName(wait,[Default]), UsedName(getPublicFields,[Default]), UsedName(##,[Default]), UsedName(toPrintableHelper,[Default]), UsedName(width,[Default]), UsedName(ne,[Default]), UsedName(ref,[Default]), UsedName(elements,[Default]), UsedName(equals,[Default]), UsedName(bulkConnect,[Default]), UsedName(toAbsoluteTarget,[Default]), UsedName(==,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(flatten,[Default]), UsedName(out,[Default]), UsedName(binding_=,[Default]), UsedName(_makeLit,[Default]), UsedName(bind$default$2,[Default]), UsedName(parentPathName,[Default]), UsedName(isInstanceOf,[Default]), UsedName(compileOptions,[Implicit]), UsedName($isInstanceOf,[Default]), UsedName(getOptionRef,[Default]), UsedName(className,[Default]), UsedName(widthOption,[Default]), UsedName($init$,[Default]), UsedName(getElements,[Default]), UsedName(connectFromBits,[Default]), UsedName(cloneTypeFull,[Default]), UsedName(include;ahb_channel;init;,[Default]), UsedName(ignoreSeq,[Default]), UsedName(circuitName,[Default]), UsedName(binding,[Default]), UsedName(<>,[Default]), UsedName(litArg,[Default]), UsedName(_onModuleClose,[Default]), UsedName(specifiedDirection_=,[Default]), UsedName(lref,[Default]), UsedName(litOption,[Default]), UsedName(allElements,[Default]), UsedName(connect,[Default]), UsedName(bind,[Default]), UsedName(getRef,[Default]), UsedName(getWidth,[Default]), UsedName(addPostnameHook,[Default]), UsedName(litValue,[Default]), UsedName(hashCode,[Default]), UsedName(cloneType,[Default]), UsedName(_parent,[Default]), UsedName(eq,[Default]), UsedName(ahb_channel,[Default]), UsedName(:=,[Default]), UsedName(in,[Default]), UsedName(bindingToString,[Default]), UsedName(clone,[Default]), UsedName(_id,[Default]), UsedName(isWidthKnown,[Default]), UsedName(getClass,[Default]), UsedName(do_asTypeOf,[Default]), UsedName(toPrintable,[Default]), UsedName(forceName,[Default]), UsedName(_assignCompatibilityExplicitDirection,[Default]), UsedName(direction,[Default]), UsedName($asInstanceOf,[Default]), UsedName(legacyConnect,[Default]), UsedName(toNamed,[Default]), UsedName(badConnect,[Default]))) invalidates 8 classes due to The include.ahb_channel has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(compileOptions,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.ahb_channel)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.axi4_to_ahb_IO, lib.ahb_to_axi4, lib.axi4_to_ahb, quasar, quasar_bundle, quasar_wrapper, lib.lib)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.read_addr...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.read_addr[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.read_addr)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.ahb_to_axi4: Set(UsedName(asInstanceOf,[Default]), UsedName(read_addr,[Default]), UsedName(ne,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.axi4_to_ahb: Set(UsedName(asInstanceOf,[Default]), UsedName(read_addr,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lsu.lsu_bus_buffer: Set(UsedName(asInstanceOf,[Default]), UsedName(read_addr,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dbg.dbg: Set(UsedName(read_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of ifu.ifu_mem_ctl: Set(UsedName(asInstanceOf,[Default]), UsedName(read_addr,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dma_ctrl: Set(UsedName(read_addr,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.read_addr,ModifiedNames(changes = UsedName(include;read_addr;init;,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(read_addr,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]))) invalidates 7 classes due to The include.read_addr has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(include;read_addr;init;,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(read_addr,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.read_addr)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.ahb_to_axi4, lib.axi4_to_ahb, lsu.lsu_bus_buffer, dbg.dbg, ifu.ifu_mem_ctl, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.iccm_mem...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.iccm_mem[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.iccm_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.Mem_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.iccm_mem,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 2 classes due to The include.iccm_mem has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.iccm_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.mem_ctl_io...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.mem_ctl_io[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.mem_ctl_io)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.mem_ctl_io,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The ifu.mem_ctl_io has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.mem_ctl_io)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.aln_ib...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.aln_ib[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.aln_ib)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_ib_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_ib_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.aln_ib,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.aln_ib has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.aln_ib)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lib.axi4_to_ahb_IO...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lib.axi4_to_ahb_IO[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lib.axi4_to_ahb_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar: Set(UsedName(ahb,[Default]), UsedName(axi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lib.axi4_to_ahb_IO,ModifiedNames(changes = UsedName(axi_wlast,[Default]), UsedName(axi_bid,[Default]), UsedName(axi_arready,[Default]), UsedName(axi_awaddr,[Default]), UsedName(axi_rresp,[Default]), UsedName(axi_rready,[Default]), UsedName(axi_wdata,[Default]), UsedName(axi_rvalid,[Default]), UsedName(axi_bready,[Default]), UsedName(axi_arid,[Default]), UsedName(axi_araddr,[Default]), UsedName(ahb_hsize,[Default]), UsedName(ahb_htrans,[Default]), UsedName(axi_wvalid,[Default]), UsedName(ahb_hresp,[Default]), UsedName(axi_arprot,[Default]), UsedName(ahb_hwdata,[Default]), UsedName(axi_arvalid,[Default]), UsedName(axi_wstrb,[Default]), UsedName(axi_awready,[Default]), UsedName(axi_awid,[Default]), UsedName(ahb,[Default]), UsedName(axi_awsize,[Default]), UsedName(ahb_hwrite,[Default]), UsedName(axi_awvalid,[Default]), UsedName(axi_rlast,[Default]), UsedName(ahb_hrdata,[Default]), UsedName(axi_bresp,[Default]), UsedName(ahb_hburst,[Default]), UsedName(axi_rdata,[Default]), UsedName(axi_awprot,[Default]), UsedName(axi_bvalid,[Default]), UsedName(axi_wready,[Default]), UsedName(ahb_haddr,[Default]), UsedName(axi,[Default]), UsedName(ahb_hready,[Default]), UsedName(axi_rid,[Default]), UsedName(ahb_hprot,[Default]), UsedName(axi_arsize,[Default]), UsedName(ahb_hmastlock,[Default]))) invalidates 2 classes due to The lib.axi4_to_ahb_IO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(axi_wlast,[Default]), UsedName(axi_bid,[Default]), UsedName(axi_arready,[Default]), UsedName(axi_awaddr,[Default]), UsedName(axi_rresp,[Default]), UsedName(axi_rready,[Default]), UsedName(axi_wdata,[Default]), UsedName(axi_rvalid,[Default]), UsedName(axi_bready,[Default]), UsedName(axi_arid,[Default]), UsedName(axi_araddr,[Default]), UsedName(ahb_hsize,[Default]), UsedName(ahb_htrans,[Default]), UsedName(axi_wvalid,[Default]), UsedName(ahb_hresp,[Default]), UsedName(axi_arprot,[Default]), UsedName(ahb_hwdata,[Default]), UsedName(axi_arvalid,[Default]), UsedName(axi_wstrb,[Default]), UsedName(axi_awready,[Default]), UsedName(axi_awid,[Default]), UsedName(ahb,[Default]), UsedName(axi_awsize,[Default]), UsedName(ahb_hwrite,[Default]), UsedName(axi_awvalid,[Default]), UsedName(axi_rlast,[Default]), UsedName(ahb_hrdata,[Default]), UsedName(axi_bresp,[Default]), UsedName(ahb_hburst,[Default]), UsedName(axi_rdata,[Default]), UsedName(axi_awprot,[Default]), UsedName(axi_bvalid,[Default]), UsedName(axi_wready,[Default]), UsedName(ahb_haddr,[Default]), UsedName(axi,[Default]), UsedName(ahb_hready,[Default]), UsedName(axi_rid,[Default]), UsedName(ahb_hprot,[Default]), UsedName(axi_arsize,[Default]), UsedName(ahb_hmastlock,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lib.axi4_to_ahb_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.CSR_IO...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.CSR_IO[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.CSR_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.CSR_IO,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.CSR_IO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.CSR_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from snapshot.pt...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: snapshot.pt[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(snapshot.pt)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(snapshot.pt,ModifiedNames(changes = UsedName(BTB_ADDR_HI,[Default]), UsedName(INST_ACCESS_ENABLE5,[Default]), UsedName(DATA_ACCESS_MASK1,[Default]), UsedName(DATA_ACCESS_ENABLE6,[Default]), UsedName(DCCM_ECC_WIDTH,[Default]), UsedName(LSU2DMA,[Default]), UsedName(INST_ACCESS_ADDR1,[Default]), UsedName(ICCM_BANK_INDEX_LO,[Default]), UsedName(INST_ACCESS_MASK7,[Default]), UsedName(INST_ACCESS_ADDR4,[Default]), UsedName(PIC_BASE_ADDR,[Default]), UsedName(ICACHE_DATA_INDEX_LO,[Default]), UsedName(LSU_NUM_NBLOAD,[Default]), UsedName(ICCM_ICACHE,[Default]), UsedName(INST_ACCESS_ENABLE4,[Default]), UsedName(DCCM_BITS,[Default]), UsedName(TIMER_LEGAL_EN,[Default]), UsedName(DCCM_WIDTH_BITS,[Default]), UsedName(notify,[Default]), UsedName(DCCM_INDEX_BITS,[Default]), UsedName(notifyAll,[Default]), UsedName(BUILD_AHB_LITE,[Default]), UsedName(ICACHE_NUM_WAYS,[Default]), UsedName(ICACHE_WAYPACK,[Default]), UsedName(DATA_ACCESS_ADDR4,[Default]), UsedName(asInstanceOf,[Default]), UsedName(ICACHE_2BANKS,[Default]), UsedName(DCCM_ENABLE,[Default]), UsedName(BTB_INDEX1_LO,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(DMA_BUF_DEPTH,[Default]), UsedName(DCCM_BANK_BITS,[Default]), UsedName(ICACHE_SCND_LAST,[Default]), UsedName(synchronized,[Default]), UsedName(DATA_ACCESS_ENABLE2,[Default]), UsedName(PIC_SIZE,[Default]), UsedName(INST_ACCESS_ENABLE7,[Default]), UsedName(ICACHE_TAG_DEPTH,[Default]), UsedName(DATA_ACCESS_ENABLE4,[Default]), UsedName(BTB_INDEX3_LO,[Default]), UsedName(INST_ACCESS_ADDR3,[Default]), UsedName(DATA_ACCESS_MASK2,[Default]), UsedName(BUS_PRTY_DEFAULT,[Default]), UsedName(IFU_BUS_TAG,[Default]), UsedName(INST_ACCESS_ENABLE2,[Default]), UsedName(DATA_ACCESS_MASK7,[Default]), UsedName(ICCM_BANK_HI,[Default]), UsedName(ICCM_SADR,[Default]), UsedName(wait,[Default]), UsedName(ICCM_REGION,[Default]), UsedName(INST_ACCESS_MASK6,[Default]), UsedName(DATA_ACCESS_ENABLE0,[Default]), UsedName(DATA_ACCESS_MASK3,[Default]), UsedName(BTB_SIZE,[Default]), UsedName(RET_STACK_SIZE,[Default]), UsedName(INST_ACCESS_MASK5,[Default]), UsedName(##,[Default]), UsedName(BUILD_AXI_NATIVE,[Default]), UsedName(ICACHE_BANK_LO,[Default]), UsedName(ne,[Default]), UsedName(DATA_ACCESS_ADDR6,[Default]), UsedName(ICACHE_BEAT_ADDR_HI,[Default]), UsedName(BTB_INDEX2_LO,[Default]), UsedName(FAST_INTERRUPT_REDIRECT,[Default]), UsedName(DCCM_REGION,[Default]), UsedName(DATA_ACCESS_ADDR2,[Default]), UsedName(equals,[Default]), UsedName(INST_ACCESS_MASK0,[Default]), UsedName(ICACHE_FDATA_WIDTH,[Default]), UsedName(ICACHE_ENABLE,[Default]), UsedName(LSU_NUM_NBLOAD_WIDTH,[Default]), UsedName(DATA_ACCESS_ADDR3,[Default]), UsedName(INST_ACCESS_ADDR2,[Default]), UsedName(ICACHE_SIZE,[Default]), UsedName(PIC_BITS,[Default]), UsedName(ICACHE_STATUS_BITS,[Default]), UsedName(BHT_ADDR_LO,[Default]), UsedName(LSU_BUS_PRTY,[Default]), UsedName(==,[Default]), UsedName(BUILD_AXI4,[Default]), UsedName(INST_ACCESS_ENABLE3,[Default]), UsedName(DATA_ACCESS_ENABLE7,[Default]), UsedName(ICACHE_BANK_WIDTH,[Default]), UsedName(ICCM_SIZE,[Default]), UsedName(DATA_ACCESS_MASK5,[Default]), UsedName(INST_ACCESS_ADDR5,[Default]), UsedName(isInstanceOf,[Default]), UsedName(ICACHE_BANK_HI,[Default]), UsedName(BTB_BTAG_SIZE,[Default]), UsedName(DATA_ACCESS_ENABLE1,[Default]), UsedName(INST_ACCESS_ADDR6,[Default]), UsedName(LSU_SB_BITS,[Default]), UsedName(DMA_BUS_PRTY,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ICACHE_INDEX_HI,[Default]), UsedName(IFU_BUS_PRTY,[Default]), UsedName(DATA_ACCESS_MASK4,[Default]), UsedName(ICACHE_TAG_LO,[Default]), UsedName(LSU_BUS_TAG,[Default]), UsedName(INST_ACCESS_MASK2,[Default]), UsedName(DATA_ACCESS_MASK0,[Default]), UsedName(BTB_BTAG_FOLD,[Default]), UsedName(ICACHE_TAG_INDEX_LO,[Default]), UsedName(INST_ACCESS_ENABLE0,[Default]), UsedName(ICACHE_DATA_DEPTH,[Default]), UsedName(IFU_BUS_ID,[Default]), UsedName(BTB_INDEX2_HI,[Default]), UsedName(ICCM_NUM_BANKS,[Default]), UsedName(LSU_BUS_ID,[Default]), UsedName(DATA_ACCESS_ADDR5,[Default]), UsedName(ICCM_ENABLE,[Default]), UsedName(BTB_ADDR_LO,[Default]), UsedName(ICACHE_ECC,[Default]), UsedName(LSU_STBUF_DEPTH,[Default]), UsedName(DATA_ACCESS_ADDR0,[Default]), UsedName(INST_ACCESS_ADDR7,[Default]), UsedName(BTB_FOLD2_INDEX_HASH,[Default]), UsedName(BTB_INDEX1_HI,[Default]), UsedName(ICCM_ONLY,[Default]), UsedName(ICCM_BITS,[Default]), UsedName(PIC_INT_WORDS,[Default]), UsedName(PIC_TOTAL_INT,[Default]), UsedName(DATA_ACCESS_ENABLE5,[Default]), UsedName(DCCM_NUM_BANKS,[Default]), UsedName(LOAD_TO_USE_PLUS1,[Default]), UsedName(ICACHE_ONLY,[Default]), UsedName(ICACHE_LN_SZ,[Default]), UsedName(PIC_2CYCLE,[Default]), UsedName(DCCM_FDATA_WIDTH,[Default]), UsedName(ICACHE_NUM_BEATS,[Default]), UsedName(ICCM_BANK_BITS,[Default]), UsedName(ICACHE_BEAT_BITS,[Default]), UsedName(PIC_TOTAL_INT_PLUS1,[Default]), UsedName(ICCM_INDEX_BITS,[Default]), UsedName(BTB_ARRAY_DEPTH,[Default]), UsedName(DCCM_SADR,[Default]), UsedName(BHT_GHR_SIZE,[Default]), UsedName(BHT_SIZE,[Default]), UsedName(DMA_BUS_ID,[Default]), UsedName(hashCode,[Default]), UsedName(ICACHE_BANKS_WAY,[Default]), UsedName(DATA_ACCESS_MASK6,[Default]), UsedName(INST_ACCESS_ADDR0,[Default]), UsedName(BTB_INDEX3_HI,[Default]), UsedName(SB_BUS_PRTY,[Default]), UsedName(PIC_REGION,[Default]), UsedName(DCCM_BYTE_WIDTH,[Default]), UsedName(INST_ACCESS_MASK1,[Default]), UsedName(eq,[Default]), UsedName(ICACHE_DATA_WIDTH,[Default]), UsedName(INST_ACCESS_ENABLE1,[Default]), UsedName(INST_ACCESS_ENABLE6,[Default]), UsedName(BHT_ADDR_HI,[Default]), UsedName(BHT_GHR_HASH_1,[Default]), UsedName(INST_ACCESS_MASK4,[Default]), UsedName(ICACHE_BANK_BITS,[Default]), UsedName(clone,[Default]), UsedName(DMA_BUS_TAG,[Default]), UsedName(DATA_ACCESS_ENABLE3,[Default]), UsedName(INST_ACCESS_MASK3,[Default]), UsedName(getClass,[Default]), UsedName(DCCM_SIZE,[Default]), UsedName(NO_ICCM_NO_ICACHE,[Default]), UsedName(DATA_ACCESS_ADDR7,[Default]), UsedName(DATA_ACCESS_ADDR1,[Default]), UsedName(SB_BUS_TAG,[Default]), UsedName($asInstanceOf,[Default]), UsedName(SB_BUS_ID,[Default]), UsedName(DCCM_DATA_WIDTH,[Default]), UsedName(pt,[Default]), UsedName(BHT_ARRAY_DEPTH,[Default]))) invalidates 1 classes due to The snapshot.pt has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(BTB_ADDR_HI,[Default]), UsedName(INST_ACCESS_ENABLE5,[Default]), UsedName(DATA_ACCESS_MASK1,[Default]), UsedName(DATA_ACCESS_ENABLE6,[Default]), UsedName(DCCM_ECC_WIDTH,[Default]), UsedName(LSU2DMA,[Default]), UsedName(INST_ACCESS_ADDR1,[Default]), UsedName(ICCM_BANK_INDEX_LO,[Default]), UsedName(INST_ACCESS_MASK7,[Default]), UsedName(INST_ACCESS_ADDR4,[Default]), UsedName(PIC_BASE_ADDR,[Default]), UsedName(ICACHE_DATA_INDEX_LO,[Default]), UsedName(LSU_NUM_NBLOAD,[Default]), UsedName(ICCM_ICACHE,[Default]), UsedName(INST_ACCESS_ENABLE4,[Default]), UsedName(DCCM_BITS,[Default]), UsedName(TIMER_LEGAL_EN,[Default]), UsedName(DCCM_WIDTH_BITS,[Default]), UsedName(notify,[Default]), UsedName(DCCM_INDEX_BITS,[Default]), UsedName(notifyAll,[Default]), UsedName(BUILD_AHB_LITE,[Default]), UsedName(ICACHE_NUM_WAYS,[Default]), UsedName(ICACHE_WAYPACK,[Default]), UsedName(DATA_ACCESS_ADDR4,[Default]), UsedName(asInstanceOf,[Default]), UsedName(ICACHE_2BANKS,[Default]), UsedName(DCCM_ENABLE,[Default]), UsedName(BTB_INDEX1_LO,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(DMA_BUF_DEPTH,[Default]), UsedName(DCCM_BANK_BITS,[Default]), UsedName(ICACHE_SCND_LAST,[Default]), UsedName(synchronized,[Default]), UsedName(DATA_ACCESS_ENABLE2,[Default]), UsedName(PIC_SIZE,[Default]), UsedName(INST_ACCESS_ENABLE7,[Default]), UsedName(ICACHE_TAG_DEPTH,[Default]), UsedName(DATA_ACCESS_ENABLE4,[Default]), UsedName(BTB_INDEX3_LO,[Default]), UsedName(INST_ACCESS_ADDR3,[Default]), UsedName(DATA_ACCESS_MASK2,[Default]), UsedName(BUS_PRTY_DEFAULT,[Default]), UsedName(IFU_BUS_TAG,[Default]), UsedName(INST_ACCESS_ENABLE2,[Default]), UsedName(DATA_ACCESS_MASK7,[Default]), UsedName(ICCM_BANK_HI,[Default]), UsedName(ICCM_SADR,[Default]), UsedName(wait,[Default]), UsedName(ICCM_REGION,[Default]), UsedName(INST_ACCESS_MASK6,[Default]), UsedName(DATA_ACCESS_ENABLE0,[Default]), UsedName(DATA_ACCESS_MASK3,[Default]), UsedName(BTB_SIZE,[Default]), UsedName(RET_STACK_SIZE,[Default]), UsedName(INST_ACCESS_MASK5,[Default]), UsedName(##,[Default]), UsedName(BUILD_AXI_NATIVE,[Default]), UsedName(ICACHE_BANK_LO,[Default]), UsedName(ne,[Default]), UsedName(DATA_ACCESS_ADDR6,[Default]), UsedName(ICACHE_BEAT_ADDR_HI,[Default]), UsedName(BTB_INDEX2_LO,[Default]), UsedName(FAST_INTERRUPT_REDIRECT,[Default]), UsedName(DCCM_REGION,[Default]), UsedName(DATA_ACCESS_ADDR2,[Default]), UsedName(equals,[Default]), UsedName(INST_ACCESS_MASK0,[Default]), UsedName(ICACHE_FDATA_WIDTH,[Default]), UsedName(ICACHE_ENABLE,[Default]), UsedName(LSU_NUM_NBLOAD_WIDTH,[Default]), UsedName(DATA_ACCESS_ADDR3,[Default]), UsedName(INST_ACCESS_ADDR2,[Default]), UsedName(ICACHE_SIZE,[Default]), UsedName(PIC_BITS,[Default]), UsedName(ICACHE_STATUS_BITS,[Default]), UsedName(BHT_ADDR_LO,[Default]), UsedName(LSU_BUS_PRTY,[Default]), UsedName(==,[Default]), UsedName(BUILD_AXI4,[Default]), UsedName(INST_ACCESS_ENABLE3,[Default]), UsedName(DATA_ACCESS_ENABLE7,[Default]), UsedName(ICACHE_BANK_WIDTH,[Default]), UsedName(ICCM_SIZE,[Default]), UsedName(DATA_ACCESS_MASK5,[Default]), UsedName(INST_ACCESS_ADDR5,[Default]), UsedName(isInstanceOf,[Default]), UsedName(ICACHE_BANK_HI,[Default]), UsedName(BTB_BTAG_SIZE,[Default]), UsedName(DATA_ACCESS_ENABLE1,[Default]), UsedName(INST_ACCESS_ADDR6,[Default]), UsedName(LSU_SB_BITS,[Default]), UsedName(DMA_BUS_PRTY,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ICACHE_INDEX_HI,[Default]), UsedName(IFU_BUS_PRTY,[Default]), UsedName(DATA_ACCESS_MASK4,[Default]), UsedName(ICACHE_TAG_LO,[Default]), UsedName(LSU_BUS_TAG,[Default]), UsedName(INST_ACCESS_MASK2,[Default]), UsedName(DATA_ACCESS_MASK0,[Default]), UsedName(BTB_BTAG_FOLD,[Default]), UsedName(ICACHE_TAG_INDEX_LO,[Default]), UsedName(INST_ACCESS_ENABLE0,[Default]), UsedName(ICACHE_DATA_DEPTH,[Default]), UsedName(IFU_BUS_ID,[Default]), UsedName(BTB_INDEX2_HI,[Default]), UsedName(ICCM_NUM_BANKS,[Default]), UsedName(LSU_BUS_ID,[Default]), UsedName(DATA_ACCESS_ADDR5,[Default]), UsedName(ICCM_ENABLE,[Default]), UsedName(BTB_ADDR_LO,[Default]), UsedName(ICACHE_ECC,[Default]), UsedName(LSU_STBUF_DEPTH,[Default]), UsedName(DATA_ACCESS_ADDR0,[Default]), UsedName(INST_ACCESS_ADDR7,[Default]), UsedName(BTB_FOLD2_INDEX_HASH,[Default]), UsedName(BTB_INDEX1_HI,[Default]), UsedName(ICCM_ONLY,[Default]), UsedName(ICCM_BITS,[Default]), UsedName(PIC_INT_WORDS,[Default]), UsedName(PIC_TOTAL_INT,[Default]), UsedName(DATA_ACCESS_ENABLE5,[Default]), UsedName(DCCM_NUM_BANKS,[Default]), UsedName(LOAD_TO_USE_PLUS1,[Default]), UsedName(ICACHE_ONLY,[Default]), UsedName(ICACHE_LN_SZ,[Default]), UsedName(PIC_2CYCLE,[Default]), UsedName(DCCM_FDATA_WIDTH,[Default]), UsedName(ICACHE_NUM_BEATS,[Default]), UsedName(ICCM_BANK_BITS,[Default]), UsedName(ICACHE_BEAT_BITS,[Default]), UsedName(PIC_TOTAL_INT_PLUS1,[Default]), UsedName(ICCM_INDEX_BITS,[Default]), UsedName(BTB_ARRAY_DEPTH,[Default]), UsedName(DCCM_SADR,[Default]), UsedName(BHT_GHR_SIZE,[Default]), UsedName(BHT_SIZE,[Default]), UsedName(DMA_BUS_ID,[Default]), UsedName(hashCode,[Default]), UsedName(ICACHE_BANKS_WAY,[Default]), UsedName(DATA_ACCESS_MASK6,[Default]), UsedName(INST_ACCESS_ADDR0,[Default]), UsedName(BTB_INDEX3_HI,[Default]), UsedName(SB_BUS_PRTY,[Default]), UsedName(PIC_REGION,[Default]), UsedName(DCCM_BYTE_WIDTH,[Default]), UsedName(INST_ACCESS_MASK1,[Default]), UsedName(eq,[Default]), UsedName(ICACHE_DATA_WIDTH,[Default]), UsedName(INST_ACCESS_ENABLE1,[Default]), UsedName(INST_ACCESS_ENABLE6,[Default]), UsedName(BHT_ADDR_HI,[Default]), UsedName(BHT_GHR_HASH_1,[Default]), UsedName(INST_ACCESS_MASK4,[Default]), UsedName(ICACHE_BANK_BITS,[Default]), UsedName(clone,[Default]), UsedName(DMA_BUS_TAG,[Default]), UsedName(DATA_ACCESS_ENABLE3,[Default]), UsedName(INST_ACCESS_MASK3,[Default]), UsedName(getClass,[Default]), UsedName(DCCM_SIZE,[Default]), UsedName(NO_ICCM_NO_ICACHE,[Default]), UsedName(DATA_ACCESS_ADDR7,[Default]), UsedName(DATA_ACCESS_ADDR1,[Default]), UsedName(SB_BUS_TAG,[Default]), UsedName($asInstanceOf,[Default]), UsedName(SB_BUS_ID,[Default]), UsedName(DCCM_DATA_WIDTH,[Default]), UsedName(pt,[Default]), UsedName(BHT_ARRAY_DEPTH,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(snapshot.pt)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_addrcheck...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_addrcheck[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_addrcheck)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_lsc_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_addrcheck,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_addrcheck has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_addrcheck)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lib.ahb_to_axi4...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lib.ahb_to_axi4[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lib.ahb_to_axi4)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar: Set(UsedName(hreadyin,[Default]), UsedName(hsel,[Default]), UsedName(ahb,[Default]), UsedName(io,[Default]), UsedName(sig,[Default]), UsedName(axi,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lib.ahb_to_axi4,ModifiedNames(changes = UsedName(hreadyin,[Default]), UsedName(axi_wlast,[Default]), UsedName(axi_awburst,[Default]), UsedName(axi_bid,[Default]), UsedName(axi_arready,[Default]), UsedName(axi_awaddr,[Default]), UsedName(axi_awlen,[Default]), UsedName(hsel,[Default]), UsedName(axi_rresp,[Default]), UsedName(axi_rready,[Default]), UsedName(ahb_hreadyin,[Default]), UsedName(bridge_gen,[Default]), UsedName(ahb_hsel,[Default]), UsedName(axi_wdata,[Default]), UsedName(axi_rvalid,[Default]), UsedName(axi_bready,[Default]), UsedName(axi_arid,[Default]), UsedName(axi_araddr,[Default]), UsedName(ahb_hsize,[Default]), UsedName(ahb_htrans,[Default]), UsedName(axi_wvalid,[Default]), UsedName(ahb_hresp,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(axi_arprot,[Default]), UsedName(ahb_hwdata,[Default]), UsedName(axi_arvalid,[Default]), UsedName(axi_wstrb,[Default]), UsedName(flip,[Default]), UsedName(axi_awready,[Default]), UsedName(axi_awid,[Default]), UsedName(ahb,[Default]), UsedName(axi_awsize,[Default]), UsedName(ahb_hwrite,[Default]), UsedName(axi_awvalid,[Default]), UsedName(ahb_hrdata,[Default]), UsedName(io,[Default]), UsedName(sig,[Default]), UsedName(axi_bresp,[Default]), UsedName(ahb_hburst,[Default]), UsedName(axi_rdata,[Default]), UsedName(axi_awprot,[Default]), UsedName(axi_bvalid,[Default]), UsedName(axi_wready,[Default]), UsedName(axi_arburst,[Default]), UsedName(ahb_haddr,[Default]), UsedName(axi_arlen,[Default]), UsedName(axi,[Default]), UsedName(axi_rid,[Default]), UsedName(ahb_hprot,[Default]), UsedName(axi_arsize,[Default]), UsedName(ahb_hreadyout,[Default]), UsedName(ahb_hmastlock,[Default]))) invalidates 2 classes due to The lib.ahb_to_axi4 has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(hreadyin,[Default]), UsedName(axi_wlast,[Default]), UsedName(axi_awburst,[Default]), UsedName(axi_bid,[Default]), UsedName(axi_arready,[Default]), UsedName(axi_awaddr,[Default]), UsedName(axi_awlen,[Default]), UsedName(hsel,[Default]), UsedName(axi_rresp,[Default]), UsedName(axi_rready,[Default]), UsedName(ahb_hreadyin,[Default]), UsedName(bridge_gen,[Default]), UsedName(ahb_hsel,[Default]), UsedName(axi_wdata,[Default]), UsedName(axi_rvalid,[Default]), UsedName(axi_bready,[Default]), UsedName(axi_arid,[Default]), UsedName(axi_araddr,[Default]), UsedName(ahb_hsize,[Default]), UsedName(ahb_htrans,[Default]), UsedName(axi_wvalid,[Default]), UsedName(ahb_hresp,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(axi_arprot,[Default]), UsedName(ahb_hwdata,[Default]), UsedName(axi_arvalid,[Default]), UsedName(axi_wstrb,[Default]), UsedName(flip,[Default]), UsedName(axi_awready,[Default]), UsedName(axi_awid,[Default]), UsedName(ahb,[Default]), UsedName(axi_awsize,[Default]), UsedName(ahb_hwrite,[Default]), UsedName(axi_awvalid,[Default]), UsedName(ahb_hrdata,[Default]), UsedName(io,[Default]), UsedName(sig,[Default]), UsedName(axi_bresp,[Default]), UsedName(ahb_hburst,[Default]), UsedName(axi_rdata,[Default]), UsedName(axi_awprot,[Default]), UsedName(axi_bvalid,[Default]), UsedName(axi_wready,[Default]), UsedName(axi_arburst,[Default]), UsedName(ahb_haddr,[Default]), UsedName(axi_arlen,[Default]), UsedName(axi,[Default]), UsedName(axi_rid,[Default]), UsedName(ahb_hprot,[Default]), UsedName(axi_arsize,[Default]), UsedName(ahb_hreadyout,[Default]), UsedName(ahb_hmastlock,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lib.ahb_to_axi4)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lib.axi4_to_ahb...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lib.axi4_to_ahb[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lib.axi4_to_ahb)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lib.axi4_to_ahb,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lib.axi4_to_ahb has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lib.axi4_to_ahb)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_trigger...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_trigger[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_trigger)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_trigger,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The dec.dec_trigger has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_trigger)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dma_ctrl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dma_ctrl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dma_ctrl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The dma_ctrl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.ic_mem...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.ic_mem[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.ic_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.Mem_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.ic_mem,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 2 classes due to The include.ic_mem has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.ic_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_bus_buffer...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_bus_buffer[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_bus_buffer)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_bus_buffer,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_bus_buffer has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_bus_buffer)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_gpr_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_gpr_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_gpr_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_gpr_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The dec.dec_gpr_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_gpr_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_IO...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_IO[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_IO,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.dec_IO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_dec_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_dec_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_dec_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_dec_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.dec_dec_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_dec_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The ifu.ifu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from quasar_bundle...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: quasar_bundle[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(quasar_bundle)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(hreadyin,[Default]), UsedName(hsel,[Default]), UsedName(dma_ahb,[Default]), UsedName(ifu_ahb,[Default]), UsedName(bridge_gen,[Default]), UsedName(sb_ahb,[Default]), UsedName(lsu_ahb,[Default]), UsedName(sig,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(quasar_bundle,ModifiedNames(changes = UsedName(dma_hsize,[Default]), UsedName(lsu_hresp,[Default]), UsedName(hreadyin,[Default]), UsedName(hresp,[Default]), UsedName(lsu_hburst,[Default]), UsedName(dma_hreadyout,[Default]), UsedName(dma_hresp,[Default]), UsedName(hmastlock,[Default]), UsedName(lsu_hsize,[Default]), UsedName(dma_htrans,[Default]), UsedName(hsel,[Default]), UsedName(dma_ahb,[Default]), UsedName(hready,[Default]), UsedName(sb_hwdata,[Default]), UsedName(lsu_hwrite,[Default]), UsedName(sb_hwrite,[Default]), UsedName(hrdata,[Default]), UsedName(hsize,[Default]), UsedName(ifu_ahb,[Default]), UsedName(bridge_gen,[Default]), UsedName(sb_hburst,[Default]), UsedName(htrans,[Default]), UsedName(sb_ahb,[Default]), UsedName(sb_hprot,[Default]), UsedName(hburst,[Default]), UsedName(lsu_hready,[Default]), UsedName(lsu_ahb,[Default]), UsedName(lsu_hmastlock,[Default]), UsedName(dma_hsel,[Default]), UsedName(sb_hsize,[Default]), UsedName(lsu_haddr,[Default]), UsedName(sb_htrans,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(sb_hready,[Default]), UsedName(hprot,[Default]), UsedName(dma_hburst,[Default]), UsedName(lsu_htrans,[Default]), UsedName(flip,[Default]), UsedName(dma_haddr,[Default]), UsedName(lsu_hrdata,[Default]), UsedName(dma_hmastlock,[Default]), UsedName(lsu_hprot,[Default]), UsedName(sb_hrdata,[Default]), UsedName(sb_hmastlock,[Default]), UsedName(dma_hrdata,[Default]), UsedName(sb_haddr,[Default]), UsedName(sig,[Default]), UsedName(dma_hwrite,[Default]), UsedName(sb_hresp,[Default]), UsedName(dma_hwdata,[Default]), UsedName(dma_hreadyin,[Default]), UsedName(dma_hprot,[Default]), UsedName(lsu_hwdata,[Default]), UsedName(haddr,[Default]), UsedName(hwrite,[Default]))) invalidates 2 classes due to The quasar_bundle has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(dma_hsize,[Default]), UsedName(lsu_hresp,[Default]), UsedName(hreadyin,[Default]), UsedName(hresp,[Default]), UsedName(lsu_hburst,[Default]), UsedName(dma_hreadyout,[Default]), UsedName(dma_hresp,[Default]), UsedName(hmastlock,[Default]), UsedName(lsu_hsize,[Default]), UsedName(dma_htrans,[Default]), UsedName(hsel,[Default]), UsedName(dma_ahb,[Default]), UsedName(hready,[Default]), UsedName(sb_hwdata,[Default]), UsedName(lsu_hwrite,[Default]), UsedName(sb_hwrite,[Default]), UsedName(hrdata,[Default]), UsedName(hsize,[Default]), UsedName(ifu_ahb,[Default]), UsedName(bridge_gen,[Default]), UsedName(sb_hburst,[Default]), UsedName(htrans,[Default]), UsedName(sb_ahb,[Default]), UsedName(sb_hprot,[Default]), UsedName(hburst,[Default]), UsedName(lsu_hready,[Default]), UsedName(lsu_ahb,[Default]), UsedName(lsu_hmastlock,[Default]), UsedName(dma_hsel,[Default]), UsedName(sb_hsize,[Default]), UsedName(lsu_haddr,[Default]), UsedName(sb_htrans,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(sb_hready,[Default]), UsedName(hprot,[Default]), UsedName(dma_hburst,[Default]), UsedName(lsu_htrans,[Default]), UsedName(flip,[Default]), UsedName(dma_haddr,[Default]), UsedName(lsu_hrdata,[Default]), UsedName(dma_hmastlock,[Default]), UsedName(lsu_hprot,[Default]), UsedName(sb_hrdata,[Default]), UsedName(sb_hmastlock,[Default]), UsedName(dma_hrdata,[Default]), UsedName(sb_haddr,[Default]), UsedName(sig,[Default]), UsedName(dma_hwrite,[Default]), UsedName(sb_hresp,[Default]), UsedName(dma_hwdata,[Default]), UsedName(dma_hreadyin,[Default]), UsedName(dma_hprot,[Default]), UsedName(lsu_hwdata,[Default]), UsedName(haddr,[Default]), UsedName(hwrite,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(quasar_bundle)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from mem.quasar...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: mem.quasar[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(mem.quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(mem.quasar,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 2 classes due to The mem.quasar has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(mem.quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.decode_exu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.decode_exu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.decode_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.decode_exu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The include.decode_exu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.decode_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from pic_ctrl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: pic_ctrl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(pic_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(pic_ctrl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The pic_ctrl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(pic_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_ecc...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_ecc[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_ecc)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_ecc,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_ecc has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_ecc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.ahb_out_dma...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.ahb_out_dma[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.ahb_out_dma)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.ahb_out_dma,ModifiedNames(changes = UsedName(asTypeOf,[Default]), UsedName(do_asUInt,[Default]), UsedName(instanceName,[Default]), UsedName(toTarget,[Default]), UsedName(suggestedName,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(setRef,[Default]), UsedName(topBindingOpt,[Default]), UsedName(asInstanceOf,[Default]), UsedName(isLit,[Default]), UsedName(typeEquivalent,[Default]), UsedName(hmastlock,[Default]), UsedName(toString,[Default]), UsedName(direction_=,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(isSynthesizable,[Default]), UsedName(synchronized,[Default]), UsedName(topBinding,[Default]), UsedName(asUInt,[Default]), UsedName(pathName,[Default]), UsedName(specifiedDirection,[Default]), UsedName(wait,[Default]), UsedName(getPublicFields,[Default]), UsedName(##,[Default]), UsedName(toPrintableHelper,[Default]), UsedName(width,[Default]), UsedName(ne,[Default]), UsedName(ref,[Default]), UsedName(elements,[Default]), UsedName(equals,[Default]), UsedName(hsize,[Default]), UsedName(bulkConnect,[Default]), UsedName(toAbsoluteTarget,[Default]), UsedName(htrans,[Default]), UsedName(==,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(flatten,[Default]), UsedName(hburst,[Default]), UsedName(binding_=,[Default]), UsedName(_makeLit,[Default]), UsedName(bind$default$2,[Default]), UsedName(parentPathName,[Default]), UsedName(isInstanceOf,[Default]), UsedName(compileOptions,[Implicit]), UsedName($isInstanceOf,[Default]), UsedName(getOptionRef,[Default]), UsedName(className,[Default]), UsedName(widthOption,[Default]), UsedName($init$,[Default]), UsedName(getElements,[Default]), UsedName(connectFromBits,[Default]), UsedName(cloneTypeFull,[Default]), UsedName(ignoreSeq,[Default]), UsedName(circuitName,[Default]), UsedName(binding,[Default]), UsedName(<>,[Default]), UsedName(litArg,[Default]), UsedName(hprot,[Default]), UsedName(_onModuleClose,[Default]), UsedName(specifiedDirection_=,[Default]), UsedName(lref,[Default]), UsedName(litOption,[Default]), UsedName(include;ahb_out_dma;init;,[Default]), UsedName(allElements,[Default]), UsedName(connect,[Default]), UsedName(bind,[Default]), UsedName(getRef,[Default]), UsedName(getWidth,[Default]), UsedName(addPostnameHook,[Default]), UsedName(litValue,[Default]), UsedName(hashCode,[Default]), UsedName(cloneType,[Default]), UsedName(_parent,[Default]), UsedName(eq,[Default]), UsedName(:=,[Default]), UsedName(ahb_out_dma,[Default]), UsedName(bindingToString,[Default]), UsedName(clone,[Default]), UsedName(_id,[Default]), UsedName(hwdata,[Default]), UsedName(isWidthKnown,[Default]), UsedName(getClass,[Default]), UsedName(do_asTypeOf,[Default]), UsedName(toPrintable,[Default]), UsedName(forceName,[Default]), UsedName(_assignCompatibilityExplicitDirection,[Default]), UsedName(direction,[Default]), UsedName($asInstanceOf,[Default]), UsedName(legacyConnect,[Default]), UsedName(haddr,[Default]), UsedName(toNamed,[Default]), UsedName(hwrite,[Default]), UsedName(badConnect,[Default]))) invalidates 1 classes due to The include.ahb_out_dma has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(compileOptions,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.ahb_out_dma)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from exu.exu_mul_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: exu.exu_mul_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(exu.exu_mul_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(exu.exu_mul_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The exu.exu_mul_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(exu.exu_mul_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu_aln_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu_aln_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu_aln_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu_aln_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The ifu.ifu_aln_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu_aln_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_tlu_ctl_IO...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_tlu_ctl_IO[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_tlu_ctl_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_tlu_ctl_IO,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.dec_tlu_ctl_IO has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_tlu_ctl_IO)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_timer_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_timer_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_timer_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_timer_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.dec_timer_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_timer_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from exu.exu_div_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: exu.exu_div_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(exu.exu_div_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(exu.exu_div_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The exu.exu_div_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(exu.exu_div_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.write_addr...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.write_addr[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.write_addr)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.ahb_to_axi4: Set(UsedName(asInstanceOf,[Default]), UsedName(ne,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.axi4_to_ahb: Set(UsedName(asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lsu.lsu_bus_buffer: Set(UsedName(asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dbg.dbg: Set(UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of ifu.ifu_mem_ctl: Set(UsedName(asInstanceOf,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]), UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dma_ctrl: Set(UsedName(ne,[Default]), UsedName(write_addr,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.write_addr,ModifiedNames(changes = UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(write_addr,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName(include;write_addr;init;,[Default]), UsedName($asInstanceOf,[Default]))) invalidates 7 classes due to The include.write_addr has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(write_addr,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName(include;write_addr;init;,[Default]), UsedName($asInstanceOf,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.write_addr)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.ahb_to_axi4, lib.axi4_to_ahb, lsu.lsu_bus_buffer, dbg.dbg, ifu.ifu_mem_ctl, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.dec_tlu_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.dec_tlu_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.dec_tlu_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.dec_tlu_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The dec.dec_tlu_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.dec_tlu_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_stbuf...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_stbuf[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_stbuf)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_stbuf,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The lsu.lsu_stbuf has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_stbuf)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lib.lib...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_clkdomain by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_decode_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_trigger by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.exu_bp by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_gpr_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_addrcheck by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.quasar by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dec_aln by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.aln_ib by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_tlu_ctl_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_div_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_tlu_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lib.ahb_to_axi4 by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lib.axi4_to_ahb by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.csr_tlu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_lsc_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding pic_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_data by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_alu_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.tlu_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.iccm_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar_bundle by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_ecc by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.blackbox_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_addr by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.mem_ctl_io by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_bus_buffer by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding quasar_wrapper by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.write_resp by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.CSR_IO by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_timer_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dec_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.read_data by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_aln_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dbg.dbg by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.ic_mem by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_bus_intf by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding exu.exu_mul_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_trigger by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_dccm_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_compress_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_bp_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.Mem_bundle by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dctl_busbuff by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.read_addr by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.axi_channels by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dec.dec_dec_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding lsu.lsu_stbuf by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding mem.mem_lsu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.dec_mem_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_mem_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding ifu.ifu_ifc_ctl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding include.decode_exu by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding dma_ctrl by lib.lib[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_clkdomain, exu.exu, dec.dec_decode_ctl, lsu.lsu_trigger, include.exu_bp, dec.dec_gpr_ctl, lsu.lsu_addrcheck, mem.quasar, include.dec_aln, ifu.ifu, include.aln_ib, dec.dec_tlu_ctl_IO, exu.exu_div_ctl, lsu.lsu, dec.dec_tlu_ctl, lib.ahb_to_axi4, lib.axi4_to_ahb, quasar, dec.csr_tlu, lsu.lsu_lsc_ctl, pic_ctrl, include.write_data, exu.exu_alu_ctl, include.tlu_exu, dec.dec_IO, include.iccm_mem, quasar_bundle, lsu.lsu_ecc, mem.blackbox_mem, include.write_addr, ifu.mem_ctl_io, lsu.lsu_bus_buffer, quasar_wrapper, include.write_resp, dec.CSR_IO, dec.dec_timer_ctl, include.dec_exu, include.read_data, ifu.ifu_aln_ctl, dbg.dbg, include.ic_mem, lsu.lsu_bus_intf, exu.exu_mul_ctl, dec.dec_trigger, lsu.lsu_dccm_ctl, ifu.ifu_compress_ctl, ifu.ifu_bp_ctl, mem.Mem_bundle, include.dctl_busbuff, include.read_addr, include.axi_channels, dec.dec_dec_ctl, lsu.lsu_stbuf, mem.mem_lsu, include.dec_mem_ctrl, ifu.ifu_mem_ctl, ifu.ifu_ifc_ctl, include.decode_exu, lib.lib, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_bp_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_lsc_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_ib_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_ib_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.Mem_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.Mem_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.lib: Set(UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_dccm_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_clkdomain. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_trigger. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.exu_bp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_gpr_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_addrcheck. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.dec_aln. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.aln_ib. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu_div_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.csr_tlu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_lsc_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of pic_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.write_data. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu_alu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.tlu_exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.iccm_mem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_ecc. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.blackbox_mem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.write_addr. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.write_resp. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.CSR_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_timer_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.dec_exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.read_data. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.ic_mem. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu_mul_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_trigger. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_dccm_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_compress_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_bp_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.Mem_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.dctl_busbuff. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.read_addr. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.axi_channels. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_dec_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_stbuf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of mem.mem_lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.dec_mem_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_ifc_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of include.decode_exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lib.lib,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 60 classes due to The lib.lib has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_clkdomain, exu.exu, dec.dec_decode_ctl, lsu.lsu_trigger, include.exu_bp, dec.dec_gpr_ctl, lsu.lsu_addrcheck, mem.quasar, include.dec_aln, ifu.ifu, include.aln_ib, dec.dec_tlu_ctl_IO, exu.exu_div_ctl, lsu.lsu, dec.dec_tlu_ctl, lib.ahb_to_axi4, lib.axi4_to_ahb, quasar, dec.csr_tlu, lsu.lsu_lsc_ctl, pic_ctrl, include.write_data, exu.exu_alu_ctl, include.tlu_exu, dec.dec_IO, include.iccm_mem, quasar_bundle, lsu.lsu_ecc, mem.blackbox_mem, include.write_addr, ifu.mem_ctl_io, lsu.lsu_bus_buffer, quasar_wrapper, include.write_resp, dec.CSR_IO, dec.dec_timer_ctl, include.dec_exu, include.read_data, ifu.ifu_aln_ctl, dbg.dbg, include.ic_mem, lsu.lsu_bus_intf, exu.exu_mul_ctl, dec.dec_trigger, lsu.lsu_dccm_ctl, ifu.ifu_compress_ctl, ifu.ifu_bp_ctl, mem.Mem_bundle, include.dctl_busbuff, include.read_addr, include.axi_channels, dec.dec_dec_ctl, lsu.lsu_stbuf, mem.mem_lsu, include.dec_mem_ctrl, ifu.ifu_mem_ctl, ifu.ifu_ifc_ctl, include.decode_exu, lib.lib, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper, lib.lib)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.tlu_exu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.tlu_exu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.tlu_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.tlu_exu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.tlu_exu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.tlu_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.dec_mem_ctrl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.dec_mem_ctrl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.dec_mem_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_tlu_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.dec_mem_ctrl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The include.dec_mem_ctrl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.dec_mem_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_dccm_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_dccm_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_dccm_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_dccm_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_dccm_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_dccm_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_lsc_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_lsc_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_lsc_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_lsc_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_lsc_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_lsc_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dec.csr_tlu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dec.csr_tlu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dec.csr_tlu)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dec.csr_tlu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The dec.csr_tlu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dec.csr_tlu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from exu.exu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: exu.exu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(exu.exu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(exu.exu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The exu.exu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(exu.exu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.dec_aln...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.dec_aln[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.dec_aln)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.dec_aln,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.dec_aln has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.dec_aln)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu_compress_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu_compress_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu_compress_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_aln_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu_compress_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The ifu.ifu_compress_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu_compress_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from mem.mem_lsu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: mem.mem_lsu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(mem.mem_lsu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_dccm_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(mem.mem_lsu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 2 classes due to The mem.mem_lsu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(mem.mem_lsu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.exu_bp...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.exu_bp[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.exu_bp)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_bp_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.exu_bp,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.exu_bp has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.exu_bp)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from mem.blackbox_mem...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: mem.blackbox_mem[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(mem.blackbox_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(mem.blackbox_mem,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The mem.blackbox_mem has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(mem.blackbox_mem)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from quasar...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: quasar[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(quasar,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 2 classes due to The quasar has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(quasar)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from mem.Mem_bundle...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: mem.Mem_bundle[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(mem.Mem_bundle)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(mem.Mem_bundle,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 2 classes due to The mem.Mem_bundle has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(mem.Mem_bundle)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.ahb_out...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.ahb_out[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.ahb_out)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of include.ahb_out are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.ahb_to_axi4[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.axi4_to_ahb[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.ahb_out,ModifiedNames(changes = UsedName(asTypeOf,[Default]), UsedName(do_asUInt,[Default]), UsedName(instanceName,[Default]), UsedName(toTarget,[Default]), UsedName(suggestedName,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(setRef,[Default]), UsedName(topBindingOpt,[Default]), UsedName(asInstanceOf,[Default]), UsedName(isLit,[Default]), UsedName(typeEquivalent,[Default]), UsedName(hmastlock,[Default]), UsedName(toString,[Default]), UsedName(direction_=,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(isSynthesizable,[Default]), UsedName(synchronized,[Default]), UsedName(topBinding,[Default]), UsedName(include;ahb_out;init;,[Default]), UsedName(asUInt,[Default]), UsedName(pathName,[Default]), UsedName(specifiedDirection,[Default]), UsedName(wait,[Default]), UsedName(getPublicFields,[Default]), UsedName(##,[Default]), UsedName(toPrintableHelper,[Default]), UsedName(width,[Default]), UsedName(ne,[Default]), UsedName(ref,[Default]), UsedName(elements,[Default]), UsedName(equals,[Default]), UsedName(hsize,[Default]), UsedName(bulkConnect,[Default]), UsedName(toAbsoluteTarget,[Default]), UsedName(htrans,[Default]), UsedName(==,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(flatten,[Default]), UsedName(hburst,[Default]), UsedName(binding_=,[Default]), UsedName(_makeLit,[Default]), UsedName(bind$default$2,[Default]), UsedName(parentPathName,[Default]), UsedName(isInstanceOf,[Default]), UsedName(compileOptions,[Implicit]), UsedName($isInstanceOf,[Default]), UsedName(getOptionRef,[Default]), UsedName(className,[Default]), UsedName(widthOption,[Default]), UsedName($init$,[Default]), UsedName(getElements,[Default]), UsedName(connectFromBits,[Default]), UsedName(cloneTypeFull,[Default]), UsedName(ignoreSeq,[Default]), UsedName(circuitName,[Default]), UsedName(binding,[Default]), UsedName(<>,[Default]), UsedName(litArg,[Default]), UsedName(hprot,[Default]), UsedName(_onModuleClose,[Default]), UsedName(specifiedDirection_=,[Default]), UsedName(lref,[Default]), UsedName(litOption,[Default]), UsedName(allElements,[Default]), UsedName(connect,[Default]), UsedName(bind,[Default]), UsedName(getRef,[Default]), UsedName(getWidth,[Default]), UsedName(addPostnameHook,[Default]), UsedName(litValue,[Default]), UsedName(hashCode,[Default]), UsedName(cloneType,[Default]), UsedName(_parent,[Default]), UsedName(eq,[Default]), UsedName(ahb_out,[Default]), UsedName(:=,[Default]), UsedName(bindingToString,[Default]), UsedName(clone,[Default]), UsedName(_id,[Default]), UsedName(hwdata,[Default]), UsedName(isWidthKnown,[Default]), UsedName(getClass,[Default]), UsedName(do_asTypeOf,[Default]), UsedName(toPrintable,[Default]), UsedName(forceName,[Default]), UsedName(_assignCompatibilityExplicitDirection,[Default]), UsedName(direction,[Default]), UsedName($asInstanceOf,[Default]), UsedName(legacyConnect,[Default]), UsedName(haddr,[Default]), UsedName(toNamed,[Default]), UsedName(hwrite,[Default]), UsedName(badConnect,[Default]))) invalidates 3 classes due to The include.ahb_out has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(compileOptions,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.ahb_out)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.ahb_to_axi4, lib.axi4_to_ahb)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.ahb_in...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.ahb_in[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.ahb_in)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following member ref dependencies of include.ahb_in are invalidated:[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.ahb_to_axi4[0m
[0m[[0m[0mdebug[0m] [0m[0m	lib.axi4_to_ahb[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.ahb_in,ModifiedNames(changes = UsedName(asTypeOf,[Default]), UsedName(do_asUInt,[Default]), UsedName(hresp,[Default]), UsedName(instanceName,[Default]), UsedName(toTarget,[Default]), UsedName(suggestedName,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(setRef,[Default]), UsedName(topBindingOpt,[Default]), UsedName(asInstanceOf,[Default]), UsedName(isLit,[Default]), UsedName(typeEquivalent,[Default]), UsedName(toString,[Default]), UsedName(direction_=,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(isSynthesizable,[Default]), UsedName(synchronized,[Default]), UsedName(topBinding,[Default]), UsedName(asUInt,[Default]), UsedName(pathName,[Default]), UsedName(specifiedDirection,[Default]), UsedName(wait,[Default]), UsedName(hready,[Default]), UsedName(include;ahb_in;init;,[Default]), UsedName(getPublicFields,[Default]), UsedName(##,[Default]), UsedName(toPrintableHelper,[Default]), UsedName(width,[Default]), UsedName(ne,[Default]), UsedName(hrdata,[Default]), UsedName(ref,[Default]), UsedName(elements,[Default]), UsedName(equals,[Default]), UsedName(bulkConnect,[Default]), UsedName(toAbsoluteTarget,[Default]), UsedName(==,[Default]), UsedName(suggestName,[Default]), UsedName(parentModName,[Default]), UsedName(flatten,[Default]), UsedName(binding_=,[Default]), UsedName(_makeLit,[Default]), UsedName(bind$default$2,[Default]), UsedName(parentPathName,[Default]), UsedName(isInstanceOf,[Default]), UsedName(compileOptions,[Implicit]), UsedName($isInstanceOf,[Default]), UsedName(getOptionRef,[Default]), UsedName(className,[Default]), UsedName(widthOption,[Default]), UsedName($init$,[Default]), UsedName(getElements,[Default]), UsedName(connectFromBits,[Default]), UsedName(cloneTypeFull,[Default]), UsedName(ignoreSeq,[Default]), UsedName(circuitName,[Default]), UsedName(binding,[Default]), UsedName(<>,[Default]), UsedName(litArg,[Default]), UsedName(_onModuleClose,[Default]), UsedName(specifiedDirection_=,[Default]), UsedName(lref,[Default]), UsedName(litOption,[Default]), UsedName(allElements,[Default]), UsedName(connect,[Default]), UsedName(bind,[Default]), UsedName(getRef,[Default]), UsedName(getWidth,[Default]), UsedName(addPostnameHook,[Default]), UsedName(litValue,[Default]), UsedName(hashCode,[Default]), UsedName(cloneType,[Default]), UsedName(_parent,[Default]), UsedName(eq,[Default]), UsedName(:=,[Default]), UsedName(bindingToString,[Default]), UsedName(clone,[Default]), UsedName(_id,[Default]), UsedName(isWidthKnown,[Default]), UsedName(ahb_in,[Default]), UsedName(getClass,[Default]), UsedName(do_asTypeOf,[Default]), UsedName(toPrintable,[Default]), UsedName(forceName,[Default]), UsedName(_assignCompatibilityExplicitDirection,[Default]), UsedName(direction,[Default]), UsedName($asInstanceOf,[Default]), UsedName(legacyConnect,[Default]), UsedName(toNamed,[Default]), UsedName(badConnect,[Default]))) invalidates 3 classes due to The include.ahb_in has the following implicit definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(compileOptions,[Implicit]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.ahb_in)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.ahb_to_axi4, lib.axi4_to_ahb)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_bus_intf...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_bus_intf[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_bus_intf)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_bus_intf,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_bus_intf has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_bus_intf)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.dctl_busbuff...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.dctl_busbuff[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.dctl_busbuff)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_decode_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.dctl_busbuff,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.dctl_busbuff has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.dctl_busbuff)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from quasar_wrapper...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: quasar_wrapper[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(quasar_wrapper,ModifiedNames(changes = UsedName(dma_hsize,[Default]), UsedName(dma_axi,[Default]), UsedName(dma_hreadyout,[Default]), UsedName(dma_hresp,[Default]), UsedName(ifu_brg,[Default]), UsedName(dma_htrans,[Default]), UsedName(bridge_gen,[Default]), UsedName(lsu_axi,[Default]), UsedName(sb_brg,[Default]), UsedName(dma_hsel,[Default]), UsedName(sb_axi,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(dma_hburst,[Default]), UsedName(flip,[Default]), UsedName(dma_haddr,[Default]), UsedName(ifu_axi,[Default]), UsedName(dma_hmastlock,[Default]), UsedName(lsu_brg,[Default]), UsedName(dma_hrdata,[Default]), UsedName(io,[Default]), UsedName(dma_hwrite,[Default]), UsedName(dma_brg,[Default]), UsedName(dma_hwdata,[Default]), UsedName(dma_hreadyin,[Default]), UsedName(dma_hprot,[Default]))) invalidates 1 classes due to The quasar_wrapper has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(dma_hsize,[Default]), UsedName(dma_axi,[Default]), UsedName(dma_hreadyout,[Default]), UsedName(dma_hresp,[Default]), UsedName(ifu_brg,[Default]), UsedName(dma_htrans,[Default]), UsedName(bridge_gen,[Default]), UsedName(lsu_axi,[Default]), UsedName(sb_brg,[Default]), UsedName(dma_hsel,[Default]), UsedName(sb_axi,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(dma_hburst,[Default]), UsedName(flip,[Default]), UsedName(dma_haddr,[Default]), UsedName(ifu_axi,[Default]), UsedName(dma_hmastlock,[Default]), UsedName(lsu_brg,[Default]), UsedName(dma_hrdata,[Default]), UsedName(io,[Default]), UsedName(dma_hwrite,[Default]), UsedName(dma_brg,[Default]), UsedName(dma_hwdata,[Default]), UsedName(dma_hreadyin,[Default]), UsedName(dma_hprot,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(quasar_wrapper)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_clkdomain...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_clkdomain[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_clkdomain)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_clkdomain,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The lsu.lsu_clkdomain has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_clkdomain)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.read_data...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.read_data[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.read_data)[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.ahb_to_axi4: Set(UsedName(asInstanceOf,[Default]), UsedName(read_data,[Default]), UsedName(ne,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.axi4_to_ahb: Set(UsedName(asInstanceOf,[Default]), UsedName(read_data,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lsu.lsu_bus_buffer: Set(UsedName(asInstanceOf,[Default]), UsedName(read_data,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dbg.dbg: Set(UsedName(read_data,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of ifu.ifu_mem_ctl: Set(UsedName(asInstanceOf,[Default]), UsedName(read_data,[Default]), UsedName(==,[Default]), UsedName(isInstanceOf,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of dma_ctrl: Set(UsedName(read_data,[Default]), UsedName(ne,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.read_data,ModifiedNames(changes = UsedName(include;read_data;init;,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(read_data,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]))) invalidates 7 classes due to The include.read_data has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(include;read_data;init;,[Default]), UsedName(notify,[Default]), UsedName(notifyAll,[Default]), UsedName(asInstanceOf,[Default]), UsedName(toString,[Default]), UsedName(finalize,[Default]), UsedName(!=,[Default]), UsedName(synchronized,[Default]), UsedName(wait,[Default]), UsedName(read_data,[Default]), UsedName(##,[Default]), UsedName(ne,[Default]), UsedName(equals,[Default]), UsedName(bridge_gen,[Default]), UsedName(==,[Default]), UsedName(<init>$default$1,[Default]), UsedName(isInstanceOf,[Default]), UsedName($isInstanceOf,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(hashCode,[Default]), UsedName(eq,[Default]), UsedName(clone,[Default]), UsedName(getClass,[Default]), UsedName($asInstanceOf,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.read_data)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(lib.ahb_to_axi4, lib.axi4_to_ahb, lsu.lsu_bus_buffer, dbg.dbg, ifu.ifu_mem_ctl, dma_ctrl)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.write_data...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.write_data[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.write_data)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.write_data,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]))) invalidates 1 classes due to The include.write_data has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(bridge_gen,[Default]), UsedName(flip,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.write_data)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.dec_exu...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.dec_exu[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.dec_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dec.dec. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of exu.exu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.dec_exu,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The include.dec_exu has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.dec_exu)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu_ifc_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu_ifc_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu_ifc_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu_ifc_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The ifu.ifu_ifc_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu_ifc_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from include.axi_channels...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: include.axi_channels[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(include.axi_channels)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb_IO. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.ahb_to_axi4. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lib.axi4_to_ahb. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar_bundle. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.mem_ctl_io. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_buffer. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of quasar_wrapper: Set(UsedName(bridge_gen,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dbg.dbg. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu_bus_intf. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu_mem_ctl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mThe following modified names cause invalidation of lib.lib: Set(UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]))[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of dma_ctrl. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(include.axi_channels,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 3 classes due to The include.axi_channels has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(include.axi_channels)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> by member reference: Set(quasar_wrapper, lib.lib)[0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from ifu.ifu_bp_ctl...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: ifu.ifu_bp_ctl[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(ifu.ifu_bp_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of ifu.ifu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(ifu.ifu_bp_ctl,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The ifu.ifu_bp_ctl has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(ifu.ifu_bp_ctl)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from lsu.lsu_trigger...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: lsu.lsu_trigger[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(lsu.lsu_trigger)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of lsu.lsu. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(lsu.lsu_trigger,ModifiedNames(changes = UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]))) invalidates 1 classes due to The lsu.lsu_trigger has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(bridge_gen,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(lsu.lsu_trigger)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidating (transitively) by inheritance from dbg.dbg...[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dbg.dbg[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated by transitive inheritance dependency: Set(dbg.dbg)[0m
[0m[[0m[0mdebug[0m] [0m[0mNone of the modified names appears in source file of quasar. This dependency is not being considered for invalidation.[0m
[0m[[0m[0mdebug[0m] [0m[0mChange NamesChange(dbg.dbg,ModifiedNames(changes = UsedName(dbg_dm_rst_l,[Default]), UsedName(rst_not,[Default]), UsedName(bridge_gen,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(rst_temp,[Default]))) invalidates 1 classes due to The dbg.dbg has the following regular definitions changed:[0m
[0m[[0m[0mdebug[0m] [0m[0m	UsedName(dbg_dm_rst_l,[Default]), UsedName(rst_not,[Default]), UsedName(bridge_gen,[Default]), UsedName(ahb_bridge_gen,[Default]), UsedName(flip,[Default]), UsedName(rst_temp,[Default]).[0m
[0m[[0m[0mdebug[0m] [0m[0m	> by transitive inheritance: Set(dbg.dbg)[0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m	> [0m
[0m[[0m[0mdebug[0m] [0m[0m        [0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: [0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNo classes were invalidated.[0m
