#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e75fa67de0 .scope module, "control_unit" "control_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 2 "IMM";
    .port_info 2 /OUTPUT 2 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v000001e75fa7c920_0 .net "ALUOP", 2 0, L_000001e75fad5fe0;  1 drivers
v000001e75fa7c2e0_0 .net "IMM", 1 0, L_000001e75fad70c0;  1 drivers
o000001e75fa814d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001e75fa7c6a0_0 .net "OPCODE", 7 0, o000001e75fa814d8;  0 drivers
v000001e75fa7cce0_0 .net "SIGN", 1 0, L_000001e75fad73e0;  1 drivers
v000001e75fa7c740_0 .net "WRITEENABLE", 0 0, L_000001e75fad6bc0;  1 drivers
L_000001e75fb100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e75fa7c7e0_0 .net *"_ivl_13", 0 0, L_000001e75fb100d0;  1 drivers
v000001e75fa7cd80_0 .net *"_ivl_3", 0 0, L_000001e75fad6e40;  1 drivers
L_000001e75fb10088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e75fa7c880_0 .net *"_ivl_7", 0 0, L_000001e75fb10088;  1 drivers
v000001e75fa7c9c0_0 .net *"_ivl_9", 0 0, L_000001e75fad6620;  1 drivers
L_000001e75fad6bc0 .part o000001e75fa814d8, 0, 1;
L_000001e75fad6e40 .part o000001e75fa814d8, 3, 1;
L_000001e75fad70c0 .concat [ 1 1 0 0], L_000001e75fad6e40, L_000001e75fb10088;
L_000001e75fad6620 .part o000001e75fa814d8, 1, 1;
L_000001e75fad73e0 .concat [ 1 1 0 0], L_000001e75fad6620, L_000001e75fb100d0;
L_000001e75fad5fe0 .part o000001e75fa814d8, 5, 3;
S_000001e75fa67f70 .scope module, "top_level_cpu" "top_level_cpu" 3 13;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001e75fad3670_0 .var "ALUOP", 2 0;
v000001e75fad4cf0_0 .net "ALURESULT", 7 0, v000001e75fad4070_0;  1 drivers
o000001e75fa81cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e75fad5010_0 .net "CLK", 0 0, o000001e75fa81cb8;  0 drivers
v000001e75fad50b0_0 .net "IMMEDIATE", 7 0, L_000001e75fad6300;  1 drivers
o000001e75fa822b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e75fad5290_0 .net "INSTRUCTION", 31 0, o000001e75fa822b8;  0 drivers
v000001e75fad3710_0 .var "OPCODE", 7 0;
v000001e75fad3850_0 .net "OPERAND2", 7 0, v000001e75fa7cec0_0;  1 drivers
v000001e75fad6760_0 .var "PC", 31 0;
v000001e75fad63a0_0 .var "PCreg", 31 0;
v000001e75fad64e0_0 .net "READREG1", 2 0, L_000001e75fad7200;  1 drivers
v000001e75fad69e0_0 .net "READREG2", 2 0, L_000001e75fad5b80;  1 drivers
v000001e75fad5680_0 .net "REGOUT1", 7 0, L_000001e75fa4ef60;  1 drivers
v000001e75fad6f80_0 .net "REGOUT2", 7 0, L_000001e75fa4f5f0;  1 drivers
o000001e75fa81da8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e75fad7340_0 .net "RESET", 0 0, o000001e75fa81da8;  0 drivers
v000001e75fad6a80_0 .var "WRITEENABLE", 0 0;
v000001e75fad6c60_0 .net "WRITEREG", 2 0, L_000001e75fad55e0;  1 drivers
v000001e75fad57c0_0 .net *"_ivl_1", 7 0, L_000001e75fad7160;  1 drivers
v000001e75fad6940_0 .net *"_ivl_11", 7 0, L_000001e75fad6ee0;  1 drivers
v000001e75fad6b20_0 .net *"_ivl_7", 7 0, L_000001e75fad5a40;  1 drivers
v000001e75fad6d00_0 .var "immSelect", 0 0;
v000001e75fad6580_0 .net "negatedOp", 7 0, L_000001e75fad5ae0;  1 drivers
v000001e75fad7020_0 .net "registerOp", 7 0, v000001e75fad4f70_0;  1 drivers
v000001e75fad6da0_0 .var "signSelect", 0 0;
E_000001e75fa77a00 .event anyedge, v000001e75fad5290_0;
E_000001e75fa77040 .event anyedge, v000001e75fad6760_0;
L_000001e75fad7160 .part o000001e75fa822b8, 8, 8;
L_000001e75fad7200 .part L_000001e75fad7160, 0, 3;
L_000001e75fad6300 .part o000001e75fa822b8, 0, 8;
L_000001e75fad5a40 .part o000001e75fa822b8, 0, 8;
L_000001e75fad5b80 .part L_000001e75fad5a40, 0, 3;
L_000001e75fad6ee0 .part o000001e75fa822b8, 16, 8;
L_000001e75fad55e0 .part L_000001e75fad6ee0, 0, 3;
S_000001e75fa56af0 .scope module, "immediateMUX" "mux" 3 55, 4 1 0, S_000001e75fa67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001e75fa7ca60_0 .net "DATA1", 7 0, v000001e75fad4f70_0;  alias, 1 drivers
v000001e75fa7ce20_0 .net "DATA2", 7 0, L_000001e75fad6300;  alias, 1 drivers
v000001e75fa7cec0_0 .var "OUTPUT", 7 0;
v000001e75fa7cf60_0 .net "SELECT", 0 0, v000001e75fad6d00_0;  1 drivers
E_000001e75fa77c40 .event anyedge, v000001e75fa7cf60_0, v000001e75fa7ca60_0, v000001e75fa7ce20_0;
S_000001e75fa56c80 .scope module, "my_alu" "alu" 3 49, 5 43 0, S_000001e75fa67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001e75fad3d50_0 .net "DATA1", 7 0, L_000001e75fa4ef60;  alias, 1 drivers
v000001e75fad4430_0 .net "DATA2", 7 0, v000001e75fa7cec0_0;  alias, 1 drivers
v000001e75fad4070_0 .var "RESULT", 7 0;
v000001e75fad4250_0 .net "SELECT", 2 0, v000001e75fad3670_0;  1 drivers
v000001e75fad46b0_0 .net "add_out", 7 0, L_000001e75fad6800;  1 drivers
v000001e75fad4110_0 .net "and_out", 7 0, L_000001e75fa4efd0;  1 drivers
v000001e75fad37b0_0 .net "forward_out", 7 0, L_000001e75fa4f660;  1 drivers
v000001e75fad42f0_0 .net "or_out", 7 0, L_000001e75fa4f900;  1 drivers
E_000001e75fa77400/0 .event anyedge, v000001e75fad4250_0, v000001e75fad49d0_0, v000001e75fad3990_0, v000001e75fad41b0_0;
E_000001e75fa77400/1 .event anyedge, v000001e75fad3cb0_0;
E_000001e75fa77400 .event/or E_000001e75fa77400/0, E_000001e75fa77400/1;
S_000001e75fa62c60 .scope module, "add" "addunit" 5 50, 5 11 0, S_000001e75fa56c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001e75fa7c060_0 .net "DATA1", 7 0, L_000001e75fa4ef60;  alias, 1 drivers
v000001e75fad53d0_0 .net "DATA2", 7 0, v000001e75fa7cec0_0;  alias, 1 drivers
v000001e75fad3990_0 .net "RESULT", 7 0, L_000001e75fad6800;  alias, 1 drivers
L_000001e75fad6800 .delay 8 (2,2,2) L_000001e75fad6800/d;
L_000001e75fad6800/d .arith/sum 8, L_000001e75fa4ef60, v000001e75fa7cec0_0;
S_000001e75fa62df0 .scope module, "andg" "andunit" 5 51, 5 27 0, S_000001e75fa56c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e75fa4efd0/d .functor AND 8, L_000001e75fa4ef60, v000001e75fa7cec0_0, C4<11111111>, C4<11111111>;
L_000001e75fa4efd0 .delay 8 (1,1,1) L_000001e75fa4efd0/d;
v000001e75fad44d0_0 .net "DATA1", 7 0, L_000001e75fa4ef60;  alias, 1 drivers
v000001e75fad35d0_0 .net "DATA2", 7 0, v000001e75fa7cec0_0;  alias, 1 drivers
v000001e75fad41b0_0 .net "RESULT", 7 0, L_000001e75fa4efd0;  alias, 1 drivers
S_000001e75fa558b0 .scope module, "fwd" "forward" 5 49, 5 19 0, S_000001e75fa56c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001e75fa4f660/d .functor BUFZ 8, v000001e75fa7cec0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e75fa4f660 .delay 8 (1,1,1) L_000001e75fa4f660/d;
v000001e75fad3c10_0 .net "DATA2", 7 0, v000001e75fa7cec0_0;  alias, 1 drivers
v000001e75fad49d0_0 .net "RESULT", 7 0, L_000001e75fa4f660;  alias, 1 drivers
S_000001e75fa55a40 .scope module, "org" "orunit" 5 52, 5 35 0, S_000001e75fa56c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001e75fa4f900/d .functor OR 8, L_000001e75fa4ef60, v000001e75fa7cec0_0, C4<00000000>, C4<00000000>;
L_000001e75fa4f900 .delay 8 (1,1,1) L_000001e75fa4f900/d;
v000001e75fad4ed0_0 .net "DATA1", 7 0, L_000001e75fa4ef60;  alias, 1 drivers
v000001e75fad5150_0 .net "DATA2", 7 0, v000001e75fa7cec0_0;  alias, 1 drivers
v000001e75fad3cb0_0 .net "RESULT", 7 0, L_000001e75fa4f900;  alias, 1 drivers
S_000001e75fa62520 .scope module, "my_reg" "reg_file" 3 47, 6 8 0, S_000001e75fa67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001e75fa4ef60/d .functor BUFZ 8, L_000001e75fad6120, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e75fa4ef60 .delay 8 (2,2,2) L_000001e75fa4ef60/d;
L_000001e75fa4f5f0/d .functor BUFZ 8, L_000001e75fad5720, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e75fa4f5f0 .delay 8 (2,2,2) L_000001e75fa4f5f0/d;
v000001e75fad3a30_0 .net "CLK", 0 0, o000001e75fa81cb8;  alias, 0 drivers
v000001e75fad3df0_0 .net "IN", 7 0, v000001e75fad4070_0;  alias, 1 drivers
v000001e75fad4610_0 .net "INADDRESS", 2 0, L_000001e75fad55e0;  alias, 1 drivers
v000001e75fad4b10_0 .net "OUT1", 7 0, L_000001e75fa4ef60;  alias, 1 drivers
v000001e75fad4390_0 .net "OUT1ADDRESS", 2 0, L_000001e75fad7200;  alias, 1 drivers
v000001e75fad51f0_0 .net "OUT2", 7 0, L_000001e75fa4f5f0;  alias, 1 drivers
v000001e75fad38f0_0 .net "OUT2ADDRESS", 2 0, L_000001e75fad5b80;  alias, 1 drivers
v000001e75fad4750 .array "REGISTER", 0 7, 7 0;
v000001e75fad5470_0 .net "RESET", 0 0, o000001e75fa81da8;  alias, 0 drivers
v000001e75fad3e90_0 .net "WRITE", 0 0, v000001e75fad6a80_0;  1 drivers
v000001e75fad4570_0 .net *"_ivl_0", 7 0, L_000001e75fad6120;  1 drivers
v000001e75fad4930_0 .net *"_ivl_10", 4 0, L_000001e75fad7480;  1 drivers
L_000001e75fb10160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e75fad5330_0 .net *"_ivl_13", 1 0, L_000001e75fb10160;  1 drivers
v000001e75fad3f30_0 .net *"_ivl_2", 4 0, L_000001e75fad6080;  1 drivers
L_000001e75fb10118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e75fad47f0_0 .net *"_ivl_5", 1 0, L_000001e75fb10118;  1 drivers
v000001e75fad3b70_0 .net *"_ivl_8", 7 0, L_000001e75fad5720;  1 drivers
E_000001e75fa77700 .event posedge, v000001e75fad3a30_0;
L_000001e75fad6120 .array/port v000001e75fad4750, L_000001e75fad6080;
L_000001e75fad6080 .concat [ 3 2 0 0], L_000001e75fad7200, L_000001e75fb10118;
L_000001e75fad5720 .array/port v000001e75fad4750, L_000001e75fad7480;
L_000001e75fad7480 .concat [ 3 2 0 0], L_000001e75fad5b80, L_000001e75fb10160;
S_000001e75fa626b0 .scope module, "my_twosComp" "two_s_comple" 3 51, 7 1 0, S_000001e75fa67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_000001e75fa4f120 .functor NOT 8, L_000001e75fa4f5f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e75fad4a70_0 .net "DATA2", 7 0, L_000001e75fa4f5f0;  alias, 1 drivers
v000001e75fad3fd0_0 .net "OUTPUT", 7 0, L_000001e75fad5ae0;  alias, 1 drivers
v000001e75fad4890_0 .net *"_ivl_0", 7 0, L_000001e75fa4f120;  1 drivers
L_000001e75fb101a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e75fad4bb0_0 .net/2u *"_ivl_2", 7 0, L_000001e75fb101a8;  1 drivers
L_000001e75fad5ae0 .arith/sum 8, L_000001e75fa4f120, L_000001e75fb101a8;
S_000001e75fa560d0 .scope module, "negationMUX" "mux" 3 53, 4 1 0, S_000001e75fa67f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001e75fad3ad0_0 .net "DATA1", 7 0, L_000001e75fa4f5f0;  alias, 1 drivers
v000001e75fad4e30_0 .net "DATA2", 7 0, L_000001e75fad5ae0;  alias, 1 drivers
v000001e75fad4f70_0 .var "OUTPUT", 7 0;
v000001e75fad4c50_0 .net "SELECT", 0 0, v000001e75fad6da0_0;  1 drivers
E_000001e75fa78a40 .event anyedge, v000001e75fad4c50_0, v000001e75fad51f0_0, v000001e75fad3fd0_0;
    .scope S_000001e75fa62520;
T_0 ;
    %wait E_000001e75fa77700;
    %load/vec4 v000001e75fad5470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e75fad4750, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e75fad3e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v000001e75fad3df0_0;
    %load/vec4 v000001e75fad4610_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001e75fad4750, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e75fa62520;
T_1 ;
    %vpi_call 6 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v000001e75fad4750, 0>, &A<v000001e75fad4750, 1>, &A<v000001e75fad4750, 2>, &A<v000001e75fad4750, 3>, &A<v000001e75fad4750, 4>, &A<v000001e75fad4750, 5>, &A<v000001e75fad4750, 6>, &A<v000001e75fad4750, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e75fa56c80;
T_2 ;
    %wait E_000001e75fa77400;
    %load/vec4 v000001e75fad4250_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001e75fad37b0_0;
    %store/vec4 v000001e75fad4070_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e75fad4250_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001e75fad46b0_0;
    %store/vec4 v000001e75fad4070_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e75fad4250_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001e75fad4110_0;
    %store/vec4 v000001e75fad4070_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001e75fad4250_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001e75fad42f0_0;
    %store/vec4 v000001e75fad4070_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e75fa560d0;
T_3 ;
    %wait E_000001e75fa78a40;
    %load/vec4 v000001e75fad4c50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001e75fad3ad0_0;
    %store/vec4 v000001e75fad4f70_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e75fad4e30_0;
    %store/vec4 v000001e75fad4f70_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e75fa56af0;
T_4 ;
    %wait E_000001e75fa77c40;
    %load/vec4 v000001e75fa7cf60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001e75fa7ca60_0;
    %store/vec4 v000001e75fa7cec0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e75fa7ce20_0;
    %store/vec4 v000001e75fa7cec0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e75fa67f70;
T_5 ;
    %wait E_000001e75fa77700;
    %load/vec4 v000001e75fad7340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e75fad6760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e75fad63a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v000001e75fad63a0_0;
    %store/vec4 v000001e75fad6760_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e75fa67f70;
T_6 ;
    %wait E_000001e75fa77040;
    %delay 1, 0;
    %load/vec4 v000001e75fad63a0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001e75fad63a0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e75fa67f70;
T_7 ;
    %wait E_000001e75fa77a00;
    %load/vec4 v000001e75fad5290_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001e75fad3710_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001e75fad3710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e75fad3670_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e75fad6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e75fad6a80_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./control_unit.v";
    "ee.v";
    "./mux.v";
    "./alu.v";
    "./reg_file.v";
    "./two_s_comple.v";
