Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 30 23:52:23 2024
| Host         : Marvin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BBa_control_sets_placed.rpt
| Design       : BBa
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           35 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------+----------------------------+------------------+----------------+--------------+
|        Clock Signal       |      Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+------------------------+----------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG         | RTrig                  |                            |                1 |              1 |         1.00 |
|  IN106/IN432476/New_Clock |                        | IN106/disp[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG         |                        |                            |                2 |              4 |         2.00 |
|  IN106/IN432476/New_Clock | IN106/Digit[3]_i_1_n_0 |                            |                2 |              5 |         2.50 |
|  IN106/IN432476/New_Clock |                        |                            |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG         | RPeriod                | RPeriod[15]_i_1_n_0        |                5 |             16 |         3.20 |
|  clk100_IBUF_BUFG         |                        | IN106/IN432476/New_Clock_0 |                9 |             32 |         3.56 |
|  clk100_IBUF_BUFG         |                        | count0                     |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG         |                        | IN105/p_0_in               |               17 |             64 |         3.76 |
+---------------------------+------------------------+----------------------------+------------------+----------------+--------------+


