{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602482296237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482296244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 13:58:15 2020 " "Processing started: Mon Oct 12 13:58:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482296244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482296244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk -c clk " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482296245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602482297086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602482297086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482309153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482309156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482309158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482309160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482309163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 clk.v(25) " "Verilog HDL Declaration information at clk.v(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602482309525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk.v 1 1 " "Using design file clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482309526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602482309526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk " "Elaborating entity \"clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602482309529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clk.v(51) " "Verilog HDL assignment warning at clk.v(51): truncated value with size 32 to match size of target (7)" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309548 "|clk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] clk.v(21) " "Output port \"LEDR\[9..3\]\" at clk.v(21) has no driver" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1602482309548 "|clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div1 " "Elaborating entity \"div\" for hierarchy \"div:div1\"" {  } { { "clk.v" "div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 div.v(20) " "Verilog HDL assignment warning at div.v(20): truncated value with size 32 to match size of target (25)" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309563 "|clk|div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:div2 " "Elaborating entity \"div\" for hierarchy \"div:div2\"" {  } { { "clk.v" "div2" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 div.v(20) " "Verilog HDL assignment warning at div.v(20): truncated value with size 32 to match size of target (25)" {  } { { "div.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309576 "|clk|div:div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock1 " "Elaborating entity \"clock\" for hierarchy \"clock:clock1\"" {  } { { "clk.v" "clock1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(18) " "Verilog HDL assignment warning at clock.v(18): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309585 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(23) " "Verilog HDL assignment warning at clock.v(23): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(29) " "Verilog HDL assignment warning at clock.v(29): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(30) " "Verilog HDL assignment warning at clock.v(30): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(31) " "Verilog HDL assignment warning at clock.v(31): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(36) " "Verilog HDL assignment warning at clock.v(36): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock.v(40) " "Verilog HDL assignment warning at clock.v(40): truncated value with size 32 to match size of target (20)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309586 "|clk|clock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer1\"" {  } { { "clk.v" "timer1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Timer.v(29) " "Verilog HDL assignment warning at Timer.v(29): truncated value with size 32 to match size of target (20)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309641 "|clk|Timer:timer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm1 " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm1\"" {  } { { "clk.v" "alarm1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(16) " "Verilog HDL assignment warning at alarm.v(16): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309656 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(21) " "Verilog HDL assignment warning at alarm.v(21): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309656 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(26) " "Verilog HDL assignment warning at alarm.v(26): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309656 "|clk|alarm:alarm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 alarm.v(30) " "Verilog HDL assignment warning at alarm.v(30): truncated value with size 32 to match size of target (20)" {  } { { "alarm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/alarm.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602482309656 "|clk|alarm:alarm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hex decode_hex:hex1 " "Elaborating entity \"decode_hex\" for hierarchy \"decode_hex:hex1\"" {  } { { "clk.v" "hex1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482309657 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(21) " "Verilog HDL Always Construct warning at decode_hex.v(21): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482309669 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(34) " "Verilog HDL Always Construct warning at decode_hex.v(34): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482309669 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(47) " "Verilog HDL Always Construct warning at decode_hex.v(47): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482309669 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(60) " "Verilog HDL Always Construct warning at decode_hex.v(60): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482309669 "|clk|decode_hex:hex1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex_num decode_hex.v(73) " "Verilog HDL Always Construct warning at decode_hex.v(73): variable \"hex_num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1602482309669 "|clk|decode_hex:hex1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod0\"" {  } { { "decode_hex.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod1\"" {  } { { "decode_hex.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div1\"" {  } { { "decode_hex.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod2\"" {  } { { "decode_hex.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod3\"" {  } { { "decode_hex.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div3\"" {  } { { "decode_hex.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Mod4\"" {  } { { "decode_hex.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decode_hex:hex1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decode_hex:hex1\|Div4\"" {  } { { "decode_hex.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482310688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602482310688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod0\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482310831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod0 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482310832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482310832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482310832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482310832 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482310832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482310912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482310912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482310938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482310938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482310977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482310977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod1\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod1 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311030 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div1\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div1 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311249 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod2\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod2 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311337 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Mod3\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Mod3 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311513 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div3\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div3 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311653 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_hex:hex1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"decode_hex:hex1\|lpm_divide:Div4\"" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482311749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_hex:hex1\|lpm_divide:Div4 " "Instantiated megafunction \"decode_hex:hex1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602482311749 ""}  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/decode_hex.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602482311749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602482311800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482311800 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[0\] Timer:timer1\|count\[0\]~_emulated Timer:timer1\|count\[0\]~1 " "Register \"Timer:timer1\|count\[0\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[0\]~_emulated\" and latch \"Timer:timer1\|count\[0\]~1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[1\] Timer:timer1\|count\[1\]~_emulated Timer:timer1\|count\[1\]~5 " "Register \"Timer:timer1\|count\[1\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[1\]~_emulated\" and latch \"Timer:timer1\|count\[1\]~5\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[2\] Timer:timer1\|count\[2\]~_emulated Timer:timer1\|count\[2\]~9 " "Register \"Timer:timer1\|count\[2\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[2\]~_emulated\" and latch \"Timer:timer1\|count\[2\]~9\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[3\] Timer:timer1\|count\[3\]~_emulated Timer:timer1\|count\[3\]~13 " "Register \"Timer:timer1\|count\[3\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[3\]~_emulated\" and latch \"Timer:timer1\|count\[3\]~13\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[6\] Timer:timer1\|count\[6\]~_emulated Timer:timer1\|count\[6\]~17 " "Register \"Timer:timer1\|count\[6\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[6\]~_emulated\" and latch \"Timer:timer1\|count\[6\]~17\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[5\] Timer:timer1\|count\[5\]~_emulated Timer:timer1\|count\[5\]~21 " "Register \"Timer:timer1\|count\[5\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[5\]~_emulated\" and latch \"Timer:timer1\|count\[5\]~21\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[4\] Timer:timer1\|count\[4\]~_emulated Timer:timer1\|count\[4\]~25 " "Register \"Timer:timer1\|count\[4\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[4\]~_emulated\" and latch \"Timer:timer1\|count\[4\]~25\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[19\] Timer:timer1\|count\[19\]~_emulated Timer:timer1\|count\[19\]~29 " "Register \"Timer:timer1\|count\[19\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[19\]~_emulated\" and latch \"Timer:timer1\|count\[19\]~29\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[18\] Timer:timer1\|count\[18\]~_emulated Timer:timer1\|count\[18\]~33 " "Register \"Timer:timer1\|count\[18\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[18\]~_emulated\" and latch \"Timer:timer1\|count\[18\]~33\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[17\] Timer:timer1\|count\[17\]~_emulated Timer:timer1\|count\[17\]~37 " "Register \"Timer:timer1\|count\[17\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[17\]~_emulated\" and latch \"Timer:timer1\|count\[17\]~37\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[16\] Timer:timer1\|count\[16\]~_emulated Timer:timer1\|count\[16\]~41 " "Register \"Timer:timer1\|count\[16\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[16\]~_emulated\" and latch \"Timer:timer1\|count\[16\]~41\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[15\] Timer:timer1\|count\[15\]~_emulated Timer:timer1\|count\[15\]~45 " "Register \"Timer:timer1\|count\[15\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[15\]~_emulated\" and latch \"Timer:timer1\|count\[15\]~45\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[14\] Timer:timer1\|count\[14\]~_emulated Timer:timer1\|count\[14\]~49 " "Register \"Timer:timer1\|count\[14\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[14\]~_emulated\" and latch \"Timer:timer1\|count\[14\]~49\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[13\] Timer:timer1\|count\[13\]~_emulated Timer:timer1\|count\[13\]~53 " "Register \"Timer:timer1\|count\[13\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[13\]~_emulated\" and latch \"Timer:timer1\|count\[13\]~53\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[12\] Timer:timer1\|count\[12\]~_emulated Timer:timer1\|count\[12\]~57 " "Register \"Timer:timer1\|count\[12\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[12\]~_emulated\" and latch \"Timer:timer1\|count\[12\]~57\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[11\] Timer:timer1\|count\[11\]~_emulated Timer:timer1\|count\[11\]~61 " "Register \"Timer:timer1\|count\[11\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[11\]~_emulated\" and latch \"Timer:timer1\|count\[11\]~61\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[10\] Timer:timer1\|count\[10\]~_emulated Timer:timer1\|count\[10\]~65 " "Register \"Timer:timer1\|count\[10\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[10\]~_emulated\" and latch \"Timer:timer1\|count\[10\]~65\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[9\] Timer:timer1\|count\[9\]~_emulated Timer:timer1\|count\[9\]~69 " "Register \"Timer:timer1\|count\[9\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[9\]~_emulated\" and latch \"Timer:timer1\|count\[9\]~69\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[8\] Timer:timer1\|count\[8\]~_emulated Timer:timer1\|count\[8\]~73 " "Register \"Timer:timer1\|count\[8\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[8\]~_emulated\" and latch \"Timer:timer1\|count\[8\]~73\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|count\[7\] Timer:timer1\|count\[7\]~_emulated Timer:timer1\|count\[7\]~77 " "Register \"Timer:timer1\|count\[7\]\" is converted into an equivalent circuit using register \"Timer:timer1\|count\[7\]~_emulated\" and latch \"Timer:timer1\|count\[7\]~77\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer1\|pow Timer:timer1\|pow~_emulated Timer:timer1\|pow~1 " "Register \"Timer:timer1\|pow\" is converted into an equivalent circuit using register \"Timer:timer1\|pow~_emulated\" and latch \"Timer:timer1\|pow~1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1602482312267 "|clk|Timer:timer1|pow"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1602482312267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602482313261 "|clk|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602482313261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602482313400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/clk/clk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482314514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602482314876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602482314876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482315191 "|clk|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602482315191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1880 " "Implemented 1880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602482315200 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602482315200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1810 " "Implemented 1810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602482315200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602482315200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482315251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 13:58:35 2020 " "Processing ended: Mon Oct 12 13:58:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482315251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482315251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482315251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602482315251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602482317090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482317098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 13:58:36 2020 " "Processing started: Mon Oct 12 13:58:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482317098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602482317098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clk -c clk " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602482317098 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1602482318710 ""}
{ "Info" "0" "" "Project  = clk" {  } {  } 0 0 "Project  = clk" 0 0 "Fitter" 0 0 1602482318711 ""}
{ "Info" "0" "" "Revision = clk" {  } {  } 0 0 "Revision = clk" 0 0 "Fitter" 0 0 1602482318712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602482318925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602482318925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clk 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"clk\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602482318952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602482319020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602482319020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602482319644 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602482319783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602482320162 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602482335867 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 50 global CLKCTRL_G6 " "CLOCK2_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602482336110 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602482336110 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482336110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602482336167 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602482336169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602482336171 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602482336173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602482336174 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602482336175 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1602482337436 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.SDC " "Reading SDC File: 'clk.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602482337437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at clk.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482337445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clk.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at clk.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482337446 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tdi port " "Ignored filter at clk.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482337446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tck clock " "Ignored filter at clk.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482337447 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 17 altera_reserved_tms port " "Ignored filter at clk.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482337447 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 18 altera_reserved_tdo port " "Ignored filter at clk.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602482337448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at clk.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482337448 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at clk.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602482337448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1602482337448 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|combout " "Node \"timer1\|count\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|datac " "Node \"timer1\|count~148\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|combout " "Node \"timer1\|count~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|datad " "Node \"timer1\|count\[9\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|combout " "Node \"timer1\|count\[10\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|datac " "Node \"timer1\|count~146\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|combout " "Node \"timer1\|count~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|datad " "Node \"timer1\|count\[10\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|combout " "Node \"timer1\|count\[11\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|datac " "Node \"timer1\|count~144\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|combout " "Node \"timer1\|count~144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|datad " "Node \"timer1\|count\[11\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|combout " "Node \"timer1\|count\[12\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|datac " "Node \"timer1\|count~143\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|combout " "Node \"timer1\|count~143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|datad " "Node \"timer1\|count\[12\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337452 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|combout " "Node \"timer1\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|datac " "Node \"timer1\|count~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|combout " "Node \"timer1\|count~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|datad " "Node \"timer1\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337453 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|combout " "Node \"timer1\|count\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|datac " "Node \"timer1\|count~140\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|combout " "Node \"timer1\|count~140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|datad " "Node \"timer1\|count\[14\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337453 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|combout " "Node \"timer1\|count\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|datac " "Node \"timer1\|count~139\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|combout " "Node \"timer1\|count~139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|datad " "Node \"timer1\|count\[15\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337453 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|combout " "Node \"timer1\|count\[16\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|datac " "Node \"timer1\|count~138\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|combout " "Node \"timer1\|count~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|datad " "Node \"timer1\|count\[16\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337453 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337453 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|combout " "Node \"timer1\|count\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|datac " "Node \"timer1\|count~136\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|combout " "Node \"timer1\|count~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|datad " "Node \"timer1\|count\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|combout " "Node \"timer1\|count\[18\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|datac " "Node \"timer1\|count~135\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|combout " "Node \"timer1\|count~135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|datad " "Node \"timer1\|count\[18\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|combout " "Node \"timer1\|count\[19\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|datac " "Node \"timer1\|count~134\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|combout " "Node \"timer1\|count~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|datad " "Node \"timer1\|count\[19\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|combout " "Node \"timer1\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|datac " "Node \"timer1\|count~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|combout " "Node \"timer1\|count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|datad " "Node \"timer1\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|combout " "Node \"timer1\|count\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|datac " "Node \"timer1\|count~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|combout " "Node \"timer1\|count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|datad " "Node \"timer1\|count\[4\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|combout " "Node \"timer1\|count\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|datac " "Node \"timer1\|count~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|combout " "Node \"timer1\|count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|datad " "Node \"timer1\|count\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337454 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337454 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|combout " "Node \"timer1\|count\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|datac " "Node \"timer1\|count~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|combout " "Node \"timer1\|count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|datad " "Node \"timer1\|count\[6\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337455 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|combout " "Node \"timer1\|count\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|datac " "Node \"timer1\|count~132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|combout " "Node \"timer1\|count~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|datad " "Node \"timer1\|count\[7\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337455 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|combout " "Node \"timer1\|count\[8\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|datac " "Node \"timer1\|count~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|combout " "Node \"timer1\|count~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|datad " "Node \"timer1\|count\[8\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337455 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|combout " "Node \"timer1\|pow~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|datac " "Node \"timer1\|pow~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|combout " "Node \"timer1\|pow~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|datad " "Node \"timer1\|pow~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337455 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|combout " "Node \"timer1\|count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|datad " "Node \"timer1\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|combout " "Node \"timer1\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|datac " "Node \"timer1\|count~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337455 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337455 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|combout " "Node \"timer1\|count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|datad " "Node \"timer1\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|combout " "Node \"timer1\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|datac " "Node \"timer1\|count~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337456 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|combout " "Node \"timer1\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|datac " "Node \"timer1\|count~108\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|combout " "Node \"timer1\|count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|datad " "Node \"timer1\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482337456 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1602482337456 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[17\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[17\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482337458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482337458 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482337458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482337458 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482337458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482337458 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482337458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482337458 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482337458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602482337458 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602482337466 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602482337467 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602482337467 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602482337467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602482337493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602482337494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602482337494 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482337790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602482345231 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602482345762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482349758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602482355238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602482355998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482355998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602482357957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/data/Homework/FPGA/Exp/Exp5/clk/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602482364652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602482364652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602482365183 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1602482365183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602482365183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482365188 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602482371748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602482371808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602482373030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602482373031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602482374171 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602482379502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.fit.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/clk/clk.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602482380099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6642 " "Peak virtual memory: 6642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482381228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 13:59:41 2020 " "Processing ended: Mon Oct 12 13:59:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482381228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482381228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482381228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602482381228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602482383216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482383223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 13:59:43 2020 " "Processing started: Mon Oct 12 13:59:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482383223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602482383223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clk -c clk " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602482383223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602482384423 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602482395848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482396528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 13:59:56 2020 " "Processing ended: Mon Oct 12 13:59:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482396528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482396528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482396528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602482396528 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602482397403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602482398235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482398242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 13:59:57 2020 " "Processing started: Mon Oct 12 13:59:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482398242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482398242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clk -c clk " "Command: quartus_sta clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482398242 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482398381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482399469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482399469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482399526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482399526 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400281 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.SDC " "Reading SDC File: 'clk.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at clk.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clk.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at clk.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482400383 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tdi port " "Ignored filter at clk.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 16 altera_reserved_tck clock " "Ignored filter at clk.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482400384 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 17 altera_reserved_tms port " "Ignored filter at clk.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at clk.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482400384 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay clk.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at clk.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clk.sdc 18 altera_reserved_tdo port " "Ignored filter at clk.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at clk.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602482400385 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay clk.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at clk.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/clk.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400385 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|combout " "Node \"timer1\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|dataf " "Node \"timer1\|count~142\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~142\|combout " "Node \"timer1\|count~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[13\]~54\|datad " "Node \"timer1\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|combout " "Node \"timer1\|count\[11\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|dataf " "Node \"timer1\|count~144\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~144\|combout " "Node \"timer1\|count~144\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[11\]~62\|dataf " "Node \"timer1\|count\[11\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|combout " "Node \"timer1\|count\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|dataf " "Node \"timer1\|count~140\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~140\|combout " "Node \"timer1\|count~140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[14\]~50\|dataf " "Node \"timer1\|count\[14\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|combout " "Node \"timer1\|count\[12\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|dataf " "Node \"timer1\|count~143\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~143\|combout " "Node \"timer1\|count~143\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[12\]~58\|dataf " "Node \"timer1\|count\[12\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|combout " "Node \"timer1\|count\[10\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|dataf " "Node \"timer1\|count~146\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~146\|combout " "Node \"timer1\|count~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[10\]~66\|dataf " "Node \"timer1\|count\[10\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400396 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400396 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|combout " "Node \"timer1\|count\[9\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|datad " "Node \"timer1\|count~148\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~148\|combout " "Node \"timer1\|count~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[9\]~70\|dataf " "Node \"timer1\|count\[9\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|combout " "Node \"timer1\|count\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|dataf " "Node \"timer1\|count~136\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~136\|combout " "Node \"timer1\|count~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[17\]~38\|datad " "Node \"timer1\|count\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|combout " "Node \"timer1\|count\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|datad " "Node \"timer1\|count~139\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~139\|combout " "Node \"timer1\|count~139\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[15\]~46\|dataf " "Node \"timer1\|count\[15\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|combout " "Node \"timer1\|count\[18\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|dataf " "Node \"timer1\|count~135\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~135\|combout " "Node \"timer1\|count~135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[18\]~34\|datad " "Node \"timer1\|count\[18\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400397 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|combout " "Node \"timer1\|count\[19\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|datad " "Node \"timer1\|count~134\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~134\|combout " "Node \"timer1\|count~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[19\]~30\|dataf " "Node \"timer1\|count\[19\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400398 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|combout " "Node \"timer1\|count\[16\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|datac " "Node \"timer1\|count~138\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~138\|combout " "Node \"timer1\|count~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[16\]~42\|dataf " "Node \"timer1\|count\[16\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400398 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|combout " "Node \"timer1\|count\[8\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|dataf " "Node \"timer1\|count~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~130\|combout " "Node \"timer1\|count~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[8\]~74\|dataf " "Node \"timer1\|count\[8\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400398 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|combout " "Node \"timer1\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|datad " "Node \"timer1\|count~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~111\|combout " "Node \"timer1\|count~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[3\]~14\|dataf " "Node \"timer1\|count\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400398 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|combout " "Node \"timer1\|count\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|dataf " "Node \"timer1\|count~112\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~112\|combout " "Node \"timer1\|count~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[4\]~26\|dataf " "Node \"timer1\|count\[4\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400398 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400398 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|combout " "Node \"timer1\|count\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|dataf " "Node \"timer1\|count~115\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~115\|combout " "Node \"timer1\|count~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[5\]~22\|dataf " "Node \"timer1\|count\[5\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|combout " "Node \"timer1\|count\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|datad " "Node \"timer1\|count~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~114\|combout " "Node \"timer1\|count~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[6\]~18\|dataf " "Node \"timer1\|count\[6\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|combout " "Node \"timer1\|count\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|datad " "Node \"timer1\|count~132\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~132\|combout " "Node \"timer1\|count~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[7\]~78\|dataf " "Node \"timer1\|count\[7\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|combout " "Node \"timer1\|pow~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|dataf " "Node \"timer1\|pow~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~6\|combout " "Node \"timer1\|pow~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|pow~2\|dataf " "Node \"timer1\|pow~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|combout " "Node \"timer1\|count~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|dataf " "Node \"timer1\|count\[2\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[2\]~10\|combout " "Node \"timer1\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~110\|dataf " "Node \"timer1\|count~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|combout " "Node \"timer1\|count~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|datad " "Node \"timer1\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[1\]~6\|combout " "Node \"timer1\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~109\|datad " "Node \"timer1\|count~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400399 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400399 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|combout " "Node \"timer1\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400400 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|datad " "Node \"timer1\|count~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400400 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count~108\|combout " "Node \"timer1\|count~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400400 ""} { "Warning" "WSTA_SCC_NODE" "timer1\|count\[0\]~2\|dataf " "Node \"timer1\|count\[0\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1602482400400 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 21 -1 0 } } { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/clk/Timer.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400400 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482400401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400401 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482400402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400402 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482400402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400402 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482400402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400402 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482400402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400402 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400406 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482400407 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482400429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.109 " "Worst-case setup slack is 15.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.109               0.000 CLOCK2_50  " "   15.109               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK2_50  " "    0.377               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.799 " "Worst-case minimum pulse width slack is 8.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 CLOCK2_50  " "    8.799               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482400485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400485 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482400508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482400560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402444 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482402604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402604 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482402604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402604 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482402604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402604 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482402604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402604 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482402604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402604 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.936 " "Worst-case setup slack is 14.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.936               0.000 CLOCK2_50  " "   14.936               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK2_50  " "    0.377               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.809 " "Worst-case minimum pulse width slack is 8.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.809               0.000 CLOCK2_50  " "    8.809               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482402652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402652 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482402667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482402887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404635 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482404801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404801 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482404801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404801 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482404801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404801 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482404802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404802 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482404802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404802 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.094 " "Worst-case setup slack is 17.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.094               0.000 CLOCK2_50  " "   17.094               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK2_50  " "    0.203               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.751 " "Worst-case minimum pulse width slack is 8.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.751               0.000 CLOCK2_50  " "    8.751               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482404839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482404839 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602482404856 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div1\|clk_1s " "Node: div:div1\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alarm:alarm1\|count\[18\] div:div1\|clk_1s " "Register alarm:alarm1\|count\[18\] is being clocked by div:div1\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482405122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405122 "|clk|div:div1|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|count\[1\]~5 KEY\[2\] " "Latch Timer:timer1\|count\[1\]~5 is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482405122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405122 "|clk|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div:div2\|clk_1s " "Node: div:div2\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|count\[0\]~_emulated div:div2\|clk_1s " "Register Timer:timer1\|count\[0\]~_emulated is being clocked by div:div2\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482405122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405122 "|clk|div:div2|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer1\|pow~_emulated KEY\[0\] " "Register Timer:timer1\|pow~_emulated is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482405122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405122 "|clk|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer1\|pow~1 KEY\[1\] " "Latch Timer:timer1\|pow~1 is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602482405122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405122 "|clk|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.226 " "Worst-case setup slack is 17.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.226               0.000 CLOCK2_50  " "   17.226               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.191 " "Worst-case hold slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK2_50  " "    0.191               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.741 " "Worst-case minimum pulse width slack is 8.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.741               0.000 CLOCK2_50  " "    8.741               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602482405160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482405160 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482407580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482407643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 139 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482407821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 14:00:07 2020 " "Processing ended: Mon Oct 12 14:00:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482407821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482407821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482407821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482407821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602482409188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602482409195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 14:00:09 2020 " "Processing started: Mon Oct 12 14:00:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602482409195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602482409195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clk -c clk " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clk -c clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602482409195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1602482410638 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1602482410715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clk.vo D:/data/Homework/FPGA/Exp/Exp5/clk/simulation/modelsim/ simulation " "Generated file clk.vo in folder \"D:/data/Homework/FPGA/Exp/Exp5/clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602482411258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602482411373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 14:00:11 2020 " "Processing ended: Mon Oct 12 14:00:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602482411373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602482411373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602482411373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602482411373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 333 s " "Quartus Prime Full Compilation was successful. 0 errors, 333 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602482412127 ""}
