// Seed: 2832540156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0(1), .id_1(1), .id_2({1, id_2} != 1), .id_3(1'd0), .id_4(!id_2), .id_5(1)
  );
  wire id_9;
  wire id_10;
  wire id_11 = id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always @* id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [7:0] id_3 = id_3, id_4;
  assign id_4[1'b0] = id_4;
  assign id_3 = id_4;
endmodule
