###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        77636   # Number of WRITE/WRITEP commands
num_reads_done                 =       385393   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       313519   # Number of read row buffer hits
num_read_cmds                  =       385398   # Number of READ/READP commands
num_writes_done                =        77674   # Number of read requests issued
num_write_row_hits             =        57830   # Number of write row buffer hits
num_act_cmds                   =        92005   # Number of ACT commands
num_pre_cmds                   =        91979   # Number of PRE commands
num_ondemand_pres              =        70762   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9170428   # Cyles of rank active rank.0
rank_active_cycles.1           =      8786983   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       829572   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1213017   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       426837   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2828   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1312   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2383   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2163   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          508   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          463   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          890   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1757   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1678   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22274   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =          193   # Write cmd latency (cycles)
write_latency[40-59]           =          392   # Write cmd latency (cycles)
write_latency[60-79]           =          878   # Write cmd latency (cycles)
write_latency[80-99]           =         1765   # Write cmd latency (cycles)
write_latency[100-119]         =         2508   # Write cmd latency (cycles)
write_latency[120-139]         =         3481   # Write cmd latency (cycles)
write_latency[140-159]         =         3950   # Write cmd latency (cycles)
write_latency[160-179]         =         4309   # Write cmd latency (cycles)
write_latency[180-199]         =         3972   # Write cmd latency (cycles)
write_latency[200-]            =        56188   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       185225   # Read request latency (cycles)
read_latency[40-59]            =        56071   # Read request latency (cycles)
read_latency[60-79]            =        49023   # Read request latency (cycles)
read_latency[80-99]            =        16133   # Read request latency (cycles)
read_latency[100-119]          =        11992   # Read request latency (cycles)
read_latency[120-139]          =        10274   # Read request latency (cycles)
read_latency[140-159]          =         5881   # Read request latency (cycles)
read_latency[160-179]          =         4691   # Read request latency (cycles)
read_latency[180-199]          =         3863   # Read request latency (cycles)
read_latency[200-]             =        42240   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.87559e+08   # Write energy
read_energy                    =  1.55392e+09   # Read energy
act_energy                     =  2.51726e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.98195e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.82248e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72235e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.48308e+09   # Active standby energy rank.1
average_read_latency           =      96.9923   # Average read request latency (cycles)
average_interarrival           =      21.5939   # Average request interarrival latency (cycles)
total_energy                   =  1.50837e+10   # Total energy (pJ)
average_power                  =      1508.37   # Average power (mW)
average_bandwidth              =      3.95151   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        82501   # Number of WRITE/WRITEP commands
num_reads_done                 =       389716   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       311098   # Number of read row buffer hits
num_read_cmds                  =       389721   # Number of READ/READP commands
num_writes_done                =        82529   # Number of read requests issued
num_write_row_hits             =        59881   # Number of write row buffer hits
num_act_cmds                   =       101536   # Number of ACT commands
num_pre_cmds                   =       101511   # Number of PRE commands
num_ondemand_pres              =        81082   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9001218   # Cyles of rank active rank.0
rank_active_cycles.1           =      8893722   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       998782   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1106278   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       435417   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3603   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1253   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2445   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2080   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          488   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          467   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          948   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1797   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1594   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22172   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          211   # Write cmd latency (cycles)
write_latency[40-59]           =          440   # Write cmd latency (cycles)
write_latency[60-79]           =          991   # Write cmd latency (cycles)
write_latency[80-99]           =         2051   # Write cmd latency (cycles)
write_latency[100-119]         =         2770   # Write cmd latency (cycles)
write_latency[120-139]         =         3828   # Write cmd latency (cycles)
write_latency[140-159]         =         4411   # Write cmd latency (cycles)
write_latency[160-179]         =         4568   # Write cmd latency (cycles)
write_latency[180-199]         =         4493   # Write cmd latency (cycles)
write_latency[200-]            =        58736   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       182447   # Read request latency (cycles)
read_latency[40-59]            =        53919   # Read request latency (cycles)
read_latency[60-79]            =        54237   # Read request latency (cycles)
read_latency[80-99]            =        15851   # Read request latency (cycles)
read_latency[100-119]          =        12292   # Read request latency (cycles)
read_latency[120-139]          =        10784   # Read request latency (cycles)
read_latency[140-159]          =         5681   # Read request latency (cycles)
read_latency[160-179]          =         4433   # Read request latency (cycles)
read_latency[180-199]          =         3677   # Read request latency (cycles)
read_latency[200-]             =        46394   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.11845e+08   # Write energy
read_energy                    =  1.57136e+09   # Read energy
act_energy                     =  2.77802e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.79415e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.31013e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.61676e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54968e+09   # Active standby energy rank.1
average_read_latency           =      103.733   # Average read request latency (cycles)
average_interarrival           =      21.1746   # Average request interarrival latency (cycles)
total_energy                   =  1.51425e+10   # Total energy (pJ)
average_power                  =      1514.25   # Average power (mW)
average_bandwidth              =      4.02982   # Average bandwidth
