Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Apr 11 16:28:32 2023
| Host              : DESKTOP-VC12L0H running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_top
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (355)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1061)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (355)
--------------------------
 There are 355 register/latch pins with no clock driven by root clock pin: clk_50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1061)
---------------------------------------------------
 There are 1061 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.853        0.000                      0                   12        0.042        0.000                      0                   12        2.225        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           3.853        0.000                      0                   12        0.042        0.000                      0                   12        2.225        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 timer_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_50mhz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.502ns (48.177%)  route 0.540ns (51.823%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 7.297 - 5.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.774ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.704ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.732     2.637    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.733 r  timer_cnt_reg[10]/Q
                         net (fo=2, routed)           0.217     2.950    timer_cnt_reg_n_0_[10]
    SLICE_X47Y90         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.128 r  timer_cnt[1]_i_2/O
                         net (fo=2, routed)           0.055     3.183    timer_cnt[1]_i_2_n_0
    SLICE_X47Y90         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.297 r  clk_50mhz_i_2/O
                         net (fo=1, routed)           0.186     3.483    clk_50mhz_i_2_n_0
    SLICE_X48Y90         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.597 r  clk_50mhz_i_1/O
                         net (fo=1, routed)           0.082     3.679    clk_50mhz_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  clk_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.528     7.297    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  clk_50mhz_reg/C
                         clock pessimism              0.243     7.540    
                         clock uncertainty           -0.035     7.505    
    SLICE_X48Y90         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.532    clk_50mhz_reg
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.387ns (40.481%)  route 0.569ns (59.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 7.291 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.704ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.321     3.063    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.179 r  timer_cnt[10]_i_3/O
                         net (fo=5, routed)           0.189     3.368    timer_cnt[10]_i_3_n_0
    SLICE_X47Y90         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     3.542 r  timer_cnt[8]_i_1/O
                         net (fo=1, routed)           0.059     3.601    timer_cnt[8]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.522     7.291    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/C
                         clock pessimism              0.243     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X47Y90         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.526    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.408ns (43.358%)  route 0.533ns (56.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 7.291 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.704ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.321     3.063    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.179 r  timer_cnt[10]_i_3/O
                         net (fo=5, routed)           0.189     3.368    timer_cnt[10]_i_3_n_0
    SLICE_X47Y90         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.195     3.563 r  timer_cnt[9]_i_1/O
                         net (fo=1, routed)           0.023     3.586    timer_cnt[9]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.522     7.291    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[9]/C
                         clock pessimism              0.243     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X47Y90         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.526    timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.362ns (39.135%)  route 0.563ns (60.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 7.291 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.704ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.321     3.063    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.179 r  timer_cnt[10]_i_3/O
                         net (fo=5, routed)           0.184     3.363    timer_cnt[10]_i_3_n_0
    SLICE_X47Y90         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     3.512 r  timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.058     3.570    timer_cnt[10]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.522     7.291    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[10]/C
                         clock pessimism              0.243     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X47Y90         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.526    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.277ns (35.696%)  route 0.499ns (64.304%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 7.295 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.704ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.321     3.063    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.179 r  timer_cnt[10]_i_3/O
                         net (fo=5, routed)           0.118     3.297    timer_cnt[10]_i_3_n_0
    SLICE_X47Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.361 r  timer_cnt[6]_i_1/O
                         net (fo=1, routed)           0.060     3.421    timer_cnt[6]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.526     7.295    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/C
                         clock pessimism              0.243     7.538    
                         clock uncertainty           -0.035     7.503    
    SLICE_X47Y90         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.530    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.293ns (38.859%)  route 0.461ns (61.141%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 7.295 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.704ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.321     3.063    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     3.179 r  timer_cnt[10]_i_3/O
                         net (fo=5, routed)           0.118     3.297    timer_cnt[10]_i_3_n_0
    SLICE_X47Y90         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.080     3.377 r  timer_cnt[7]_i_1/O
                         net (fo=1, routed)           0.022     3.399    timer_cnt[7]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.526     7.295    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism              0.243     7.538    
                         clock uncertainty           -0.035     7.503    
    SLICE_X47Y90         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.530    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 timer_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.388ns (51.941%)  route 0.359ns (48.059%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 7.291 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.704ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.739 r  timer_cnt_reg[4]/Q
                         net (fo=4, routed)           0.189     2.928    timer_cnt_reg_n_0_[4]
    SLICE_X47Y90         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     3.075 r  timer_cnt[1]_i_2/O
                         net (fo=2, routed)           0.112     3.187    timer_cnt[1]_i_2_n_0
    SLICE_X47Y90         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     3.334 r  timer_cnt[1]_i_1/O
                         net (fo=1, routed)           0.058     3.392    timer_cnt[1]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.522     7.291    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.243     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X47Y90         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.526    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.291ns (45.186%)  route 0.353ns (54.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 7.297 - 5.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.732ns (routing 0.774ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.704ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.732     2.637    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.733 r  timer_cnt_reg[1]/Q
                         net (fo=7, routed)           0.315     3.048    timer_cnt_reg_n_0_[1]
    SLICE_X48Y90         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.243 r  timer_cnt[2]_i_1/O
                         net (fo=1, routed)           0.038     3.281    timer_cnt[2]
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.528     7.297    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.243     7.540    
                         clock uncertainty           -0.035     7.505    
    SLICE_X48Y90         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.532    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.271ns (39.971%)  route 0.407ns (60.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 7.297 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.704ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.330     3.072    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     3.246 r  timer_cnt[3]_i_1/O
                         net (fo=1, routed)           0.077     3.323    timer_cnt[3]_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.528     7.297    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.337     7.634    
                         clock uncertainty           -0.035     7.598    
    SLICE_X48Y90         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.625    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.293ns (44.529%)  route 0.365ns (55.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 7.297 - 5.000 ) 
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.774ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.704ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.484     0.484 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.534    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.877    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.905 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.740     2.645    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.742 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.330     3.072    timer_cnt_reg_n_0_[0]
    SLICE_X48Y90         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     3.268 r  timer_cnt[4]_i_1/O
                         net (fo=1, routed)           0.035     3.303    timer_cnt[4]
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.403     5.403 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.443    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.443 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     5.745    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.769 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.528     7.297    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[4]/C
                         clock pessimism              0.337     7.634    
                         clock uncertainty           -0.035     7.598    
    SLICE_X48Y90         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.625    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.062ns (46.970%)  route 0.070ns (53.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      0.883ns (routing 0.394ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.438ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.883     1.331    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.371 r  timer_cnt_reg[0]/Q
                         net (fo=8, routed)           0.054     1.425    timer_cnt_reg_n_0_[0]
    SLICE_X47Y90         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.447 r  timer_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.463    timer_cnt[1]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.993     1.592    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/C
                         clock pessimism             -0.217     1.375    
    SLICE_X47Y90         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.421    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.059ns (51.754%)  route 0.055ns (48.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.879ns (routing 0.394ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.438ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.879     1.327    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.366 r  timer_cnt_reg[8]/Q
                         net (fo=5, routed)           0.049     1.415    timer_cnt_reg_n_0_[8]
    SLICE_X47Y90         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.020     1.435 r  timer_cnt[9]_i_1/O
                         net (fo=1, routed)           0.006     1.441    timer_cnt[9]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.993     1.592    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[9]/C
                         clock pessimism             -0.259     1.333    
    SLICE_X47Y90         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.380    timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.075ns (64.655%)  route 0.041ns (35.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.879ns (routing 0.394ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.438ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.879     1.327    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.366 r  timer_cnt_reg[8]/Q
                         net (fo=5, routed)           0.026     1.392    timer_cnt_reg_n_0_[8]
    SLICE_X47Y90         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.428 r  timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.015     1.443    timer_cnt[10]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.993     1.592    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[10]/C
                         clock pessimism             -0.259     1.333    
    SLICE_X47Y90         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.379    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 timer_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.062ns (53.448%)  route 0.054ns (46.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.882ns (routing 0.394ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.438ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.882     1.330    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.369 r  timer_cnt_reg[5]/Q
                         net (fo=3, routed)           0.033     1.402    timer_cnt_reg_n_0_[5]
    SLICE_X48Y90         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.425 r  timer_cnt[5]_i_1/O
                         net (fo=1, routed)           0.021     1.446    timer_cnt[5]
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.997     1.596    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[5]/C
                         clock pessimism             -0.260     1.336    
    SLICE_X48Y90         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.382    timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.086ns (71.667%)  route 0.034ns (28.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.882ns (routing 0.394ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.438ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.882     1.330    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.369 r  timer_cnt_reg[6]/Q
                         net (fo=6, routed)           0.028     1.397    timer_cnt_reg_n_0_[6]
    SLICE_X47Y90         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     1.444 r  timer_cnt[7]_i_1/O
                         net (fo=1, routed)           0.006     1.450    timer_cnt[7]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.997     1.596    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[7]/C
                         clock pessimism             -0.260     1.336    
    SLICE_X47Y90         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.383    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 timer_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.032%)  route 0.066ns (51.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.879ns (routing 0.394ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.438ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.879     1.327    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.366 r  timer_cnt_reg[8]/Q
                         net (fo=5, routed)           0.049     1.415    timer_cnt_reg_n_0_[8]
    SLICE_X47Y90         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.437 r  timer_cnt[8]_i_1/O
                         net (fo=1, routed)           0.017     1.454    timer_cnt[8]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.993     1.592    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[8]/C
                         clock pessimism             -0.259     1.333    
    SLICE_X47Y90         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.379    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_50mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_50mhz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.489%)  route 0.057ns (43.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      0.883ns (routing 0.394ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.438ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.883     1.331    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  clk_50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.370 r  clk_50mhz_reg/Q
                         net (fo=2, routed)           0.031     1.401    clk
    SLICE_X48Y90         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.436 r  clk_50mhz_i_1/O
                         net (fo=1, routed)           0.026     1.462    clk_50mhz_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  clk_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.999     1.598    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  clk_50mhz_reg/C
                         clock pessimism             -0.261     1.337    
    SLICE_X48Y90         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.383    clk_50mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.089ns (66.418%)  route 0.045ns (33.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.882ns (routing 0.394ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.438ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.882     1.330    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.369 r  timer_cnt_reg[6]/Q
                         net (fo=6, routed)           0.028     1.397    timer_cnt_reg_n_0_[6]
    SLICE_X47Y90         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.447 r  timer_cnt[6]_i_1/O
                         net (fo=1, routed)           0.017     1.464    timer_cnt[6]
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.997     1.596    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[6]/C
                         clock pessimism             -0.260     1.336    
    SLICE_X47Y90         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.382    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.075ns (40.107%)  route 0.112ns (59.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      0.879ns (routing 0.394ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.438ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.879     1.327    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.366 r  timer_cnt_reg[1]/Q
                         net (fo=7, routed)           0.104     1.470    timer_cnt_reg_n_0_[1]
    SLICE_X48Y90         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     1.506 r  timer_cnt[4]_i_1/O
                         net (fo=1, routed)           0.008     1.514    timer_cnt[4]
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.999     1.598    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[4]/C
                         clock pessimism             -0.216     1.381    
    SLICE_X48Y90         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.428    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 timer_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.074ns (36.634%)  route 0.128ns (63.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      0.879ns (routing 0.394ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.438ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.235     0.235 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.275    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.275 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.431    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.448 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.879     1.327    sys_clk_BUFG
    SLICE_X47Y90         FDCE                                         r  timer_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.366 r  timer_cnt_reg[1]/Q
                         net (fo=7, routed)           0.104     1.470    timer_cnt_reg_n_0_[1]
    SLICE_X48Y90         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.505 r  timer_cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     1.529    timer_cnt[3]_i_1_n_0
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.333     0.333 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.383    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.383 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.580    sys_clk
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.599 r  sys_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.999     1.598    sys_clk_BUFG
    SLICE_X48Y90         FDCE                                         r  timer_cnt_reg[3]/C
                         clock pessimism             -0.216     1.381    
    SLICE_X48Y90         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.427    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         5.000       3.501      BUFGCE_X0Y1   sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  clk_50mhz_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  timer_cnt_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X47Y90  timer_cnt_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X47Y90  timer_cnt_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  timer_cnt_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  timer_cnt_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  timer_cnt_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X48Y90  timer_cnt_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X47Y90  timer_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  clk_50mhz_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  clk_50mhz_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  timer_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X47Y90  timer_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  clk_50mhz_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X48Y90  clk_50mhz_reg/C



