#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 29 16:41:16 2024
# Process ID: 4632
# Current directory: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15340 C:\Users\air\Desktop\gitFPGA\FPGAproject\project\2_counter\2_counter.xpr
# Log file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/vivado.log
# Journal file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/fpga/Vivado201803/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property top m_counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Nov 29 16:48:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'm_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj m_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sources_1/new/m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sim_1/new/m_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d78e7fe6a0b49caab4afb7a06e17f52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot m_counter_tb_behav xil_defaultlib.m_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sources_1/new/m_counter.v" Line 11. Module m_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m_counter
Compiling module xil_defaultlib.m_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot m_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "m_counter_tb_behav -key {Behavioral:sim_1:Functional:m_counter_tb} -tclbatch {m_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source m_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'm_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.281 ; gain = 28.938
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Nov 29 16:54:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'm_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj m_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sources_1/new/m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sim_1/new/m_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d78e7fe6a0b49caab4afb7a06e17f52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot m_counter_tb_behav xil_defaultlib.m_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.srcs/sources_1/new/m_counter.v" Line 11. Module m_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m_counter
Compiling module xil_defaultlib.m_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot m_counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_counter/2_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "m_counter_tb_behav -key {Behavioral:sim_1:Functional:m_counter_tb} -tclbatch {m_counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source m_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'm_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 16:55:44 2024...
