module top_module(input[3:0]in,output out_and,out_or,out_xor);
assign out_and=&(in);
assign out_or=|(in);
assign out_xor=^(in);
//solve by using reduction operators
endmodule
