Information: Updating design information... (UID-85)
Warning: Design 'drra_wrapper' contains 6 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : drra_wrapper
Version: V-2023.12-SP4
Date   : Tue Jan 13 19:58:04 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             171.00
  Critical Path Length:       4985.57
  Critical Path Slack:           0.02
  Critical Path Clk Period:   5000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       4048
  Hierarchical Port Count:     345492
  Leaf Cell Count:             806085
  Buf/Inv Cell Count:          204110
  Buf Cell Count:               57492
  Inv Cell Count:              146618
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    727910
  Sequential Cell Count:        78175
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   257648.633507
  Noncombinational Area:
                        131716.716352
  Buf/Inv Area:          31079.193683
  Total Buffer Area:         11531.45
  Total Inverter Area:       19547.74
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            389365.349859
  Design Area:          389365.349859


  Design Rules
  -----------------------------------
  Total Number of Nets:        823408
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: il2225ht25_jinyeg

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 3580.11
  Logic Optimization:               2191.92
  Mapping Optimization:             1918.35
  -----------------------------------------
  Overall Compile Time:             8050.09
  Overall Compile Wall Clock Time:  8190.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
