===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.0000 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2945 ( 12.3%)    0.2945 ( 14.7%)  FIR Parser
    1.3171 ( 55.1%)    1.0656 ( 53.3%)  'firrtl.circuit' Pipeline
    0.0627 (  2.6%)    0.0627 (  3.1%)    InferWidths
    0.5731 ( 24.0%)    0.5731 ( 28.7%)    LowerFIRRTLTypes
    0.5163 ( 21.6%)    0.2797 ( 14.0%)    'firrtl.module' Pipeline
    0.0698 (  2.9%)    0.0393 (  2.0%)      ExpandWhens
    0.0873 (  3.6%)    0.0468 (  2.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3592 ( 15.0%)    0.1936 (  9.7%)      SimpleCanonicalizer
    0.0409 (  1.7%)    0.0409 (  2.0%)    IMConstProp
    0.0296 (  1.2%)    0.0296 (  1.5%)    BlackBoxReader
    0.0319 (  1.3%)    0.0169 (  0.8%)    'firrtl.module' Pipeline
    0.0318 (  1.3%)    0.0168 (  0.8%)      CheckWidths
    0.1664 (  7.0%)    0.1664 (  8.3%)  LowerFIRRTLToHW
    0.0404 (  1.7%)    0.0404 (  2.0%)  HWMemSimImpl
    0.2839 ( 11.9%)    0.1560 (  7.8%)  'hw.module' Pipeline
    0.0404 (  1.7%)    0.0254 (  1.3%)    HWCleanup
    0.1241 (  5.2%)    0.0651 (  3.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1194 (  5.0%)    0.0655 (  3.3%)    SimpleCanonicalizer
    0.0440 (  1.8%)    0.0440 (  2.2%)  HWLegalizeNames
    0.0280 (  1.2%)    0.0161 (  0.8%)  'hw.module' Pipeline
    0.0280 (  1.2%)    0.0161 (  0.8%)    PrettifyVerilog
    0.1270 (  5.3%)    0.1270 (  6.3%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.3913 (100.0%)    2.0000 (100.0%)  Total

{
  totalTime: 2.008,
  maxMemory: 124334080
}
