#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  2 13:32:20 2019
# Process ID: 7704
# Current directory: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4296 C:\Users\§õ«³¾±\Documents\GitHub\2019_FPGA_Design_Group4\hw05\project\hw5_6\hw5_6.xpr
# Log file: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/vivado.log
# Journal file: C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
file copy -force C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.runs/impl_1/design_1_wrapper.sysdef C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk -hwspec C:/Users/§õ«³¾±/Documents/GitHub/2019_FPGA_Design_Group4/hw05/project/hw5_6/hw5_6.sdk/design_1_wrapper.hdf
