<?xml version="1.0" encoding="utf-8" standalone="yes"?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:xhtml="http://www.w3.org/1999/xhtml"><url><loc>https://chipsalliance.org/categories/blog/</loc><lastmod>2025-01-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/</loc><lastmod>2025-01-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/categories/</loc><lastmod>2025-01-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/</loc><lastmod>2025-01-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/new-revision-of-data-center-rdimm-ddr5-tester/</loc><lastmod>2025-01-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/constrained-randomization-verilator/</loc><lastmod>2025-01-21T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/caliptra-support-for-veer/</loc><lastmod>2025-01-09T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/topwrap/</loc><lastmod>2024-12-20T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/caliptra-ocp-global-summit-2024/</loc><lastmod>2024-10-13T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/</loc><lastmod>2024-09-19T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-2024-osseu-mini-summit/</loc><lastmod>2024-09-19T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/initial-assertion-control-support-in-verilator/</loc><lastmod>2024-06-21T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/speeding-up-openroad-for-fast-design-feedback/</loc><lastmod>2024-05-24T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-2024-ossna-mini-summit/</loc><lastmod>2024-04-15T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/google-summer-of-code-2024/</loc><lastmod>2024-04-02T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/adding-physical-memory-protection-to-the-veer-el2-risc-v-core/</loc><lastmod>2024-03-25T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/analyze-verilator-processes/</loc><lastmod>2024-03-18T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/versatile-rowhammer-testing-platform/</loc><lastmod>2024-03-11T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-2023-fall-event/</loc><lastmod>2023-11-09T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/initial-open-source-support-for-uvm-testbenches-in-verilator/</loc><lastmod>2023-11-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/riscv_na_2023/</loc><lastmod>2023-11-07T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips_ocp_2023/</loc><lastmod>2023-10-17T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/verilator-model-generation-performance-improvements-and-initial-multithreaded-verilation-support/</loc><lastmod>2023-09-29T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/progress-in-open-source-systemverilog-uvm-support-in-verilator/</loc><lastmod>2023-07-21T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-biannual-technology-update-2022_13_07/</loc><lastmod>2023-07-13T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-rtl-ci-testing-and-verification-for-caliptra-veer/</loc><lastmod>2023-07-04T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/integrating-language-server-protocol-in-verible/</loc><lastmod>2023-04-12T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-biannual-technology-update-2022-2/</loc><lastmod>2022-12-15T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/categories/announcements/</loc><lastmod>2022-12-13T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-welcomes-the-caliptra-open-source-root-of-trust-project/</loc><lastmod>2022-12-13T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/joint-analog-workgroup-mos-ak-panel-session/</loc><lastmod>2022-12-05T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-fall-2022-technology-update-december-15/</loc><lastmod>2022-12-01T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/f4pga-open-source-flow-gets-a-new-python-based-build-system-and-cli-tool/</loc><lastmod>2022-10-09T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/skywater/</loc><lastmod>2022-08-06T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/1212/</loc><lastmod>2022-08-05T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/catch-us-at-dac-59-in-san-francisco-starting-july-11/</loc><lastmod>2022-07-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/enhanced-system-verilog-support-for-yosys-via-antmicro-plug-in/</loc><lastmod>2022-06-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/alibaba-cloud-announced-progress-in-porting-android-functions-onto-risc-v/</loc><lastmod>2022-04-21T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/chips-biannual-technology-update-2022-1/</loc><lastmod>2022-04-19T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-forms-f4pga-workgroup-to-accelerate-adoption-of-open-source-fpga-tooling/</loc><lastmod>2022-02-18T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/xilinx-new-member/</loc><lastmod>2022-02-03T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/towards-uvm-using-coroutines/</loc><lastmod>2022-02-01T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/sata-design-implementation-on-fpgas-with-open-source-tools/</loc><lastmod>2022-01-05T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-fpga-platform-for-rowhammer-security-testing-in-the-data-center/</loc><lastmod>2022-01-03T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/2021-annual-report/</loc><lastmod>2022-01-01T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/categories/reports/</loc><lastmod>2022-01-01T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/software-driven-asic-prototyping-using-the-open-source-skywater-shuttle/</loc><lastmod>2021-12-17T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-debayerization-blocks-in-fpga/</loc><lastmod>2021-11-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/how-google-is-applying-machine-learning-to-macro-placement/</loc><lastmod>2021-11-17T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/improving-the-openlane-asic-build-flow-with-open-source-systemverilog-support/</loc><lastmod>2021-10-27T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/recap-of-the-fall-2021-chips-alliance-workshop-rob-mains-chips-alliance/</loc><lastmod>2021-10-26T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/fall-workshop-2021/</loc><lastmod>2021-10-12T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-ddr-controller-framework-for-mitigating-rowhammer/</loc><lastmod>2021-09-28T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/listen-to-chips-alliances-rob-mains-on-ee-journals-fishfry-podcast/</loc><lastmod>2021-09-24T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/skywater-technology-joins-chips-alliance-to-further-efforts-to-make-chip-design-and-production-more-accessible/</loc><lastmod>2021-09-16T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/symbiflow-fpga-interchange-format-to-enable-interoperable-fpga-tooling/</loc><lastmod>2021-09-09T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/automatic-systemverilog-linting-in-github-actions-with-verible/</loc><lastmod>2021-09-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-custom-github-actions-runners-with-google-cloud-and-terraform/</loc><lastmod>2021-09-02T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-systemverilog-tools-in-asic-design/</loc><lastmod>2021-08-04T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/renode-and-verilator-polarfire-soc-and-fastvdma/</loc><lastmod>2021-07-20T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-infrastructure-for-system-verilog/</loc><lastmod>2021-07-20T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/what-you-need-to-know-about-verilator-open-source-tooling/</loc><lastmod>2021-07-19T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/efabless-launches-chipignite/</loc><lastmod>2021-05-20T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/antmicros-arvsom-risc-v-module-announced/</loc><lastmod>2021-05-14T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/dynamic-scheduling-in-verilator/</loc><lastmod>2021-05-13T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/new-mpw-two-program/</loc><lastmod>2021-04-29T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/modular-open-source-fpga-based-lpddr4-test-platform/</loc><lastmod>2021-04-09T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/events/spring-workshop-2021/</loc><lastmod>2021-03-30T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/risc-v-international-omnixtend-working-group/</loc><lastmod>2021-03-24T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/github-actions-self-hosted-runners-build-event-server-and-google-cloud/</loc><lastmod>2021-03-16T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/goings-on-in-the-fusesoc-project-and-other-open-source-silicon-related-news/</loc><lastmod>2021-02-23T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-welcomes-antmicro-and-verisilicon-to-the-platinum-membership-level/</loc><lastmod>2021-02-11T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/high-throughput-open-source-pcie/</loc><lastmod>2021-02-11T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-brings-on-rob-mains-as-new-executive-director/</loc><lastmod>2021-02-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/ibex-synthesis-and-simulation/</loc><lastmod>2021-01-07T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/2020-annual-report/</loc><lastmod>2021-01-01T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/efabless-joins-chips-alliance-to-accelerate-the-growth-of-the-open-source-chip-ecosystem/</loc><lastmod>2020-12-15T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/omnixtend/</loc><lastmod>2020-12-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/the-chips-alliance-workshop-overview/</loc><lastmod>2020-09-15T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-welcomes-mentor-as-its-newest-member/</loc><lastmod>2020-08-17T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/quicklogic-joins-chips-alliance-to-expand-open-source-fpga-efforts/</loc><lastmod>2020-08-11T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/aib-2-0-draft-specification/</loc><lastmod>2020-07-16T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-swerv-cores-and-the-open-tools-ecosystem/</loc><lastmod>2020-07-10T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-process-design-kit-from-google-skywater-technologies-and-partners-released/</loc><lastmod>2020-06-29T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/semiconductor-engineering-swerv-core-eh2/</loc><lastmod>2020-06-25T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/quicklogic-announces-open-reconfigurable-computing-initiative/</loc><lastmod>2020-06-22T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliances-incredible-growth/</loc><lastmod>2020-06-08T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/newly-enhanced-swerv-cores/</loc><lastmod>2020-05-14T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/systemverilog-linting-and-formatting-with-fusesoc-verible-integration/</loc><lastmod>2020-05-07T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/intel-joins-chips-alliance-to-promote-advanced-interface-bus-aib-as-an-open-standard/</loc><lastmod>2020-01-22T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-source-usb-test-suite/</loc><lastmod>2019-12-06T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-announces-technical-milestones-three-new-workgroups-including-chisel-and-the-3rd-chisel-community-conference/</loc><lastmod>2019-11-07T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-growth-continues-with-new-members-and-design-workshop-this-november/</loc><lastmod>2019-10-15T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-featured-in-all-about-circuits/</loc><lastmod>2019-07-10T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-builds-momentum-and-community-with-newest-members-imperas-software-and-metrics/</loc><lastmod>2019-06-18T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/podcast-embedded-computing-design-five-minutes-with-zvonimir-bandic-chairman-chips-alliance/</loc><lastmod>2019-05-23T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/chips-alliance-to-reveal-project-details-strategy-and-roadmap-at-inaugural-workshop-hosted-at-google/</loc><lastmod>2019-05-07T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/open-hardware-group-chips-alliance-building-momentum-and-community-with-newest-member-antmicro/</loc><lastmod>2019-04-18T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/news/linux-foundation-to-host-chips-alliance-project-to-propel-industry-innovation-through-open-source-cpu-chip-and-soc-design/</loc><lastmod>2019-03-11T00:00:00+00:00</lastmod></url><url><loc>https://chipsalliance.org/about/</loc></url><url><loc>https://chipsalliance.org/workgroups/analog/</loc></url><url><loc>https://chipsalliance.org/workgroups/caliptra/</loc></url><url><loc>https://chipsalliance.org/workgroups/chisel/</loc></url><url><loc>https://chipsalliance.org/about/contact/</loc></url><url><loc>https://chipsalliance.org/workgroups/f4pga/</loc></url><url><loc>https://chipsalliance.org/about/faq/</loc></url><url><loc>https://chipsalliance.org/getting-started/</loc></url><url><loc>https://chipsalliance.org/about/governance/</loc></url><url><loc>https://chipsalliance.org/workgroups/interconnect/</loc></url><url><loc>https://chipsalliance.org/join/</loc></url><url><loc>https://chipsalliance.org/about/members/</loc></url><url><loc>https://chipsalliance.org/projects/</loc></url><url><loc>https://chipsalliance.org/workgroups/rocket/</loc></url><url><loc>https://chipsalliance.org/tags/</loc></url><url><loc>https://chipsalliance.org/workgroups/tools/</loc></url><url><loc>https://chipsalliance.org/about/who-we-are/</loc></url><url><loc>https://chipsalliance.org/workgroups/</loc></url></urlset>