Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 11 19:57:13 2017
| Host         : DESKTOP-DJG1ONC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file add_control_sets_placed.rpt
| Design       : add
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+-------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                   |                1 |              1 |
|  clk_IBUF_BUFG | tc_i_2_n_0     | tc_i_1_n_0        |                1 |              1 |
|  clk_IBUF_BUFG | led[7]_i_1_n_0 |                   |                6 |              8 |
|  clk_IBUF_BUFG |                | count[26]_i_1_n_0 |                7 |             26 |
+----------------+----------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


