INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eray.muslu/Desktop/Vivado Projects/J_7_RC_Servo/J_7_RC_Servo.srcs/sim_1/new/test_PMW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_PWM
