Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 25 18:54:03 2020
| Host         : fra running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file pynqz2_wrapper_control_sets_placed.rpt
| Design       : pynqz2_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1912 |
|    Minimum number of control sets                        |  1912 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4177 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1912 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |   310 |
| >= 6 to < 8        |   200 |
| >= 8 to < 10       |   465 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    92 |
| >= 14 to < 16      |    76 |
| >= 16              |   694 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9762 |         2582 |
| No           | No                    | Yes                    |            3137 |          923 |
| No           | Yes                   | No                     |            1057 |          301 |
| Yes          | No                    | No                     |           17339 |         4335 |
| Yes          | No                    | Yes                    |           12847 |         3696 |
| Yes          | Yes                   | No                     |            2065 |          597 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                    Clock Signal                                                                                   |                                                                                           Enable Signal                                                                                           |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[7]_i_1_n_0               |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/combined_rstn_i_2_n_0                                                         |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                           |                                                                                                                                                        |                1 |              1 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                       |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[7]_i_1_n_0                                                                     | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                1 |              1 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                            |                                                                                                                                                        |                1 |              1 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                   |                                                                                                                                                        |                1 |              2 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              2 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         |                                                                                                                                                                                                   |                                                                                                                                                        |                2 |              2 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1                                |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0                             |                1 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/d0_i_1__0_n_0                      |                1 |              2 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              2 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                1 |              2 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          |                                                                                                                                                                                                   |                                                                                                                                                        |                2 |              2 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                1 |              2 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/nvdla_hls_gated_clk_cvt                                        |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              2 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                   |                                                                                                                                                        |                2 |              2 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                       |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/wr_clk_wr_mgated_strict_snd_gated              |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                1 |              3 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                 | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                1 |              3 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/rd_clk_rd_mgated_strict_snd_gated              |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         |                                                                                                                                                                                                   |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[7]_i_1__0_n_0            |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                        |                1 |              3 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[59]                                                          |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[59]                                                           |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[58]                                                           |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/abuf_rd_en                                                                                                 |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt1                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_d1                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[58]                                                          |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[58]                                                           |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_1                                                                                        |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/rd_enable                                                                                     |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/rd_enable                                                                                           |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pk_rsp_vld_d1_w                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_pvld                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt[3]_i_1_n_0                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d2                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d1                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[7]_1                                                                                        |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[7]_0                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_2                                                                                        |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_1                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_0                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_2                                                                                        |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask0                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_1                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_0                                                                                        |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dma_rsp_mask_0                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/pipe_skid_dma_rd_rsp_pd_reg[32]         |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_7                                                                                        |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_6                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_5                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_4                                                                                        |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_3                                                                                        |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_2                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_1                                                                                        |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_0                                                                                        |                                                                                                                                                        |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_req_in0                                                                                                     |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/nvdla_core_clk_mgate/p_clkgate/lat_rd_pvld_int_reg[0]                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_en                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_en                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[59]                                                          |                1 |              4 |
| ~pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_global_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/global_clk_ovr_on_sync                         |                3 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[58]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[59]                                                          |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[58]                                                          |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                              |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                        |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[58]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                   |                                                                                                                                                        |                4 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask0                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/rd_enable                                                                                           |                                                                                                                                                        |                1 |              4 |
| ~pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                   |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/E[0]                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count[3]_i_1__1_n_0                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/rst_ps7_30M/U0/EXT_LPF/lpf_int                                                                                                                |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/E[0]                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/sel                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_cfg_0_wren                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren_3                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg[0]                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/E[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                              |                                                                                                                                                        |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg_0[0]                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                  |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                          | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                         |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                             | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                         |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_en                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/E[0]                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl_reg[4]_0                                                                                      |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl_reg[4]_0                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2_n_0                                                                                    |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/inp_acc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/p_2_in                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[59]                                                           |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/p_2_in                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_64_127_0_2_i_1_n_0                                                                                  |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/p_0_in                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_128_191_0_2_i_1_n_0                                                                                 |                                                                                                                                                        |                1 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              4 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                                 |                                                                                                                                                        |                1 |              4 |
| ~pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_global_csc_clk_ovr_on_sync/sync_0/NV_GENERIC_CELL/csc_global_clk_ovr_on_sync                  |                3 |              4 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/is_running_d1_reg_2[0]                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_count[4]_i_1__0_n_0                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/E[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_12[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_13[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_wr_data_d10[60]                                                           |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/wr_busy_in_reg_0[0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_0[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_count[4]_i_1_n_0                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                               | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[61]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                 | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count[4]_i_1_n_0                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[61]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[63]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[60]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[61]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[60]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/p_1_in                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_wr_data_d10[63]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[62]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_wr_data_d10[62]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[63]                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[61]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_wr_data_d10[60]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                           | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[63]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[63]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_wr_data_d10[60]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[62]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[62]                                                          |                3 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[61]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[62]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[61]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_wr_data_d10[60]                                                          |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                        |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_wr_data_d10[62]                                                           |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_wr_data_d10[63]                                                          |                1 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                2 |              5 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren_0                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren_1                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                      |                                                                                                                                                        |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                      |                                                                                                                                                        |                3 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_popping                                                                                                 |                                                                                                                                                        |                1 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count[2]_i_1_n_0                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren_2                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/rst_ps7_30M/U0/SEQ/seq_cnt_en                                                                                                                                                            | pynqz2_i/rst_ps7_30M/U0/SEQ/SEQ_COUNTER/clear                                                                                                          |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | pynqz2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/p_1_in                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_popping                                                                                                 |                                                                                                                                                        |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_14[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_valid_d1_reg[0]                                                                           |                                                                                                                                                        |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/real_bank_reg[5][0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                         |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                3 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/wr_busy_int_reg[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | pynqz2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                          |                2 |              6 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wr_busy_int_reg[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              6 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren_1                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren_2                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/clk_mgate/p_clkgate/wr_pushing                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_enable                                                                                                  |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc0                                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_en                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_en                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_2[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren_0                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_11[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2][0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_last_en                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[20]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[9]                                                                      |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[10]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[11]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[12]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[13]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[14]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[15]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[16]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[17]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[18]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[19]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[8]                                                                      |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[21]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[22]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[23]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[24]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[25]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[26]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[27]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[28]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[29]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[30]                                                                     |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[31]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/E[0]                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[88]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[87]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[86]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[85]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[84]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[83]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[82]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[81]                                                                     |                                                                                                                                                        |                7 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[80]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[32]                                                                     |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[79]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_pushing                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[0]                                                                      |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[1]                                                                      |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[2]                                                                      |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[3]                                                                      |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[4]                                                                      |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[5]                                                                      |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[6]                                                                      |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[7]                                                                      |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[67]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[56]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[57]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[58]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[59]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[60]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[61]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[62]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[63]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[64]                                                                     |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[65]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[66]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[55]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[68]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[69]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[70]                                                                     |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[71]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[72]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[73]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[74]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[75]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[76]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[77]                                                                     |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[78]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[44]                                                                     |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[33]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[34]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[35]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[36]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[37]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[38]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[39]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[40]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[41]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[42]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[43]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_enable                                                                                                  |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[45]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[46]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[47]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[48]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[49]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[50]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[51]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[52]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[53]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[54]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[94]                                                                     |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[117]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[115]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_enable                                                                          |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[121]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[122]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[116]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[123]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[105]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[124]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[104]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[93]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[111]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/di_d[10]_i_1__0_n_0                                                        |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[95]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[96]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[97]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[98]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[99]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[100]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[101]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[103]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[102]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[118]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[110]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/wr_pushing                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[109]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[108]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_popping                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[107]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/clk_mgate/p_clkgate/wr_pushing                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[127]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[126]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[125]                                                                    |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[106]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[89]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[90]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[91]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[112]                                                                    |                                                                                                                                                        |                1 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[113]                                                                    |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[92]                                                                     |                                                                                                                                                        |                2 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[114]                                                                    |                                                                                                                                                        |                4 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[119]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[120]                                                                    |                                                                                                                                                        |                3 |              7 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[2]                                                                                                    |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[16]_i_1_n_0                                                 |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                                   |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                                   |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[0]                                                                                                    |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                       |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[7]                                                                                                    |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[6]                                                                                                    |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[5]                                                                                                    |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[4]                                                                                                    |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[3]                                                                                                    |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                                   |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[1]                                                                                                    |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[7]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[6]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[5]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[4]                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[3]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[2]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[1]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[0]                                                                                             |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_en                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                         |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[0]                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                             |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                             |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_en                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/E[0]                                                                                                      |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                   |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_mask_en_d1                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d5                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d4                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d3                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d2                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d1                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_9[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_10[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d6                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_s_arbiter_0_wren                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_last_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[7]                                                                                             |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[6]                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[5]                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[4]                                                                                             |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[3]                                                                                             |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[2]                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[1]                                                                                             |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_3[0]                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_2[0]                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_1[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_0[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/E[0]                                                                                                       |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                     |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2_i_1__0_n_0                                                                                |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_4[0]                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1[7]_i_1_n_0                                       |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/cq_rd_count0_reg[0]                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/E[0]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                        |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2_i_1__1_n_0                                                                                |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2_i_1__1_n_0                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6[7]_i_1_n_0                                       |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2_i_1__0_n_0                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_7[0]                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                  |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                  |                                                                                                                                                        |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                  |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                     |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                     |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                     |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                     |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                     |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_6[0]                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_5[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                                    |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                       |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                              |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                                    |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                              |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                                    |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                                   |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                                   |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                                    |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                                   |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                                   |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                                   |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                        |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                              |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                                      |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                        |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                     |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_6[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_5[0]                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_4[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_3[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_2[0]                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_1[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_0[0]                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/E[0]                                                                                                       |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                              |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                              |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                              |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                              |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                              |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_dat_pvld                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                6 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                              |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                       |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                                      |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                                      |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                                      |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                  |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[7]                                                                                                    |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                        |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                       |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                                      |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                                      |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                                      |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                                      |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[1][0]                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                              |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                       |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                                      |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                                      |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                                      |                6 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                                      |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                                      |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                        |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_en                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_en                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_en                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_en                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori_en                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_en                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_en                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_en                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask1                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[6]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                   |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_3                                             |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/di_d_reg[29]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[7]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[5]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[4]                                                                                                      |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[3]                                                                                                      |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[2]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[1]                                                                                                      |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[0]                                                                                                         |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[7]                                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[6]                                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[5]                                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[4]                                                                                                        |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[3]                                                                                                        |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[2]                                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[1]                                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[0]                                                                                                        |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[1]                                                                                                    |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[2]                                                                                                    |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[3]                                                                                                    |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[4]                                                                                                    |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_3[0]                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[5]                                                                                                    |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/E[0]                                                                                            |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0                                                                                              |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0                                                                                              |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[6]                                                                                                    |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask[7]_i_1_n_0                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1_reg_0                                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_7[0]                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                  |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                  |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                  |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                     |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                     |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                     |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data120_out                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1_reg_0                                                                                                 |                                                                                                                                                        |                4 |              8 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                            | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                   |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[0]                                                                                                    |                                                                                                                                                        |                5 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data138_out                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data135_out                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data132_out                                                                                             |                                                                                                                                                        |                3 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data129_out                                                                                             |                                                                                                                                                        |                2 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data126_out                                                                                             |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data123_out                                                                                             |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data1                                                                                                   |                                                                                                                                                        |                1 |              8 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_popping                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/E[0]                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/wr_clk_strict_rcv_gated                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/nvdla_csc_d_misc_cfg_0_wren                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_vld_reg[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_0                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_bpt2/lat_adv                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_16[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_14[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_bpt3/lat_adv                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/E[0]                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data0                                                                                    |                                                                                                                                                        |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_wr_count                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_0[0]                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_catch                                                                                    |                                                                                                                                                        |                3 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_pushing_reg[0]                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                4 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              9 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/E[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              9 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                             |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_5[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              |                                                                                                                                                                                                   |                                                                                                                                                        |                2 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                   |                                                                                                                                                        |                2 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits0                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |             10 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits0                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_12[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_11[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_13[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             10 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cfgrom_req_pvld                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                5 |             11 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                      |                                                                                                                                                        |                5 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_0                                                       |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                             |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/count_c[10]_i_1__2_n_0                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_pvld_d1_reg_2[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/E[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_ig/count_c[10]_i_1__1_n_0                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/E[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_req_in0                                                                             |                                                                                                                                                        |                3 |             11 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d2                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d1                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d6                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d5                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d4                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d3                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d1                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[0]_i_1_n_0                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[6]_0[0]                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d21                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                          |                                                                                                                                                        |                2 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                          |                                                                                                                                                        |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                    |                                                                                                                                                        |                2 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_pvld_d1_reg_1[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/p_50_in                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                   |                                                                                                                                                        |                7 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/weight_r_up_cnt[4]_i_1_0[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                   |                                                                                                                                                        |               10 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                3 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d2                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_pvld_reg_0[0]                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_pd1                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_pvld_reg_0[0]                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d3                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                         |                                                                                                                                                        |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                               |                2 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_pipe_valid_d2                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                              |                2 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                              |                2 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                               |                3 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___8_n_0                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                5 |             12 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | pynqz2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                               |                2 |             12 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_11[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pvld_reg_1                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                |                                                                                                                                                        |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]_0                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_out_rdy_reg                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/spt_fifo_busy_int_reg                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/count_h                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt_reg_en                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_10[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/is_img_d1_reg[0]                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_out_rdy_reg                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1_n_0                                                                   |                                                                                                                                                        |                3 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/count_h                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                   |                                                                                                                                                        |                2 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                   |                                                                                                                                                        |                2 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                   |                                                                                                                                                        |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/qd_i_2__13_0[0]                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_height_en                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[0]                                                                                              |                                                                                                                                                        |                3 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[1]                                                                                              |                                                                                                                                                        |                2 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[2]                                                                                              |                                                                                                                                                        |                2 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[3]                                                                                              |                                                                                                                                                        |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/nvdla_core_clk_mgated_0                              |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             13 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/p_25_in                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             13 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_valid                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0]_1[0]                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_10[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/E[0]                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_reg_i_1_n_0                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3[14]_i_1_n_0                                                                   |                                                                                                                                                        |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0[14]_i_1_n_0                                                                   |                                                                                                                                                        |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2[14]_i_1_n_0                                                                   |                                                                                                                                                        |                3 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_2                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1[14]_i_1_n_0                                                                   |                                                                                                                                                        |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                      |                                                                                                                                                        |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cq2eg_pvld_int_reg                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr_en                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/p_1_in                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr_en                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_en                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr_en                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                               |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en                                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_reg_en                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_b_req_pvld_reg_0[0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                 |                                                                                                                                                        |                2 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/E[0]                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0]_0[0]                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                      |                                                                                                                                                        |                5 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0][0]                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_a_req_pvld_reg_0[0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/dat_updt_d9_reg[0]                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last_reg_en                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_reg_en_1                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                        |                3 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/c_bias_d1_reg_en                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_prdy_reg_0                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_height_cnt_d1[0]_i_1_n_0                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             14 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/rd_popping                                                                            |                                                                                                                                                        |                3 |             14 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                      |                                                                                                                                                        |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                      |                                                                                                                                                        |                5 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly_en                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d11                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_en                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset_en                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base_en                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/update_all                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_wr_idx[14]_i_1_n_0                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/E[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rls                                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid                            |                                                                                                                                                                                                   |                                                                                                                                                        |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                          |                                                                                                                                                        |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                          |                                                                                                                                                        |                5 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt_reg_en                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                      |                                                                                                                                                        |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly0                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_reg_1                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/p_0_in                                                                                                   |                                                                                                                                                        |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/rd_popping                                                                                          |                                                                                                                                                        |                3 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_updt                                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                           |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st1                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2cdma_wt_updt_reg_0[0]                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_pending_req_reg_1[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/E[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/incr_wt_updt_d3_reg[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/E[0]                                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             15 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                    |                                                                                                                                                        |                4 |             15 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori_reg_en                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/clk_mgated                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_13[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_12[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_ch_ori_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                4 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt_reg_en                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                2 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_updt                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                        | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                               |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_14[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_6[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_cbuf_flush_vld_w                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl1                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                    |                                                                                                                                                        |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                    |                                                                                                                                                        |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                          |                                                                                                                                                        |                5 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                     |                                                                                                                                                        |                6 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                            |                                                                                                                                                        |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_9[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_13[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             16 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             16 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg_0[0]                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/stripe_cnt_reg[3]_0[0]                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d5                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d4                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d3                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                    |                                                                                                                                                        |                5 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d2                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_0                                                                                                         | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                               |                5 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/dout_r_reg[5]_0[0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/FSM_sequential_cur_state_reg[1][0]                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/cmux_in_en_reg                                |                3 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                               |                                                                                                                                                        |                7 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg[0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d1                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             17 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl1                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             17 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/layer_st                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data0                                                                                    |                                                                                                                                                        |                5 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             18 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/E[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_catch                                                                                    |                                                                                                                                                        |                5 |             18 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             18 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                3 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                9 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                3 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_0                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_1                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                3 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_2                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                8 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                7 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                |                                                                                                                                                        |                8 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                7 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                |                                                                                                                                                        |                3 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_0[0]                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in                                                                                                   |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_0                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_1                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_2                                                                                                 |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                              |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                              |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_update                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                              |                                                                                                                                                        |                4 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg_0[0]                                                                                     |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                    |                                                                                                                                                        |                7 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                    |                                                                                                                                                        |                3 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                |                                                                                                                                                        |                6 |             19 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in                                                                                                   |                                                                                                                                                        |                5 |             19 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_12[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             20 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             20 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             21 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             21 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar0_en                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             21 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar1_en                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             21 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_07_d1                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |             21 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/group_up_cnt1                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             21 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             22 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             22 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_7[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             22 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d4                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d4                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d5                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             23 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                           |                8 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d3                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d6                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d2                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d1                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/op_en_d0                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d3                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid_d1                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
| ~pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   |                                                                                                                                                        |               13 |             23 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_en_d1                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             23 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             24 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             24 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             24 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             24 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             24 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             25 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               13 |             25 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_0                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             25 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_15[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_11[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_fetched_cnt1                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_5[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                      |                                                                                                                                                        |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                      |                                                                                                                                                        |                9 |             26 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pixel_planar1_sft1                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             26 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2glb_req_pvld                                                                                                     |                                                                                                                                                        |                7 |             27 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                         |                                                                                                                                                        |                7 |             27 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori_reg_en                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             27 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             27 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_17[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d1                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d2                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d3                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d4                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d5                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d2                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d3                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_count_reg[1]_1[0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d1                                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                              |               14 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/sg2dl_pvld_reg_0[0]                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             28 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_7[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             28 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/FSM_sequential_cur_state_reg[0][0]                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3[14]_i_1_n_0                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/mrdma_done_pending_reg[0]                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3[14]_i_1_n_0                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg[0]                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_data_mode_reg_3[0]                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_1[0]                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_grain_base0                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg_1[0]                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/base_addr_surf[28]_i_1__0_n_0                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/FSM_sequential_cur_state_reg[0]_1[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/output_dst_reg_1[0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                        |                                                                                                                                                        |               10 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                              |                                                                                                                                                        |                5 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               13 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd0                                                                        |                                                                                                                                                        |                4 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                              |                                                                                                                                                        |                6 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                        |                                                                                                                                                        |                8 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd0                                                                        |                                                                                                                                                        |                7 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base0                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                             |                                                                                                                                                        |                9 |             29 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                             |                                                                                                                                                        |                9 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base0                                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/base_addr_surf                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             29 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1__0_n_0                                                                                  |                                                                                                                                                        |                7 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                          |                                                                                                                                                        |                8 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                          |                                                                                                                                                        |                8 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                          |                                                                                                                                                        |                8 |             30 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                          |                                                                                                                                                        |                8 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1__0_n_0                                                                                  |                                                                                                                                                        |                6 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1__0_n_0                                                                                  |                                                                                                                                                        |                6 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/layer_st_d1_reg_0                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/p_0_in                                                                                                  |                                                                                                                                                        |                8 |             30 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt_reg[1]_0                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               13 |             31 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_dlv_valid_d2_reg                                |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_10[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                         |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/CLK                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                            |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dma_rsp_mask_0                                                                     |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/E[0]                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_12[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_14[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg_0[0]                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_16[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff00                                                                                        |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_dlv_valid_d2_reg                                |               11 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_dlv_valid_d2_reg                                |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_dlv_valid_d2_reg                                |               17 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_10[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_11[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_dlv_valid_d2_reg                                |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_15[0]                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_14[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_dlv_valid_d2_reg                                |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd[31]_i_1_n_0                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                    |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_13[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/CLK                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff10                                                                                        |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_reg_en                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_12[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_11[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_10[0]                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_dlv_valid_d2_reg                                |                5 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_dlv_valid_d2_reg                                |                6 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                    |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_8[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_9[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                              |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg_rd_en                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_cmux2dp_pd0                                                                    |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_9[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                                |                                                                                                                                                        |               11 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/skid_flop_dmaif_rd_req_pd0                                                                                     |                                                                                                                                                        |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_7[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_iwe                                                                                         |                                                                                                                                                        |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                              |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                    |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_valid_reg_0[0]                                                                                         |                                                                                                                                                        |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/E[0]                                                                                       |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/u_read_ig_arb/skid_flop_arb_out_vld_reg[0]                                                               |                                                                                                                                                        |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |               13 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                              |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                              |                                                                                                                                                        |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                            |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                            |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                    |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p3/bpt2arb_cmd_accept                                                                             |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_8[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep__1_0[0]                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_6[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_8[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_line_offset1                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_11[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_13[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_14[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_5[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_6[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_18[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_9[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_1[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_10[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep__1[0]                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_12[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_13[0]                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_2[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep_0[0]                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_4[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_5[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_rep[0]                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/reg_rd_en__0                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_valid_reg_0[0]                                                                                     |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__0_n_0                        |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__1_n_0                        |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__2_n_0                        |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                            |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__3_n_0                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                            |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__4_n_0                        |               11 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___34_n_0                                                                                                          |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___30_n_0                                                                                                          |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cfg_bs_en_reg[0]                                                                         |                                                                                                                                                        |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff3[31]_i_1_n_0                                                                              |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff1[31]_i_1_n_0                                                                              |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__5_n_0                        |               13 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___33_n_0                                                                                                          |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_9[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___35_n_0                                                                                                          |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/reg2dp_d0_op_en_reg_0[0]                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                6 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                      |                                                                                                                                                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/reg2dp_d1_op_en_reg[0]                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d1_en                                                                                                      |                                                                                                                                                        |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                      | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                               |                5 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___31_n_0                                                                                                          |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                        |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_8[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff3[31]_i_1_n_0                                                                              |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff1[31]_i_1_n_0                                                                              |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                   |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                                                            | pynqz2_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                               |                5 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1_n_0                           |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_sat_en_reg_0[0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_rep_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_final_vld                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1__6_n_0                        |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___28_n_0                                                                                                          |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff3[31]_i_1_n_0                                                                              |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_rep[0]                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___29_n_0                                                                                                          |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                             |                                                                                                                                                        |               11 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff1[31]_i_1_n_0                                                                              |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/reg2dp_op_en_reg_reg[2][0]                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/inp_acc                                                                                                |                                                                                                                                                        |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff1[31]_i_1_n_0                                                                              |                                                                                                                                                        |                6 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes1                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/i___32_n_0                                                                                                          |                                                                                                                                                        |                5 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/CLK                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff3[31]_i_1_n_0                                                                              |                                                                                                                                                        |                7 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_catch                                                                             |                                                                                                                                                        |               11 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_rd_stall_cen                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             32 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[32]_i_1__1_n_0                                                                             |                                                                                                                                                        |                8 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff1[32]_i_1_n_0                                                                        |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                   |                                                                                                                                                        |                7 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                     |                                                                                                                                                        |                8 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff2[32]_i_1_n_0                                                                        |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd[32]_i_1__2_n_0                                                                             |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd0                                                                                          |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/pipe_dma_pd[32]_i_1__0_n_0                                                                             |                                                                                                                                                        |               11 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd[32]_i_1_n_0                                                                                |                                                                                                                                                        |               11 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                     |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_cmd_pd0                                                                           |                                                                                                                                                        |                8 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                      |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                             |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                             |                                                                                                                                                        |               10 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd0                                                                                          |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                  |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                  |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                   |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0[32]_i_1_n_0                                                                        |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/p_0_in                                                                                     |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                   |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_catch                                                                                    |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                          |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                               |                                                                                                                                                        |               10 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                |                                                                                                                                                        |               10 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                         |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                     |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                      |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_adv                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                      |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/E[0]                                                                                                             |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd[32]_i_1_n_0                                                                 |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pvld_reg_0[0]                                                                                |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                           |                                                                                                                                                        |               10 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_vld_p_reg_1[0]                                                                 |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                   |                                                                                                                                                        |                9 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                  |                                                                                                                                                        |                5 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                   |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                  |                                                                                                                                                        |                6 |             33 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                        |                9 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_partial_vld                                                                                   |                                                                                                                                                        |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_wr_en_d2_reg                                    |                7 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_partial_vld                                                                                   |                                                                                                                                                        |                7 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                        |               10 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_wr_en_d2_reg                                    |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_wr_en_d2_reg                                    |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_wr_en_d2_reg                                    |                7 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_wr_en_d2_reg                                    |                9 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_wr_en_d2_reg                                    |                7 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_wr_en_d2_reg                                    |               11 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_partial_vld                                                                                   |                                                                                                                                                        |               10 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_op_gated_clk_2                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                 | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_wr_en_d2_reg                                    |               14 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p3/pipe_bpt2arb_cmd_valid_reg[0]                                                                  |                                                                                                                                                        |                6 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/skid_flop_axi_dat_pd[40]_i_1_n_0                                                                |                                                                                                                                                        |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_partial_vld                                                                                   |                                                                                                                                                        |                7 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_partial_vld                                                                                   |                                                                                                                                                        |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_partial_vld                                                                                   |                                                                                                                                                        |                9 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               16 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_valid_reg_0                                                                    |                                                                                                                                                        |                8 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_partial_vld                                                                                   |                                                                                                                                                        |                7 |             34 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                           |                                                                                                                                                        |                7 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_partial_vld                                                                                   |                                                                                                                                                        |                9 |             34 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                        |                6 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                        |               10 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/E[0]                                                                                                     |                                                                                                                                                        |                5 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                        |                7 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                        |                7 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_pd0                                                                           |                                                                                                                                                        |                5 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                           |                                                                                                                                                        |                7 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |                6 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |                6 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_1[0]                                                    |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                             |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                              |                                                                                                                                                        |                6 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                              |                                                                                                                                                        |                7 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                              |                                                                                                                                                        |                8 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                              |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd0                                                                                          |                                                                                                                                                        |                9 |             35 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                        |                7 |             36 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                        |                8 |             36 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                        |                7 |             36 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c1l0_wr_en                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             36 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c0l0_wr_en                                                                                              | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             36 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                        |                8 |             36 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                        |                7 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                        |                6 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                        |                5 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                             |                                                                                                                                                        |                9 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                        |                6 |             37 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                        |                7 |             37 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             38 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                          |                                                                                                                                                        |                7 |             38 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |                7 |             38 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                        |               10 |             38 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                          |                                                                                                                                                        |                9 |             38 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                          |                9 |             39 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_a/u_NV_NVDLA_cacc/nvdla_cell_gated_clk                                                                                           |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               22 |             40 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/nvdla_op_gated_clk_6                                                                                   |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               18 |             40 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             41 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                     |                                                                                                                                                        |                8 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |               13 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_pd_p0                                                                              |                                                                                                                                                        |               14 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_pd_p0                                                                              |                                                                                                                                                        |                7 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |                7 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[1][0]                                                                       |                                                                                                                                                        |                9 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/rd_popping                                                                         |                                                                                                                                                        |                7 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0                                                                           |                                                                                                                                                        |               15 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1                                                                           |                                                                                                                                                        |               13 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2                                                                           |                                                                                                                                                        |               13 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3                                                                           |                                                                                                                                                        |               13 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                                |                                                                                                                                                        |               11 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg_0[0]                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/rd_popping                                                                                           |                                                                                                                                                        |                7 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg_0[0]                                                    |                                                                                                                                                        |                9 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[0][0]                                                                       |                                                                                                                                                        |                7 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg[0]                                                      |                                                                                                                                                        |               11 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[1]_0[0]                                                                     |                                                                                                                                                        |                6 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                          |                8 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                 |                                                                                                                                                        |                8 |             42 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg_1[0]                                                    |                                                                                                                                                        |               13 |             42 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                         |                                                                                                                                                        |               13 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]_0                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[43]_i_1_n_0                                                                                |                                                                                                                                                        |                8 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[43]_i_1_n_0                                                                                |                                                                                                                                                        |                8 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[43]_i_1_n_0                                                                                |                                                                                                                                                        |                7 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[43]_i_1_n_0                                                                                |                                                                                                                                                        |                8 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                  |                                                                                                                                                        |                6 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                        |                                                                                                                                                        |               15 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                        |                                                                                                                                                        |               19 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cacc_req_pvld_reg_0[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               16 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                    |                                                                                                                                                        |               14 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pvld_reg_0[0]                                                                                           | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               18 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2mcif_req_pvld_reg_0[0]                                                                                           |                                                                                                                                                        |               14 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                        |                                                                                                                                                        |               15 |             43 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                         |                                                                                                                                                        |               14 |             43 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt1                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                8 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_req_pvld_reg_0[0]                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               13 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_pd_p0                                                                              |                                                                                                                                                        |               10 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_pd_p0                                                                              |                                                                                                                                                        |               13 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |                9 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                       |                                                                                                                                                        |               14 |             44 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                 |                                                                                                                                                        |                8 |             44 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                 |                                                                                                                                                        |                7 |             45 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                        |                9 |             45 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2csc_req_pvld                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               17 |             45 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_height_en                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             45 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/p_48_in                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             46 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                           |                                                                                                                                                        |                8 |             46 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd0                                                                                |                                                                                                                                                        |               14 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_0[0]                                                                                   |                                                                                                                                                        |               13 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                      |                                                                                                                                                        |                7 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                      |                                                                                                                                                        |                7 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                          |                                                                                                                                                        |                8 |             47 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                          |                                                                                                                                                        |               10 |             47 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                      |                                                                                                                                                        |               14 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                        |                6 |             48 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             48 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/rd_clk_rd_mgated                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                                |                                                                                                                                                        |               14 |             49 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff3[48]_i_1_n_0                                                                             |                                                                                                                                                        |                8 |             49 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0[48]_i_1_n_0                                                                             |                                                                                                                                                        |                9 |             49 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff1[48]_i_1_n_0                                                                             |                                                                                                                                                        |                8 |             49 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/wr_clk_wr_mgated                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff2[48]_i_1_n_0                                                                             |                                                                                                                                                        |                8 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                        |                8 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                        |                9 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                        |                7 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                        |                9 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_catch                                                                                    |                                                                                                                                                        |               12 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data0                                                                                    |                                                                                                                                                        |               11 |             49 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/di_d[48]_i_1_n_0                                                                                |                                                                                                                                                        |               10 |             49 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__0_n_0                                                               |                                                                                                                                                        |                9 |             50 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__0_n_0                                                               |                                                                                                                                                        |               12 |             50 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               15 |             51 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                        |                7 |             56 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                             | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               20 |             56 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                                 |                                                                                                                                                        |                7 |             56 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                    |                                                                                                                                                        |                7 |             56 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                        |               15 |             58 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                   |                                                                                                                                                        |               11 |             58 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                   |                                                                                                                                                        |               11 |             58 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                        |               14 |             58 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/FSM_sequential_cur_state_reg[0]_0[0]                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               13 |             60 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               13 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               16 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               12 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/nvdla_hls_gated_clk_cvt                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/E[0]                                                                                                |                                                                                                                                                        |               22 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1_n_0                                                                  |                                                                                                                                                        |               16 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               10 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               17 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_en                                                                                                            |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_consumer_reg_rep__1[0]                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/dp2reg_consumer_reg_rep__0_3[0]                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                9 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd[127]_i_1_n_0                  |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_en                                                                                                            |                                                                                                                                                        |               13 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/in_dat_accept2                                                                                   |                                                                                                                                                        |               12 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_reg_en                                                                                                  |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                             |                                                                                                                                                        |               20 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                          |                                                                                                                                                        |               13 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1_en                                                                                                            |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_en                                                                                                            |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rd_en_d1                                                                                           |                                                                                                                                                        |               19 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1_en                                                                                                            |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_en                                                                                                            |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/p_0_in[9]                                                                       |               17 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1_en                                                                                                            |                                                                                                                                                        |               25 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_en                                                                                                            |                                                                                                                                                        |               18 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                                |               29 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd[63]_i_1_n_0                                                                |                                                                                                                                                        |               10 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3                                                                                 |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd[63]_i_1__2_n_0                                                             |                                                                                                                                                        |               11 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/E[0]                                                                                             |                                                                                                                                                        |               11 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/E[0]                                                                                             |                                                                                                                                                        |               12 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd0                                                                           |                                                                                                                                                        |               10 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2                                                                                 |                                                                                                                                                        |               16 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/E[0]                                                                                             |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1_1                                                                               |                                                                                                                                                        |               17 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0_0                                                                               |                                                                                                                                                        |               17 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/nvdla_gated_clk                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[63]_i_1__1_n_0                                                             |                                                                                                                                                        |               10 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd[127]_i_1__0_n_0               |               17 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               13 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               16 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                             |                                                                                                                                                        |               16 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/CLK                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/E[0]                                                                                      |                                                                                                                                                        |               14 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               11 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               11 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0                                                                       |                                                                                                                                                        |               15 |             64 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_0                                                                                              |                                                                                                                                                        |               10 |             64 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               11 |             65 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                         |                                                                                                                                                        |               14 |             65 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[22][0]                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               12 |             65 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                         |                                                                                                                                                        |               12 |             65 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              |                                                                                                                                                        |               16 |             66 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               13 |             68 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_dat_vld_reg_0[0]                                                               |                                                                                                                                                        |               12 |             68 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               13 |             68 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                              |                                                                                                                                                        |               15 |             68 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd0                                                                        |                                                                                                                                                        |               18 |             69 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd0                                                                        |                                                                                                                                                        |               18 |             69 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_status/cfg_reg_en                                                                                                        | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               24 |             72 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               16 |             72 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                   |                                                                                                                                                        |               19 |             72 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_rd_stall_cen                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             73 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_rd_stall_cen                                                                                                       | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             73 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d6                                                                                                    | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               24 |             73 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_en                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               14 |             80 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               32 |             88 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/reg2dp_d1_op_en_reg_2[0]                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             96 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                        |               12 |             96 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                        |               12 |             96 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                                | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               19 |             96 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_reuse_release123_out                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               26 |            104 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_req_reg_en_d1                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               25 |            107 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_op_en_reg_reg[2]_3[0]                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               22 |            108 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               35 |            118 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_dc                                                                                          | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               26 |            118 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_mean_reg_0[0]                                                                                          |                                                                                                                                                        |               34 |            128 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                |                                                                                                                                                        |               23 |            128 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                |                                                                                                                                                        |               29 |            128 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0                                                                         |                                                                                                                                                        |               38 |            129 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               44 |            129 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/nvdla_gated_clk                                                                                  | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0                                                                         |                                                                                                                                                        |               40 |            129 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               45 |            135 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_csc/nvdla_op_gated_clk_2                                                                                            | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                                                               | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               42 |            181 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                 |                                                                                                                                                        |               54 |            192 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_mux                                                                                         | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                        |                                                                                                                                                        |               41 |            192 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               70 |            203 |
|  pynqz2_i/nv_nvdla_wrapper_0/nv_core/u_partition_c/u_NV_NVDLA_cdma/nvdla_op_gated_clk_img                                                                                         |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               70 |            210 |
|  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/CLK                                                           |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0  |               73 |            264 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                     | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |               60 |            265 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   | pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                             |              355 |           1495 |
|  pynqz2_i/ps7/inst/FCLK_CLK0                                                                                                                                                      |                                                                                                                                                                                                   |                                                                                                                                                        |             2526 |           9664 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


