Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.1 (lin64) Build 3080587 Fri Dec 11 14:53:26 MST 2020
| Date         : Wed Feb 17 15:21:54 2021
| Host         : I7MINT running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file multicomp_wrapper_timing_summary_routed.rpt -pb multicomp_wrapper_timing_summary_routed.pb -rpx multicomp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : multicomp_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (901)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (901)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/IORQ_n_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/RD_n_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/WR_n_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[1]_rep/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[2]_rep/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[3]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[4]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[5]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[6]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: computer/serialClkCount_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.954     -320.947                     28                 2644        0.072        0.000                      0                 2644        8.750        0.000                       0                   903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 4.000}        8.000           125.000         
clk_fpga_1            {0.000 20.000}       40.000          25.000          
clk_fpga_2            {0.000 15.000}       29.999          33.334          
  clkfbout_clk_wiz_0  {0.000 15.000}       29.999          33.334          
  eth_clk_wiz_0       {0.000 10.000}       19.999          50.002          
  vga_clk_wiz_0       {0.000 19.999}       39.999          25.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                                                                                             37.845        0.000                       0                     1  
clk_fpga_2                                                                                                                                                              9.999        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   27.844        0.000                       0                     3  
  eth_clk_wiz_0           -11.954     -320.947                     28                 1218        0.132        0.000                      0                 1218        8.750        0.000                       0                   537  
  vga_clk_wiz_0            20.999        0.000                      0                  825        0.072        0.000                      0                  825       18.749        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_wiz_0  eth_clk_wiz_0        3.069        0.000                      0                  586        0.094        0.000                      0                  586  
eth_clk_wiz_0  vga_clk_wiz_0        1.895        0.000                      0                   16        0.166        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_clk_wiz_0      eth_clk_wiz_0           16.655        0.000                      0                   15        0.884        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 15.000 }
Period(ns):         29.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         29.999      27.844     BUFGCTRL_X0Y6    design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       29.999      70.001     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         14.999      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         29.999
Sources:            { clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         29.999      27.844     BUFGCTRL_X0Y5    clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       29.999      70.001     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack      -11.954ns,  Total Violation     -320.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.954ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.077ns  (logic 12.113ns (57.469%)  route 8.964ns (42.531%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.916    33.308    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.124    33.432 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_1/O
                         net (fo=2, routed)           0.725    34.157    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.157    
  -------------------------------------------------------------------
                         slack                                -11.954    

Slack (VIOLATED) :        -11.954ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.077ns  (logic 12.113ns (57.469%)  route 8.964ns (42.531%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.916    33.308    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.124    33.432 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_1/O
                         net (fo=2, routed)           0.725    34.157    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[10]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.157    
  -------------------------------------------------------------------
                         slack                                -11.954    

Slack (VIOLATED) :        -11.910ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.034ns  (logic 12.113ns (57.588%)  route 8.921ns (42.412%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.794    33.185    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.124    33.309 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_2/O
                         net (fo=2, routed)           0.804    34.113    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.113    
  -------------------------------------------------------------------
                         slack                                -11.910    

Slack (VIOLATED) :        -11.910ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.034ns  (logic 12.113ns (57.588%)  route 8.921ns (42.412%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.794    33.185    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.124    33.309 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_2/O
                         net (fo=2, routed)           0.804    34.113    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[9]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.113    
  -------------------------------------------------------------------
                         slack                                -11.910    

Slack (VIOLATED) :        -11.904ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.028ns  (logic 12.113ns (57.604%)  route 8.915ns (42.396%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.849    33.240    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.124    33.364 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_3/O
                         net (fo=2, routed)           0.743    34.107    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.107    
  -------------------------------------------------------------------
                         slack                                -11.904    

Slack (VIOLATED) :        -11.904ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.028ns  (logic 12.113ns (57.604%)  route 8.915ns (42.396%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.849    33.240    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.124    33.364 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_3/O
                         net (fo=2, routed)           0.743    34.107    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[8]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.107    
  -------------------------------------------------------------------
                         slack                                -11.904    

Slack (VIOLATED) :        -11.881ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.004ns  (logic 12.113ns (57.669%)  route 8.891ns (42.331%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.846    33.237    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.124    33.361 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_4/O
                         net (fo=2, routed)           0.722    34.084    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[7]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.084    
  -------------------------------------------------------------------
                         slack                                -11.881    

Slack (VIOLATED) :        -11.881ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        21.004ns  (logic 12.113ns (57.669%)  route 8.891ns (42.331%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.846    33.237    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y5           LUT3 (Prop_lut3_I1_O)        0.124    33.361 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_4/O
                         net (fo=2, routed)           0.722    34.084    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[7]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.084    
  -------------------------------------------------------------------
                         slack                                -11.881    

Slack (VIOLATED) :        -11.832ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.956ns  (logic 12.113ns (57.801%)  route 8.843ns (42.199%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.791    33.182    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.124    33.306 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_7/O
                         net (fo=2, routed)           0.729    34.035    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[4]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.035    
  -------------------------------------------------------------------
                         slack                                -11.832    

Slack (VIOLATED) :        -11.832ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.956ns  (logic 12.113ns (57.801%)  route 8.843ns (42.199%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 13.079 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.772    13.079    computer/io1/data_reg
    DSP48_X0Y0           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.285 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.287    computer/io1/a_addr_i4_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.805 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.854    19.659    computer/io1/a_addr_i4__0_n_105
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    20.316 r  computer/io1/mem_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    20.316    computer/io1/mem_reg_i_167_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.535 r  computer/io1/mem_reg_i_316/O[0]
                         net (fo=19, routed)          0.684    21.219    io1/a_addr_i3[20]
    SLICE_X13Y4          LUT3 (Prop_lut3_I1_O)        0.295    21.514 r  mem_reg_i_421/O
                         net (fo=1, routed)           0.692    22.205    mem_reg_i_421_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.590 r  mem_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    22.590    mem_reg_i_333_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.812 r  mem_reg_i_220/O[0]
                         net (fo=3, routed)           0.773    23.585    mem_reg_i_220_n_7
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.299    23.884 f  mem_reg_i_334/O
                         net (fo=2, routed)           0.174    24.058    mem_reg_i_334_n_0
    SLICE_X14Y1          LUT5 (Prop_lut5_I3_O)        0.124    24.182 r  mem_reg_i_211/O
                         net (fo=2, routed)           0.969    25.151    mem_reg_i_211_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.658 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    25.658    mem_reg_i_155_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.772 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.772    mem_reg_i_122_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.085 r  mem_reg_i_90/O[3]
                         net (fo=10, routed)          1.051    27.136    mem_reg_i_90_n_4
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.306    27.442 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.442    mem_reg_i_120_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.022 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.951    28.974    mem_reg_i_89_n_5
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.302    29.276 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.276    mem_reg_i_113_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.856 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.718    30.573    mem_reg_i_80_n_5
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.302    30.875 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.875    mem_reg_i_38_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.227 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.683    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.307    31.990 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.990    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.391 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.791    33.182    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X7Y2           LUT3 (Prop_lut3_I1_O)        0.124    33.306 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_7/O
                         net (fo=2, routed)           0.729    34.035    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[4]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -34.035    
  -------------------------------------------------------------------
                         slack                                -11.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 computer/io1/cursorHoriz_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/cursorHorizRestore_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.469ns  (logic 0.146ns (31.127%)  route 0.323ns (68.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 10.904 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.564    10.904    computer/io1/eth_clk
    SLICE_X18Y1          FDRE                                         r  computer/io1/cursorHoriz_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.146    11.050 r  computer/io1/cursorHoriz_reg[5]/Q
                         net (fo=24, routed)          0.323    11.373    computer/io1/cursorHoriz_reg_n_0_[5]
    SLICE_X22Y0          FDRE                                         r  computer/io1/cursorHorizRestore_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.829    11.199    computer/io1/eth_clk
    SLICE_X22Y0          FDRE                                         r  computer/io1/cursorHorizRestore_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.034    11.165    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.077    11.242    computer/io1/cursorHorizRestore_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.242    
                         arrival time                          11.373    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 computer/io1/savedCursorHoriz_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/cursorHoriz_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.499ns  (logic 0.236ns (47.287%)  route 0.263ns (52.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 11.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 10.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.561    10.901    computer/io1/eth_clk
    SLICE_X23Y2          FDRE                                         r  computer/io1/savedCursorHoriz_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.146    11.047 r  computer/io1/savedCursorHoriz_reg[4]/Q
                         net (fo=1, routed)           0.058    11.105    computer/io1/savedCursorHoriz__0[4]
    SLICE_X22Y2          LUT6 (Prop_lut6_I2_O)        0.045    11.150 r  computer/io1/cursorHoriz[4]_i_2/O
                         net (fo=1, routed)           0.205    11.355    computer/io1/cursorHoriz[4]_i_2_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.045    11.400 r  computer/io1/cursorHoriz[4]_i_1/O
                         net (fo=1, routed)           0.000    11.400    computer/io1/cursorHoriz[4]
    SLICE_X18Y1          FDRE                                         r  computer/io1/cursorHoriz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.832    11.202    computer/io1/eth_clk
    SLICE_X18Y1          FDRE                                         r  computer/io1/cursorHoriz_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.034    11.168    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.098    11.266    computer/io1/cursorHoriz_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.266    
                         arrival time                          11.400    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMA
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMB
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMC
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMD
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.167ns (36.006%)  route 0.297ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 10.897 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.557    10.897    computer/io1/eth_clk
    SLICE_X20Y37         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.167    11.064 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.297    11.361    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X20Y35         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825    11.195    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X20Y35         RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.284    10.911    
    SLICE_X20Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314    11.225    computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1
  -------------------------------------------------------------------
                         required time                        -11.225    
                         arrival time                          11.361    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y6      computer/ram1/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y2      computer/ram1/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y5      computer/ram1/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y5      computer/ram1/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y4      computer/ram1/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y2      computer/ram1/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y3      computer/ram1/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y6      computer/ram1/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y7      computer/ram1/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y3      computer/ram1/mem_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/IncDecZ_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.668ns  (logic 4.421ns (23.682%)  route 14.247ns (76.318%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 42.677 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.672    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.911 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[2]
                         net (fo=2, routed)           0.852    18.764    computer/cpu1/u0/Regs/data0[7]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.302    19.066 r  computer/cpu1/u0/Regs/IncDecZ_i_14/O
                         net (fo=1, routed)           0.670    19.736    computer/cpu1/u0/Regs/IncDecZ_i_14_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I4_O)        0.124    19.860 r  computer/cpu1/u0/Regs/IncDecZ_i_10/O
                         net (fo=1, routed)           0.452    20.312    computer/cpu1/u0/Regs/IncDecZ_i_10_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I5_O)        0.124    20.436 r  computer/cpu1/u0/Regs/IncDecZ_i_4/O
                         net (fo=1, routed)           1.076    21.512    computer/cpu1/u0/Regs/IncDecZ_i_4_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.124    21.636 r  computer/cpu1/u0/Regs/IncDecZ_i_1/O
                         net (fo=1, routed)           0.000    21.636    computer/cpu1/u0/Regs_n_29
    SLICE_X15Y23         FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.486    42.677    computer/cpu1/u0/vga_clk
    SLICE_X15Y23         FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/C
                         clock pessimism              0.231    42.908    
                         clock uncertainty           -0.302    42.606    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.029    42.635    computer/cpu1/u0/IncDecZ_reg
  -------------------------------------------------------------------
                         required time                         42.635    
                         arrival time                         -21.636    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             22.362ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.658ns  (logic 4.031ns (24.199%)  route 12.627ns (75.801%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[1]
                         net (fo=2, routed)           0.968    18.860    computer/cpu1/u0/Regs/RegAddrC_reg[2][1]
    SLICE_X22Y16         LUT5 (Prop_lut5_I3_O)        0.303    19.163 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.463    19.626    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIA0
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    41.988    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA
  -------------------------------------------------------------------
                         required time                         41.988    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 22.362    

Slack (MET) :             22.537ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 3.935ns (23.430%)  route 12.859ns (76.570%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.797 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[2]
                         net (fo=2, routed)           0.953    18.750    computer/cpu1/u0/Regs/data0[3]
    SLICE_X23Y16         LUT5 (Prop_lut5_I3_O)        0.302    19.052 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_1/O
                         net (fo=4, routed)           0.711    19.762    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DID1
    SLICE_X24Y16         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    42.299    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         42.299    
                         arrival time                         -19.762    
  -------------------------------------------------------------------
                         slack                                 22.537    

Slack (MET) :             22.564ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.558ns  (logic 3.917ns (23.656%)  route 12.641ns (76.344%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.778 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/O[1]
                         net (fo=2, routed)           0.962    18.740    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_6
    SLICE_X23Y17         LUT5 (Prop_lut5_I3_O)        0.303    19.043 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.483    19.526    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIA0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X20Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.090    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         42.090    
                         arrival time                         -19.526    
  -------------------------------------------------------------------
                         slack                                 22.564    

Slack (MET) :             22.578ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 4.013ns (24.258%)  route 12.530ns (75.742%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.871 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[3]
                         net (fo=2, routed)           0.726    18.598    computer/cpu1/u0/Regs/data0[4]
    SLICE_X23Y17         LUT5 (Prop_lut5_I3_O)        0.306    18.904 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_2/O
                         net (fo=4, routed)           0.607    19.511    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIA0
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/CLK
                         clock pessimism              0.231    42.910    
                         clock uncertainty           -0.302    42.608    
    SLICE_X20Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.089    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.089    
                         arrival time                         -19.511    
  -------------------------------------------------------------------
                         slack                                 22.578    

Slack (MET) :             22.622ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.396ns  (logic 4.145ns (25.281%)  route 12.250ns (74.719%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 42.676 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.672    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.006 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[1]
                         net (fo=2, routed)           0.591    18.597    computer/cpu1/u0/Regs/data0[6]
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.303    18.900 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.463    19.363    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIA0
    SLICE_X24Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.485    42.676    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X24Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.130    42.806    
                         clock uncertainty           -0.302    42.504    
    SLICE_X24Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    41.985    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         41.985    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                 22.622    

Slack (MET) :             22.631ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.658ns  (logic 4.031ns (24.199%)  route 12.627ns (75.801%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[1]
                         net (fo=2, routed)           0.968    18.860    computer/cpu1/u0/Regs/RegAddrC_reg[2][1]
    SLICE_X22Y16         LUT5 (Prop_lut5_I3_O)        0.303    19.163 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.463    19.626    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIB0
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.250    42.257    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMB
  -------------------------------------------------------------------
                         required time                         42.257    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 22.631    

Slack (MET) :             22.643ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.658ns  (logic 4.031ns (24.199%)  route 12.627ns (75.801%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.892 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[1]
                         net (fo=2, routed)           0.968    18.860    computer/cpu1/u0/Regs/RegAddrC_reg[2][1]
    SLICE_X22Y16         LUT5 (Prop_lut5_I3_O)        0.303    19.163 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.463    19.626    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIC0
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    42.269    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC
  -------------------------------------------------------------------
                         required time                         42.269    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 22.643    

Slack (MET) :             22.676ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.605ns  (logic 3.935ns (23.698%)  route 12.670ns (76.302%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.797 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[2]
                         net (fo=2, routed)           0.953    18.750    computer/cpu1/u0/Regs/data0[3]
    SLICE_X23Y16         LUT5 (Prop_lut5_I3_O)        0.302    19.052 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_1/O
                         net (fo=4, routed)           0.521    19.573    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIA1
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    42.249    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         42.249    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                 22.676    

Slack (MET) :             22.685ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.605ns  (logic 3.935ns (23.698%)  route 12.670ns (76.302%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.660     2.968    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.478     3.446 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.481     6.927    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.323     7.250 r  computer/cpu1/u0/Regs/Arith16_r_i_2/O
                         net (fo=23, routed)          2.006     9.256    computer/cpu1/u0/Regs/IR_reg[1]_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.326     9.582 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45/O
                         net (fo=1, routed)           0.263     9.845    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_45_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.969 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    10.120    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.306    10.550    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.634    11.308    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_33/O
                         net (fo=4, routed)           0.564    11.996    computer/cpu1/u0/Regs/p_3_in
    SLICE_X19Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.120 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25/O
                         net (fo=4, routed)           1.112    13.232    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_25_n_0
    SLICE_X21Y20         LUT3 (Prop_lut3_I2_O)        0.152    13.384 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    13.539    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.326    13.865 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.674    15.539    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X24Y15         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    15.689 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    16.539    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.355    16.894 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    16.894    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.444 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.444    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.558    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.797 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[2]
                         net (fo=2, routed)           0.953    18.750    computer/cpu1/u0/Regs/data0[3]
    SLICE_X23Y16         LUT5 (Prop_lut5_I3_O)        0.302    19.052 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_1/O
                         net (fo=4, routed)           0.521    19.573    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIC1
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X24Y16         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC_D1/CLK
                         clock pessimism              0.130    42.809    
                         clock uncertainty           -0.302    42.507    
    SLICE_X24Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    42.258    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         42.258    
                         arrival time                         -19.573    
  -------------------------------------------------------------------
                         slack                                 22.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.884%)  route 0.292ns (61.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  computer/cpu1/u0/RegBusA_r_reg[6]/Q
                         net (fo=1, routed)           0.136     1.172    computer/cpu1/u0/Regs/RegBusA_r_reg[7]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.217 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.156     1.373    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DID0
    SLICE_X20Y18         RAMS32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.821     1.191    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMS32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.301    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.884%)  route 0.292ns (61.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  computer/cpu1/u0/RegBusA_r_reg[6]/Q
                         net (fo=1, routed)           0.136     1.172    computer/cpu1/u0/Regs/RegBusA_r_reg[7]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.217 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.156     1.373    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIB0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.821     1.191    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.118     1.275    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.884%)  route 0.292ns (61.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  computer/cpu1/u0/RegBusA_r_reg[6]/Q
                         net (fo=1, routed)           0.136     1.172    computer/cpu1/u0/Regs/RegBusA_r_reg[7]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.217 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.156     1.373    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIC0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.821     1.191    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.117     1.274    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.901%)  route 0.318ns (63.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.553     0.894    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/cpu1/u0/RegBusA_r_reg[13]/Q
                         net (fo=1, routed)           0.156     1.191    computer/cpu1/u0/Regs/data1__0[5]
    SLICE_X23Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.236 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.162     1.398    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIB1
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/CLK
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.280    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.901%)  route 0.318ns (63.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.553     0.894    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/cpu1/u0/RegBusA_r_reg[13]/Q
                         net (fo=1, routed)           0.156     1.191    computer/cpu1/u0/Regs/data1__0[5]
    SLICE_X23Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.236 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.162     1.398    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIA1
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA_D1/CLK
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.276    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.858%)  route 0.348ns (65.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  computer/cpu1/u0/RegBusA_r_reg[9]/Q
                         net (fo=1, routed)           0.219     1.255    computer/cpu1/u0/Regs/data1__0[1]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_2/O
                         net (fo=4, routed)           0.128     1.428    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/DIB1
    SLICE_X20Y17         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.822     1.192    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/WCLK
    SLICE_X20Y17         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.282    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.825%)  route 0.344ns (62.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X24Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  computer/cpu1/u0/RegBusA_r_reg[12]/Q
                         net (fo=1, routed)           0.128     1.187    computer/cpu1/u0/Regs/data1__0[4]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_2/O
                         net (fo=4, routed)           0.215     1.447    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DID0
    SLICE_X20Y19         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMD/CLK
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.300    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.858%)  route 0.348ns (65.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X23Y17         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  computer/cpu1/u0/RegBusA_r_reg[9]/Q
                         net (fo=1, routed)           0.219     1.255    computer/cpu1/u0/Regs/data1__0[1]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_2/O
                         net (fo=4, routed)           0.128     1.428    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/DIA1
    SLICE_X20Y17         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.822     1.192    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/WCLK
    SLICE_X20Y17         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.278    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.142%)  route 0.359ns (65.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.553     0.894    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/cpu1/u0/RegBusA_r_reg[7]/Q
                         net (fo=1, routed)           0.220     1.255    computer/cpu1/u0/Regs/RegBusA_r_reg[7]_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.139     1.438    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DID1
    SLICE_X20Y18         RAMS32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.821     1.191    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMS32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.278    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.142%)  route 0.359ns (65.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.553     0.894    computer/cpu1/u0/vga_clk
    SLICE_X23Y18         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/cpu1/u0/RegBusA_r_reg[7]/Q
                         net (fo=1, routed)           0.220     1.255    computer/cpu1/u0/Regs/RegBusA_r_reg[7]_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.300 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.139     1.438    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIC1
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.821     1.191    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.271    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_wiz_0
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.999
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.999      37.843     BUFGCTRL_X0Y0    clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.999      38.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y23     computer/cpu1/DI_Reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y21     computer/cpu1/DI_Reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y23     computer/cpu1/DI_Reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y21     computer/cpu1/DI_Reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y21     computer/cpu1/DI_Reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y21     computer/cpu1/DI_Reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y21     computer/cpu1/DI_Reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X16Y23     computer/cpu1/DI_Reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.999      173.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X24Y18     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.518ns (9.203%)  route 5.111ns (90.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.674     2.982    computer/cpu1/u0/vga_clk
    SLICE_X6Y15          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  computer/cpu1/u0/A_reg[6]_rep__0/Q
                         net (fo=10, routed)          5.111     8.611    computer/ram1/ADDRBWRADDR[6]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.531    12.723    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.668    
                         clock uncertainty           -0.422    12.246    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.680    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_1/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.518ns (9.791%)  route 4.773ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.674     2.982    computer/cpu1/u0/vga_clk
    SLICE_X6Y15          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  computer/cpu1/u0/A_reg[6]_rep__0/Q
                         net (fo=10, routed)          4.773     8.273    computer/ram1/ADDRBWRADDR[6]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.528    12.720    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.665    
                         clock uncertainty           -0.422    12.243    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.677    computer/ram1/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_5/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.456ns (9.015%)  route 4.602ns (90.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.669     2.977    computer/cpu1/u0/vga_clk
    SLICE_X7Y19          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  computer/cpu1/u0/A_reg[14]_rep__1/Q
                         net (fo=10, routed)          4.602     8.035    computer/ram1/mem_reg_0_5_0[14]
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.532    12.724    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.669    
                         clock uncertainty           -0.422    12.247    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.681    computer/ram1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.456ns (9.661%)  route 4.264ns (90.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.669     2.977    computer/cpu1/u0/vga_clk
    SLICE_X7Y19          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  computer/cpu1/u0/A_reg[14]_rep__1/Q
                         net (fo=10, routed)          4.264     7.697    computer/ram1/mem_reg_0_5_0[14]
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.527    12.719    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.664    
                         clock uncertainty           -0.422    12.242    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.676    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.518ns (11.154%)  route 4.126ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.669     2.977    computer/cpu1/u0/vga_clk
    SLICE_X6Y19          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     3.495 r  computer/cpu1/u0/A_reg[5]_rep__0/Q
                         net (fo=10, routed)          4.126     7.621    computer/ram1/ADDRBWRADDR[5]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.531    12.723    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.668    
                         clock uncertainty           -0.422    12.246    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.680    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[9]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_1/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.456ns (9.978%)  route 4.114ns (90.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.668     2.976    computer/cpu1/u0/vga_clk
    SLICE_X7Y20          FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     3.432 r  computer/cpu1/u0/A_reg[9]_rep__0/Q
                         net (fo=10, routed)          4.114     7.546    computer/ram1/ADDRBWRADDR[9]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.528    12.720    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.665    
                         clock uncertainty           -0.422    12.243    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.677    computer/ram1/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_4/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.456ns (10.101%)  route 4.058ns (89.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.669     2.977    computer/cpu1/u0/vga_clk
    SLICE_X7Y19          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  computer/cpu1/u0/A_reg[14]_rep__0/Q
                         net (fo=10, routed)          4.058     7.491    computer/ram1/ADDRARDADDR[14]
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.540    12.732    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.677    
                         clock uncertainty           -0.422    12.255    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    11.689    computer/ram1/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_2/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.518ns (11.786%)  route 3.877ns (88.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.674     2.982    computer/cpu1/u0/vga_clk
    SLICE_X6Y15          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     3.500 r  computer/cpu1/u0/A_reg[6]_rep__0/Q
                         net (fo=10, routed)          3.877     7.377    computer/ram1/ADDRBWRADDR[6]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.535    12.727    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.672    
                         clock uncertainty           -0.422    12.250    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.684    computer/ram1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_4/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.518ns (11.770%)  route 3.883ns (88.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.672     2.980    computer/cpu1/u0/vga_clk
    SLICE_X6Y17          FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.518     3.498 r  computer/cpu1/u0/A_reg[13]_rep__0/Q
                         net (fo=10, routed)          3.883     7.381    computer/ram1/ADDRARDADDR[13]
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.540    12.732    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.677    
                         clock uncertainty           -0.422    12.255    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.689    computer/ram1/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_4/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.456ns (10.554%)  route 3.865ns (89.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.721     3.029    computer/cpu1/u0/vga_clk
    SLICE_X5Y15          FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     3.485 r  computer/cpu1/u0/A_reg[4]_rep__1/Q
                         net (fo=10, routed)          3.865     7.350    computer/ram1/ADDRARDADDR[4]
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.540    12.732    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.677    
                         clock uncertainty           -0.422    12.255    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    11.689    computer/ram1/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  4.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.141ns (13.611%)  route 0.895ns (86.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.580     0.921    computer/cpu1/u0/vga_clk
    SLICE_X5Y16          FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  computer/cpu1/u0/A_reg[7]_rep__3/Q
                         net (fo=2, routed)           0.895     1.956    computer/ram1/mem_reg_1_7_0[7]
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.867     1.237    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.257    
                         clock uncertainty            0.422     1.679    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.862    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.554%)  route 0.899ns (86.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.581     0.922    computer/cpu1/u0/vga_clk
    SLICE_X5Y15          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  computer/cpu1/u0/A_reg[6]_rep__3/Q
                         net (fo=2, routed)           0.899     1.962    computer/ram1/mem_reg_1_7_0[6]
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.867     1.237    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.257    
                         clock uncertainty            0.422     1.679    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.862    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.184%)  route 0.929ns (86.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.577     0.918    computer/cpu1/u0/vga_clk
    SLICE_X5Y19          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  computer/cpu1/u0/A_reg[14]_rep__2/Q
                         net (fo=2, routed)           0.929     1.987    computer/ram1/mem_reg_1_7_0[14]
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.867     1.237    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.257    
                         clock uncertainty            0.422     1.679    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.862    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.141ns (13.191%)  route 0.928ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.578     0.919    computer/cpu1/u0/vga_clk
    SLICE_X5Y18          FDCE                                         r  computer/cpu1/u0/A_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.060 r  computer/cpu1/u0/A_reg[11]_rep__0/Q
                         net (fo=10, routed)          0.928     1.987    computer/ram1/ADDRBWRADDR[11]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864     1.234    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.020     1.254    
                         clock uncertainty            0.422     1.676    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.859    computer/ram1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.164ns (15.002%)  route 0.929ns (84.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.559     0.900    computer/cpu1/u0/vga_clk
    SLICE_X6Y18          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.064 r  computer/cpu1/u0/A_reg[5]_rep__3/Q
                         net (fo=2, routed)           0.929     1.993    computer/ram1/mem_reg_1_7_0[5]
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.867     1.237    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.257    
                         clock uncertainty            0.422     1.679    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.862    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[2]_rep_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.164ns (15.176%)  route 0.917ns (84.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.563     0.904    computer/cpu1/u0/vga_clk
    SLICE_X6Y12          FDCE                                         r  computer/cpu1/u0/A_reg[2]_rep_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.164     1.068 r  computer/cpu1/u0/A_reg[2]_rep_rep__0/Q
                         net (fo=10, routed)          0.917     1.984    computer/ram1/ADDRARDADDR[2]
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.858     1.228    computer/ram1/eth_clk
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.020     1.248    
                         clock uncertainty            0.422     1.670    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.853    computer/ram1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.164ns (14.471%)  route 0.969ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.559     0.900    computer/cpu1/u0/vga_clk
    SLICE_X6Y18          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.064 r  computer/cpu1/u0/A_reg[5]_rep__2/Q
                         net (fo=10, routed)          0.969     2.033    computer/ram1/mem_reg_0_5_0[5]
    RAMB36_X0Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.874     1.244    computer/ram1/eth_clk
    RAMB36_X0Y7          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/CLKARDCLK
                         clock pessimism              0.020     1.264    
                         clock uncertainty            0.422     1.686    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.869    computer/ram1/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.164ns (14.446%)  route 0.971ns (85.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.558     0.899    computer/cpu1/u0/vga_clk
    SLICE_X6Y19          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.063 r  computer/cpu1/u0/A_reg[5]_rep__0/Q
                         net (fo=10, routed)          0.971     2.034    computer/ram1/ADDRBWRADDR[5]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864     1.234    computer/ram1/eth_clk
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.020     1.254    
                         clock uncertainty            0.422     1.676    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.859    computer/ram1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[10]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.164ns (14.692%)  route 0.952ns (85.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.581     0.922    computer/cpu1/u0/vga_clk
    SLICE_X4Y15          FDCE                                         r  computer/cpu1/u0/A_reg[10]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.164     1.086 r  computer/cpu1/u0/A_reg[10]_rep__3/Q
                         net (fo=2, routed)           0.952     2.038    computer/ram1/mem_reg_1_7_0[10]
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.867     1.237    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.257    
                         clock uncertainty            0.422     1.679    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.862    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.579     0.920    computer/cpu1/u0/vga_clk
    SLICE_X5Y17          FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  computer/cpu1/u0/A_reg[7]_rep__0/Q
                         net (fo=10, routed)          0.975     2.036    computer/ram1/ADDRBWRADDR[7]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.856    computer/ram1/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        7.269ns  (logic 3.669ns (50.477%)  route 3.600ns (49.523%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 33.022 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.715    33.022    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.894 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.960    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.385 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.892    38.277    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X20Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.401 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.481    38.882    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.124    39.006 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.574    39.580    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124    39.704 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.587    40.291    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y28         FDCE (Setup_fdce_C_D)       -0.016    42.186    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         42.186    
                         arrival time                         -40.291    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.956ns  (logic 3.545ns (50.960%)  route 3.411ns (49.040%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.021ns = ( 33.020 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.713    33.020    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.892 r  computer/ram1/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.958    computer/ram1/mem_reg_0_4_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.383 r  computer/ram1/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.094    38.477    computer/cpu1/u0/internalRam1DataOut[4]
    SLICE_X18Y30         LUT6 (Prop_lut6_I5_O)        0.124    38.601 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.408    39.009    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.124    39.133 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.844    39.977    computer/cpu1/cpuDataIn[4]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y21         FDCE (Setup_fdce_C_D)       -0.028    42.174    computer/cpu1/DI_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         42.174    
                         arrival time                         -39.977    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.840ns  (logic 3.545ns (51.825%)  route 3.295ns (48.175%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 33.022 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.715    33.022    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.894 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.960    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.385 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.892    38.277    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X20Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.401 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.481    38.882    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.124    39.006 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.857    39.863    computer/cpu1/cpuDataIn[3]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y21         FDCE (Setup_fdce_C_D)       -0.045    42.157    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         42.157    
                         arrival time                         -39.863    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.604ns  (logic 3.661ns (55.439%)  route 2.943ns (44.561%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.009 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.702    33.009    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.881 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.947    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.372 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.309    37.681    computer/cpu1/u0/internalRam1DataOut[1]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    37.805 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.427    38.232    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.356 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.569    38.926    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.116    39.042 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.572    39.613    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.489    42.680    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism             -0.055    42.625    
                         clock uncertainty           -0.422    42.203    
    SLICE_X16Y29         FDCE (Setup_fdce_C_D)       -0.249    41.954    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         41.954    
                         arrival time                         -39.613    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.554ns  (logic 3.545ns (54.087%)  route 3.009ns (45.913%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 33.009 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.702    33.009    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.881 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.947    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.372 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.309    37.681    computer/cpu1/u0/internalRam1DataOut[1]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124    37.805 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.427    38.232    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.356 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           1.207    39.564    computer/cpu1/cpuDataIn[1]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y21         FDCE (Setup_fdce_C_D)       -0.058    42.144    computer/cpu1/DI_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         42.144    
                         arrival time                         -39.564    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_7/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.627ns  (logic 3.669ns (55.360%)  route 2.958ns (44.640%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.028ns = ( 33.027 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.720    33.027    computer/ram1/mem_reg_0_0_0
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.899 r  computer/ram1/mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.965    computer/ram1/mem_reg_0_7_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.390 r  computer/ram1/mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.986    38.376    computer/cpu1/u0/internalRam1DataOut[7]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    38.500 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.291    38.791    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.124    38.915 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.616    39.531    computer/cpu1/u0/dataOut_reg[7][7]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124    39.655 r  computer/cpu1/u0/IR[7]_i_2/O
                         net (fo=1, routed)           0.000    39.655    computer/cpu1/u0/IR[7]_i_2_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y28         FDCE (Setup_fdce_C_D)        0.077    42.279    computer/cpu1/u0/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         42.279    
                         arrival time                         -39.655    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_7/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.466ns  (logic 3.545ns (54.829%)  route 2.921ns (45.171%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 42.676 - 39.999 ) 
    Source Clock Delay      (SCD):    3.028ns = ( 33.027 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.720    33.027    computer/ram1/mem_reg_0_0_0
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.899 r  computer/ram1/mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.965    computer/ram1/mem_reg_0_7_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.390 r  computer/ram1/mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           1.986    38.376    computer/cpu1/u0/internalRam1DataOut[7]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    38.500 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.291    38.791    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.124    38.915 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.578    39.493    computer/cpu1/cpuDataIn[7]
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.485    42.676    computer/cpu1/vga_clk
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/C
                         clock pessimism             -0.055    42.621    
                         clock uncertainty           -0.422    42.199    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)       -0.028    42.171    computer/cpu1/DI_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         42.171    
                         arrival time                         -39.493    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.563ns  (logic 3.669ns (55.907%)  route 2.894ns (44.093%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    3.021ns = ( 33.020 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.713    33.020    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.892 r  computer/ram1/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.958    computer/ram1/mem_reg_0_4_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.383 r  computer/ram1/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.094    38.477    computer/cpu1/u0/internalRam1DataOut[4]
    SLICE_X18Y30         LUT6 (Prop_lut6_I5_O)        0.124    38.601 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.408    39.009    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.124    39.133 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.326    39.459    computer/cpu1/u0/dataOut_reg[7][4]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.124    39.583 r  computer/cpu1/u0/IR[4]_i_1/O
                         net (fo=1, routed)           0.000    39.583    computer/cpu1/u0/IR[4]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.489    42.680    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
                         clock pessimism             -0.055    42.625    
                         clock uncertainty           -0.422    42.203    
    SLICE_X16Y29         FDCE (Setup_fdce_C_D)        0.079    42.282    computer/cpu1/u0/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         42.282    
                         arrival time                         -39.583    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_2/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.439ns  (logic 3.545ns (55.056%)  route 2.894ns (44.944%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 42.676 - 39.999 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 33.014 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.707    33.014    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.886 r  computer/ram1/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.952    computer/ram1/mem_reg_0_2_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.377 r  computer/ram1/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.387    37.763    computer/cpu1/u0/internalRam1DataOut[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I0_O)        0.124    37.887 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.445    38.332    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.124    38.456 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.998    39.453    computer/cpu1/cpuDataIn[2]
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.485    42.676    computer/cpu1/vga_clk
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/C
                         clock pessimism             -0.055    42.621    
                         clock uncertainty           -0.422    42.199    
    SLICE_X16Y23         FDCE (Setup_fdce_C_D)       -0.045    42.154    computer/cpu1/DI_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         42.154    
                         arrival time                         -39.453    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_6/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.460ns  (logic 3.545ns (54.876%)  route 2.915ns (45.124%))
  Logic Levels:           3  (LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 33.019 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.712    33.019    computer/ram1/mem_reg_0_0_0
    RAMB36_X0Y6          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.891 r  computer/ram1/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.957    computer/ram1/mem_reg_0_6_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.382 r  computer/ram1/mem_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.546    37.927    computer/cpu1/u0/internalRam1DataOut[6]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    38.051 r  computer/cpu1/u0/DI_Reg[6]_i_2/O
                         net (fo=1, routed)           0.444    38.496    computer/cpu1/u0/DI_Reg[6]_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.124    38.620 r  computer/cpu1/u0/DI_Reg[6]_i_1/O
                         net (fo=2, routed)           0.860    39.480    computer/cpu1/cpuDataIn[6]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         1.488    42.679    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/C
                         clock pessimism             -0.055    42.624    
                         clock uncertainty           -0.422    42.202    
    SLICE_X16Y21         FDCE (Setup_fdce_C_D)       -0.016    42.186    computer/cpu1/DI_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         42.186    
                         arrival time                         -39.480    
  -------------------------------------------------------------------
                         slack                                  2.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.276ns (28.706%)  route 0.685ns (71.294%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.555     0.896    computer/sd1/eth_clk
    SLICE_X19Y30         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.307     1.344    computer/cpu1/u0/dout[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.389 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.135     1.524    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.569 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.127     1.696    computer/cpu1/u0/dataOut_reg[7][0]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.741 r  computer/cpu1/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.116     1.857    computer/cpu1/u0/IR[0]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)         0.059     1.691    computer/cpu1/u0/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.384ns (36.913%)  route 0.656ns (63.087%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.555     0.896    computer/sd1/eth_clk
    SLICE_X19Y30         FDRE                                         r  computer/sd1/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  computer/sd1/dout_reg[4]/Q
                         net (fo=1, routed)           0.195     1.232    computer/cpu1/u0/dout[4]
    SLICE_X19Y30         LUT5 (Prop_lut5_I2_O)        0.046     1.278 f  computer/cpu1/u0/DI_Reg[4]_i_3/O
                         net (fo=1, routed)           0.210     1.488    computer/cpu1/u0/DI_Reg[4]_i_3_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I1_O)        0.107     1.595 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.130     1.725    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.121     1.891    computer/cpu1/u0/dataOut_reg[7][4]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.936 r  computer/cpu1/u0/IR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.936    computer/cpu1/u0/IR[4]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)         0.121     1.753    computer/cpu1/u0/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.231ns (23.676%)  route 0.745ns (76.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.555     0.896    computer/sd1/eth_clk
    SLICE_X19Y30         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.307     1.344    computer/cpu1/u0/dout[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.389 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.135     1.524    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.569 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.302     1.871    computer/cpu1/cpuDataIn[0]
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.816     1.186    computer/cpu1/vga_clk
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/C
                         clock pessimism              0.020     1.206    
                         clock uncertainty            0.422     1.628    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.059     1.687    computer/cpu1/DI_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.254ns (24.247%)  route 0.794ns (75.753%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.285     1.342    computer/cpu1/u0/dout[3]
    SLICE_X20Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.387 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.158     1.545    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.590 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.350     1.940    computer/cpu1/cpuDataIn[3]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.819     1.189    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism              0.020     1.209    
                         clock uncertainty            0.422     1.631    
    SLICE_X16Y21         FDCE (Hold_fdce_C_D)         0.052     1.683    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.231ns (20.886%)  route 0.875ns (79.114%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.555     0.896    computer/sd1/eth_clk
    SLICE_X19Y30         FDRE                                         r  computer/sd1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  computer/sd1/dout_reg[1]/Q
                         net (fo=1, routed)           0.250     1.287    computer/cpu1/u0/dout[1]
    SLICE_X19Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.332 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.150     1.482    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.527 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.474     2.002    computer/cpu1/cpuDataIn[1]
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.819     1.189    computer/cpu1/vga_clk
    SLICE_X16Y21         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/C
                         clock pessimism              0.020     1.209    
                         clock uncertainty            0.422     1.631    
    SLICE_X16Y21         FDCE (Hold_fdce_C_D)         0.089     1.720    computer/cpu1/DI_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 computer/sd1/sd_write_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.321ns (27.202%)  route 0.859ns (72.798%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X23Y30         FDRE                                         r  computer/sd1/sd_write_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  computer/sd1/sd_write_flag_reg/Q
                         net (fo=6, routed)           0.219     1.252    computer/sd1/sd_write_flag
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.297 f  computer/sd1/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.323     1.620    computer/cpu1/u0/DI_Reg_reg[7]_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.665 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.105     1.770    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.212     2.028    computer/cpu1/u0/dataOut_reg[7][7]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.073 r  computer/cpu1/u0/IR[7]_i_2/O
                         net (fo=1, routed)           0.000     2.073    computer/cpu1/u0/IR[7]_i_2_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.819     1.189    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/C
                         clock pessimism              0.020     1.209    
                         clock uncertainty            0.422     1.631    
    SLICE_X16Y28         FDCE (Hold_fdce_C_D)         0.120     1.751    computer/cpu1/u0/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.299ns (26.252%)  route 0.840ns (73.748%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.285     1.342    computer/cpu1/u0/dout[3]
    SLICE_X20Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.387 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.158     1.545    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.590 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.207     1.797    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.189     2.031    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.819     1.189    computer/cpu1/u0/vga_clk
    SLICE_X16Y28         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism              0.020     1.209    
                         clock uncertainty            0.422     1.631    
    SLICE_X16Y28         FDCE (Hold_fdce_C_D)         0.060     1.691    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.279ns (26.040%)  route 0.792ns (73.960%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.555     0.896    computer/sd1/eth_clk
    SLICE_X19Y30         FDRE                                         r  computer/sd1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  computer/sd1/dout_reg[1]/Q
                         net (fo=1, routed)           0.250     1.287    computer/cpu1/u0/dout[1]
    SLICE_X19Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.332 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.150     1.482    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.527 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.212     1.739    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.048     1.787 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.180     1.967    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)        -0.014     1.618    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.299ns (24.457%)  route 0.924ns (75.543%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  computer/sd1/dout_reg[2]/Q
                         net (fo=1, routed)           0.473     1.530    computer/cpu1/u0/dout[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.575 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.161     1.735    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.780 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.290     2.070    computer/cpu1/u0/dataOut_reg[7][2]
    SLICE_X16Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.115 r  computer/cpu1/u0/IR[2]_i_1/O
                         net (fo=1, routed)           0.000     2.115    computer/cpu1/u0/IR[2]_i_1_n_0
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X16Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)         0.121     1.753    computer/cpu1/u0/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 computer/sd1/sd_write_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.276ns (23.648%)  route 0.891ns (76.352%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X23Y30         FDRE                                         r  computer/sd1/sd_write_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  computer/sd1/sd_write_flag_reg/Q
                         net (fo=6, routed)           0.219     1.252    computer/sd1/sd_write_flag
    SLICE_X23Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.297 f  computer/sd1/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.323     1.620    computer/cpu1/u0/DI_Reg_reg[7]_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.665 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.105     1.770    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.244     2.060    computer/cpu1/cpuDataIn[7]
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=359, routed)         0.816     1.186    computer/cpu1/vga_clk
    SLICE_X16Y23         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/C
                         clock pessimism              0.020     1.206    
                         clock uncertainty            0.422     1.628    
    SLICE_X16Y23         FDCE (Hold_fdce_C_D)         0.063     1.691    computer/cpu1/DI_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.672ns (27.084%)  route 1.809ns (72.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.969     5.451    computer/sd1/led_on_count0
    SLICE_X17Y33         FDCE                                         f  computer/sd1/led_on_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X17Y33         FDCE                                         r  computer/sd1/led_on_count_reg[5]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.608    22.106    computer/sd1/led_on_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.106    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[6]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.672ns (27.084%)  route 1.809ns (72.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.969     5.451    computer/sd1/led_on_count0
    SLICE_X17Y33         FDCE                                         f  computer/sd1/led_on_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X17Y33         FDCE                                         r  computer/sd1/led_on_count_reg[6]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.608    22.106    computer/sd1/led_on_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.106    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[7]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.672ns (27.084%)  route 1.809ns (72.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.969     5.451    computer/sd1/led_on_count0
    SLICE_X17Y33         FDCE                                         f  computer/sd1/led_on_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X17Y33         FDCE                                         r  computer/sd1/led_on_count_reg[7]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.608    22.106    computer/sd1/led_on_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.106    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.666ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[12]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.672ns (27.182%)  route 1.800ns (72.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.960     5.442    computer/sd1/led_on_count0
    SLICE_X17Y35         FDCE                                         f  computer/sd1/led_on_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.495    22.687    computer/sd1/eth_clk
    SLICE_X17Y35         FDCE                                         r  computer/sd1/led_on_count_reg[12]/C
                         clock pessimism              0.231    22.917    
                         clock uncertainty           -0.201    22.716    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.608    22.108    computer/sd1/led_on_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 16.666    

Slack (MET) :             16.666ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/driveLED_reg/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.672ns (26.687%)  route 1.846ns (73.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.006     5.488    computer/sd1/led_on_count0
    SLICE_X18Y35         FDPE                                         f  computer/sd1/driveLED_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.495    22.687    computer/sd1/eth_clk
    SLICE_X18Y35         FDPE                                         r  computer/sd1/driveLED_reg/C
                         clock pessimism              0.231    22.917    
                         clock uncertainty           -0.201    22.716    
    SLICE_X18Y35         FDPE (Recov_fdpe_C_PRE)     -0.562    22.154    computer/sd1/driveLED_reg
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 16.666    

Slack (MET) :             16.701ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[4]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.672ns (27.084%)  route 1.809ns (72.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.969     5.451    computer/sd1/led_on_count0
    SLICE_X17Y33         FDPE                                         f  computer/sd1/led_on_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X17Y33         FDPE                                         r  computer/sd1/led_on_count_reg[4]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X17Y33         FDPE (Recov_fdpe_C_PRE)     -0.562    22.152    computer/sd1/led_on_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.152    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 16.701    

Slack (MET) :             16.712ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[13]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.672ns (27.182%)  route 1.800ns (72.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.960     5.442    computer/sd1/led_on_count0
    SLICE_X17Y35         FDPE                                         f  computer/sd1/led_on_count_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.495    22.687    computer/sd1/eth_clk
    SLICE_X17Y35         FDPE                                         r  computer/sd1/led_on_count_reg[13]/C
                         clock pessimism              0.231    22.917    
                         clock uncertainty           -0.201    22.716    
    SLICE_X17Y35         FDPE (Recov_fdpe_C_PRE)     -0.562    22.154    computer/sd1/led_on_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 16.712    

Slack (MET) :             16.815ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.672ns (28.930%)  route 1.651ns (71.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.811     5.293    computer/sd1/led_on_count0
    SLICE_X17Y34         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X17Y34         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X17Y34         FDCE (Recov_fdce_C_CLR)     -0.608    22.107    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.107    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 16.815    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.672ns (28.930%)  route 1.651ns (71.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.811     5.293    computer/sd1/led_on_count0
    SLICE_X17Y34         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X17Y34         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X17Y34         FDPE (Recov_fdpe_C_PRE)     -0.562    22.153    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[8]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.672ns (28.930%)  route 1.651ns (71.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.662     2.970    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.840     4.328    computer/sd1/block_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I1_O)        0.154     4.482 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.811     5.293    computer/sd1/led_on_count0
    SLICE_X17Y34         FDPE                                         f  computer/sd1/led_on_count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X17Y34         FDPE                                         r  computer/sd1/led_on_count_reg[8]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X17Y34         FDPE (Recov_fdpe_C_PRE)     -0.562    22.153    computer/sd1/led_on_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 16.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[0]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.099%)  route 0.557ns (72.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.252     1.657    computer/sd1/led_on_count0
    SLICE_X17Y32         FDCE                                         f  computer/sd1/led_on_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X17Y32         FDCE                                         r  computer/sd1/led_on_count_reg[0]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X17Y32         FDCE (Remov_fdce_C_CLR)     -0.157     0.774    computer/sd1/led_on_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[1]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.099%)  route 0.557ns (72.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.252     1.657    computer/sd1/led_on_count0
    SLICE_X17Y32         FDCE                                         f  computer/sd1/led_on_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X17Y32         FDCE                                         r  computer/sd1/led_on_count_reg[1]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X17Y32         FDCE (Remov_fdce_C_CLR)     -0.157     0.774    computer/sd1/led_on_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[2]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.099%)  route 0.557ns (72.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.252     1.657    computer/sd1/led_on_count0
    SLICE_X17Y32         FDCE                                         f  computer/sd1/led_on_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X17Y32         FDCE                                         r  computer/sd1/led_on_count_reg[2]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X17Y32         FDCE (Remov_fdce_C_CLR)     -0.157     0.774    computer/sd1/led_on_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[3]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.099%)  route 0.557ns (72.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.252     1.657    computer/sd1/led_on_count0
    SLICE_X17Y32         FDCE                                         f  computer/sd1/led_on_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X17Y32         FDCE                                         r  computer/sd1/led_on_count_reg[3]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X17Y32         FDCE (Remov_fdce_C_CLR)     -0.157     0.774    computer/sd1/led_on_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.207ns (25.119%)  route 0.617ns (74.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.312     1.718    computer/sd1/led_on_count0
    SLICE_X17Y34         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X17Y34         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDCE (Remov_fdce_C_CLR)     -0.157     0.775    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.207ns (25.119%)  route 0.617ns (74.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.312     1.718    computer/sd1/led_on_count0
    SLICE_X17Y34         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X17Y34         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDPE (Remov_fdpe_C_PRE)     -0.160     0.773    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[8]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.207ns (25.119%)  route 0.617ns (74.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.312     1.718    computer/sd1/led_on_count0
    SLICE_X17Y34         FDPE                                         f  computer/sd1/led_on_count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X17Y34         FDPE                                         r  computer/sd1/led_on_count_reg[8]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDPE (Remov_fdpe_C_PRE)     -0.160     0.773    computer/sd1/led_on_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[9]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.207ns (25.119%)  route 0.617ns (74.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.312     1.718    computer/sd1/led_on_count0
    SLICE_X17Y34         FDPE                                         f  computer/sd1/led_on_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X17Y34         FDPE                                         r  computer/sd1/led_on_count_reg[9]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y34         FDPE (Remov_fdpe_C_PRE)     -0.160     0.773    computer/sd1/led_on_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[12]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.207ns (23.326%)  route 0.680ns (76.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.375     1.781    computer/sd1/led_on_count0
    SLICE_X17Y35         FDCE                                         f  computer/sd1/led_on_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.826     1.196    computer/sd1/eth_clk
    SLICE_X17Y35         FDCE                                         r  computer/sd1/led_on_count_reg[12]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.157     0.776    computer/sd1/led_on_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[5]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.207ns (23.300%)  route 0.681ns (76.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X20Y31         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           0.305     1.363    computer/sd1/init_busy_reg_0
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.043     1.406 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.376     1.782    computer/sd1/led_on_count0
    SLICE_X17Y33         FDCE                                         f  computer/sd1/led_on_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.824     1.194    computer/sd1/eth_clk
    SLICE_X17Y33         FDCE                                         r  computer/sd1/led_on_count_reg[5]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X17Y33         FDCE (Remov_fdce_C_CLR)     -0.157     0.775    computer/sd1/led_on_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  1.007    





