// Seed: 638332750
module module_0;
  wand id_1;
  tri id_2, id_3;
  parameter id_4 = id_1;
  wire id_5, id_6;
  parameter id_7 = 1'b0;
  assign id_2.id_7 = $realtime;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_16 :
  assert property (@(posedge 1 or 1 or posedge -1) id_6) id_2[1] = -1;
  module_0 modCall_1 ();
endmodule
