==39260== Cachegrind, a cache and branch-prediction profiler
==39260== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39260== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39260== Command: ./sift .
==39260== 
--39260-- warning: L3 cache found, using its data for the LL simulation.
--39260-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39260-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39260== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39260== (see section Limitations in user manual)
==39260== NOTE: further instances of this message will not be shown
==39260== 
==39260== I   refs:      3,167,698,658
==39260== I1  misses:        3,962,683
==39260== LLi misses:            2,689
==39260== I1  miss rate:          0.13%
==39260== LLi miss rate:          0.00%
==39260== 
==39260== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39260== D1  misses:      131,519,562  (118,810,265 rd   +  12,709,297 wr)
==39260== LLd misses:        3,705,175  (  1,937,093 rd   +   1,768,082 wr)
==39260== D1  miss rate:          13.5% (       17.6%     +         4.3%  )
==39260== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39260== 
==39260== LL refs:         135,482,245  (122,772,948 rd   +  12,709,297 wr)
==39260== LL misses:         3,707,864  (  1,939,782 rd   +   1,768,082 wr)
==39260== LL miss rate:            0.1% (        0.1%     +         0.6%  )
