<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: sc_core::sc_interface Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacesc__core.html">sc_core</a></li><li class="navelem"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="classsc__core_1_1sc__interface-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">sc_core::sc_interface Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for sc_core::sc_interface:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classsc__core_1_1sc__interface.png" usemap="#sc_5Fcore::sc_5Finterface_map" alt=""/>
  <map id="sc_5Fcore::sc_5Finterface_map" name="sc_5Fcore::sc_5Finterface_map">
<area href="classClockRateControlBwIf.html" alt="ClockRateControlBwIf" shape="rect" coords="787,56,1564,80"/>
<area href="classClockRateControlFwIf.html" alt="ClockRateControlFwIf" shape="rect" coords="787,112,1564,136"/>
<area href="classsc__core_1_1sc__event__queue__if.html" alt="sc_core::sc_event_queue_if" shape="rect" coords="787,168,1564,192"/>
<area href="classsc__core_1_1sc__fifo__blocking__in__if.html" alt="sc_core::sc_fifo_blocking_in_if&lt; T &gt;" shape="rect" coords="787,224,1564,248"/>
<area href="classsc__core_1_1sc__fifo__blocking__out__if.html" alt="sc_core::sc_fifo_blocking_out_if&lt; T &gt;" shape="rect" coords="787,280,1564,304"/>
<area href="classsc__core_1_1sc__fifo__nonblocking__in__if.html" alt="sc_core::sc_fifo_nonblocking_in_if&lt; T &gt;" shape="rect" coords="787,336,1564,360"/>
<area href="classsc__core_1_1sc__fifo__nonblocking__out__if.html" alt="sc_core::sc_fifo_nonblocking_out_if&lt; T &gt;" shape="rect" coords="787,392,1564,416"/>
<area href="classsc__core_1_1sc__int__part__if.html" alt="sc_core::sc_int_part_if" shape="rect" coords="787,448,1564,472"/>
<area href="classsc__core_1_1sc__mutex__if.html" alt="sc_core::sc_mutex_if" shape="rect" coords="787,504,1564,528"/>
<area href="classsc__core_1_1sc__semaphore__if.html" alt="sc_core::sc_semaphore_if" shape="rect" coords="787,560,1564,584"/>
<area href="classsc__core_1_1sc__signal__in__if.html" alt="sc_core::sc_signal_in_if&lt; T &gt;" shape="rect" coords="787,616,1564,640"/>
<area href="classsc__core_1_1sc__signal__in__if_3_01bool_01_4.html" alt="sc_core::sc_signal_in_if&lt; bool &gt;" shape="rect" coords="787,672,1564,696"/>
<area href="classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4.html" alt="sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt;" shape="rect" coords="787,728,1564,752"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; T &gt;" shape="rect" coords="787,784,1564,808"/>
<area href="classsc__core_1_1sc__signed__part__if.html" alt="sc_core::sc_signed_part_if" shape="rect" coords="787,840,1564,864"/>
<area href="classsc__core_1_1sc__uint__part__if.html" alt="sc_core::sc_uint_part_if" shape="rect" coords="787,896,1564,920"/>
<area href="classsc__core_1_1sc__unsigned__part__if.html" alt="sc_core::sc_unsigned_part_if" shape="rect" coords="787,952,1564,976"/>
<area href="classsc__core_1_1sc__signal__in__if.html" alt="sc_core::sc_signal_in_if&lt; sc_dt::sc_lv&lt; W &gt; &gt;" shape="rect" coords="787,1008,1564,1032"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; bool &gt;" shape="rect" coords="787,1064,1564,1088"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_bigint&lt; W &gt; &gt;" shape="rect" coords="787,1120,1564,1144"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_biguint&lt; W &gt; &gt;" shape="rect" coords="787,1176,1564,1200"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_int&lt; W &gt; &gt;" shape="rect" coords="787,1232,1564,1256"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_logic &gt;" shape="rect" coords="787,1288,1564,1312"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_lv&lt; W &gt; &gt;" shape="rect" coords="787,1344,1564,1368"/>
<area href="classsc__core_1_1sc__signal__write__if.html" alt="sc_core::sc_signal_write_if&lt; sc_dt::sc_uint&lt; W &gt; &gt;" shape="rect" coords="787,1400,1564,1424"/>
<area href="classSignalInterruptBwIf.html" alt="SignalInterruptBwIf" shape="rect" coords="787,1456,1564,1480"/>
<area href="classSignalInterruptFwIf.html" alt="SignalInterruptFwIf" shape="rect" coords="787,1512,1564,1536"/>
<area href="classtlm_1_1tlm__blocking__get__if.html" alt="tlm::tlm_blocking_get_if&lt; T &gt;" shape="rect" coords="787,1568,1564,1592"/>
<area href="classtlm_1_1tlm__blocking__peek__if.html" alt="tlm::tlm_blocking_peek_if&lt; T &gt;" shape="rect" coords="787,1624,1564,1648"/>
<area href="classtlm_1_1tlm__blocking__put__if.html" alt="tlm::tlm_blocking_put_if&lt; T &gt;" shape="rect" coords="787,1680,1564,1704"/>
<area href="classtlm_1_1tlm__blocking__transport__if.html" alt="tlm::tlm_blocking_transport_if&lt; TRANS &gt;" shape="rect" coords="787,1736,1564,1760"/>
<area href="classtlm_1_1tlm__bw__direct__mem__if.html" alt="tlm::tlm_bw_direct_mem_if" shape="rect" coords="787,1792,1564,1816"/>
<area href="classtlm_1_1tlm__bw__nonblocking__transport__if.html" alt="tlm::tlm_bw_nonblocking_transport_if&lt; TRANS, PHASE &gt;" shape="rect" coords="787,1848,1564,1872"/>
<area href="classtlm_1_1tlm__delayed__write__if.html" alt="tlm::tlm_delayed_write_if&lt; T &gt;" shape="rect" coords="787,1904,1564,1928"/>
<area href="classtlm_1_1tlm__fifo__config__size__if.html" alt="tlm::tlm_fifo_config_size_if" shape="rect" coords="787,1960,1564,1984"/>
<area href="classtlm_1_1tlm__fifo__debug__if.html" alt="tlm::tlm_fifo_debug_if&lt; T &gt;" shape="rect" coords="787,2016,1564,2040"/>
<area href="classtlm_1_1tlm__fw__direct__mem__if.html" alt="tlm::tlm_fw_direct_mem_if&lt; TRANS &gt;" shape="rect" coords="787,2072,1564,2096"/>
<area href="classtlm_1_1tlm__fw__nonblocking__transport__if.html" alt="tlm::tlm_fw_nonblocking_transport_if&lt; TRANS, PHASE &gt;" shape="rect" coords="787,2128,1564,2152"/>
<area href="classtlm_1_1tlm__nonblocking__get__if.html" alt="tlm::tlm_nonblocking_get_if&lt; T &gt;" shape="rect" coords="787,2184,1564,2208"/>
<area href="classtlm_1_1tlm__nonblocking__peek__if.html" alt="tlm::tlm_nonblocking_peek_if&lt; T &gt;" shape="rect" coords="787,2240,1564,2264"/>
<area href="classtlm_1_1tlm__nonblocking__put__if.html" alt="tlm::tlm_nonblocking_put_if&lt; T &gt;" shape="rect" coords="787,2296,1564,2320"/>
<area href="classtlm_1_1tlm__transport__dbg__if.html" alt="tlm::tlm_transport_dbg_if&lt; TRANS &gt;" shape="rect" coords="787,2352,1564,2376"/>
<area href="classtlm_1_1tlm__transport__if.html" alt="tlm::tlm_transport_if&lt; REQ, RSP &gt;" shape="rect" coords="787,2408,1564,2432"/>
<area href="classtlm_1_1tlm__write__if.html" alt="tlm::tlm_write_if&lt; T &gt;" shape="rect" coords="787,2464,1564,2488"/>
<area href="classtlm_1_1tlm__blocking__get__if.html" alt="tlm::tlm_blocking_get_if&lt; GET_DATA &gt;" shape="rect" coords="787,2520,1564,2544"/>
<area href="classtlm_1_1tlm__blocking__get__if.html" alt="tlm::tlm_blocking_get_if&lt; REQ &gt;" shape="rect" coords="787,2576,1564,2600"/>
<area href="classtlm_1_1tlm__blocking__get__if.html" alt="tlm::tlm_blocking_get_if&lt; RSP &gt;" shape="rect" coords="787,2632,1564,2656"/>
<area href="classtlm_1_1tlm__blocking__peek__if.html" alt="tlm::tlm_blocking_peek_if&lt; GET_DATA &gt;" shape="rect" coords="787,2688,1564,2712"/>
<area href="classtlm_1_1tlm__blocking__peek__if.html" alt="tlm::tlm_blocking_peek_if&lt; REQ &gt;" shape="rect" coords="787,2744,1564,2768"/>
<area href="classtlm_1_1tlm__blocking__peek__if.html" alt="tlm::tlm_blocking_peek_if&lt; RSP &gt;" shape="rect" coords="787,2800,1564,2824"/>
<area href="classtlm_1_1tlm__blocking__put__if.html" alt="tlm::tlm_blocking_put_if&lt; PUT_DATA &gt;" shape="rect" coords="787,2856,1564,2880"/>
<area href="classtlm_1_1tlm__blocking__put__if.html" alt="tlm::tlm_blocking_put_if&lt; REQ &gt;" shape="rect" coords="787,2912,1564,2936"/>
<area href="classtlm_1_1tlm__blocking__put__if.html" alt="tlm::tlm_blocking_put_if&lt; RSP &gt;" shape="rect" coords="787,2968,1564,2992"/>
<area href="classtlm_1_1tlm__blocking__transport__if.html" alt="tlm::tlm_blocking_transport_if&lt; tlm::tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,3024,1564,3048"/>
<area href="classtlm_1_1tlm__blocking__transport__if.html" alt="tlm::tlm_blocking_transport_if&lt; tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,3080,1564,3104"/>
<area href="classtlm_1_1tlm__blocking__transport__if.html" alt="tlm::tlm_blocking_transport_if&lt; TYPES::tlm_payload_type &gt;" shape="rect" coords="787,3136,1564,3160"/>
<area href="classtlm_1_1tlm__bw__nonblocking__transport__if.html" alt="tlm::tlm_bw_nonblocking_transport_if&lt; tlm::tlm_base_protocol_types ::tlm_payload_type, tlm::tlm_base_protocol_types ::tlm_phase_type &gt;" shape="rect" coords="787,3192,1564,3216"/>
<area href="classtlm_1_1tlm__bw__nonblocking__transport__if.html" alt="tlm::tlm_bw_nonblocking_transport_if&lt; tlm_base_protocol_types ::tlm_payload_type, tlm_base_protocol_types ::tlm_phase_type &gt;" shape="rect" coords="787,3248,1564,3272"/>
<area href="classtlm_1_1tlm__bw__nonblocking__transport__if.html" alt="tlm::tlm_bw_nonblocking_transport_if&lt; TYPES::tlm_payload_type, TYPES::tlm_phase_type &gt;" shape="rect" coords="787,3304,1564,3328"/>
<area href="classtlm_1_1tlm__fifo__debug__if.html" alt="tlm::tlm_fifo_debug_if&lt; REQ &gt;" shape="rect" coords="787,3360,1564,3384"/>
<area href="classtlm_1_1tlm__fifo__debug__if.html" alt="tlm::tlm_fifo_debug_if&lt; RSP &gt;" shape="rect" coords="787,3416,1564,3440"/>
<area href="classtlm_1_1tlm__fw__direct__mem__if.html" alt="tlm::tlm_fw_direct_mem_if&lt; tlm::tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,3472,1564,3496"/>
<area href="classtlm_1_1tlm__fw__direct__mem__if.html" alt="tlm::tlm_fw_direct_mem_if&lt; tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,3528,1564,3552"/>
<area href="classtlm_1_1tlm__fw__direct__mem__if.html" alt="tlm::tlm_fw_direct_mem_if&lt; TYPES::tlm_payload_type &gt;" shape="rect" coords="787,3584,1564,3608"/>
<area href="classtlm_1_1tlm__fw__nonblocking__transport__if.html" alt="tlm::tlm_fw_nonblocking_transport_if&lt; tlm::tlm_base_protocol_types ::tlm_payload_type, tlm::tlm_base_protocol_types ::tlm_phase_type &gt;" shape="rect" coords="787,3640,1564,3664"/>
<area href="classtlm_1_1tlm__fw__nonblocking__transport__if.html" alt="tlm::tlm_fw_nonblocking_transport_if&lt; tlm_base_protocol_types ::tlm_payload_type, tlm_base_protocol_types ::tlm_phase_type &gt;" shape="rect" coords="787,3696,1564,3720"/>
<area href="classtlm_1_1tlm__fw__nonblocking__transport__if.html" alt="tlm::tlm_fw_nonblocking_transport_if&lt; TYPES::tlm_payload_type, TYPES::tlm_phase_type &gt;" shape="rect" coords="787,3752,1564,3776"/>
<area href="classtlm_1_1tlm__nonblocking__get__if.html" alt="tlm::tlm_nonblocking_get_if&lt; GET_DATA &gt;" shape="rect" coords="787,3808,1564,3832"/>
<area href="classtlm_1_1tlm__nonblocking__get__if.html" alt="tlm::tlm_nonblocking_get_if&lt; REQ &gt;" shape="rect" coords="787,3864,1564,3888"/>
<area href="classtlm_1_1tlm__nonblocking__get__if.html" alt="tlm::tlm_nonblocking_get_if&lt; RSP &gt;" shape="rect" coords="787,3920,1564,3944"/>
<area href="classtlm_1_1tlm__nonblocking__peek__if.html" alt="tlm::tlm_nonblocking_peek_if&lt; GET_DATA &gt;" shape="rect" coords="787,3976,1564,4000"/>
<area href="classtlm_1_1tlm__nonblocking__peek__if.html" alt="tlm::tlm_nonblocking_peek_if&lt; REQ &gt;" shape="rect" coords="787,4032,1564,4056"/>
<area href="classtlm_1_1tlm__nonblocking__peek__if.html" alt="tlm::tlm_nonblocking_peek_if&lt; RSP &gt;" shape="rect" coords="787,4088,1564,4112"/>
<area href="classtlm_1_1tlm__nonblocking__put__if.html" alt="tlm::tlm_nonblocking_put_if&lt; PUT_DATA &gt;" shape="rect" coords="787,4144,1564,4168"/>
<area href="classtlm_1_1tlm__nonblocking__put__if.html" alt="tlm::tlm_nonblocking_put_if&lt; REQ &gt;" shape="rect" coords="787,4200,1564,4224"/>
<area href="classtlm_1_1tlm__nonblocking__put__if.html" alt="tlm::tlm_nonblocking_put_if&lt; RSP &gt;" shape="rect" coords="787,4256,1564,4280"/>
<area href="classtlm_1_1tlm__transport__dbg__if.html" alt="tlm::tlm_transport_dbg_if&lt; tlm::tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,4312,1564,4336"/>
<area href="classtlm_1_1tlm__transport__dbg__if.html" alt="tlm::tlm_transport_dbg_if&lt; tlm_base_protocol_types ::tlm_payload_type &gt;" shape="rect" coords="787,4368,1564,4392"/>
<area href="classtlm_1_1tlm__transport__dbg__if.html" alt="tlm::tlm_transport_dbg_if&lt; TYPES::tlm_payload_type &gt;" shape="rect" coords="787,4424,1564,4448"/>
<area href="classtlm_1_1tlm__write__if.html" alt="tlm::tlm_write_if&lt; tlm_analysis_triple&lt; T &gt; &gt;" shape="rect" coords="787,4480,1564,4504"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9ab2da89faea870f29f7d8c66e9bc34a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#a9ab2da89faea870f29f7d8c66e9bc34a">register_port</a> (<a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;, const char *)</td></tr>
<tr class="separator:a9ab2da89faea870f29f7d8c66e9bc34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fe3c271aa9266f77c2dc3620e7f8b9"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classsc__core_1_1sc__event.html">sc_event</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#ae7fe3c271aa9266f77c2dc3620e7f8b9">default_event</a> () const</td></tr>
<tr class="separator:ae7fe3c271aa9266f77c2dc3620e7f8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe820669c3473b5f6605a842b0b0835"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#adbe820669c3473b5f6605a842b0b0835">~sc_interface</a> ()</td></tr>
<tr class="separator:adbe820669c3473b5f6605a842b0b0835"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a683561f63d51dc7665a0d205ecbbdf43"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#a683561f63d51dc7665a0d205ecbbdf43">sc_interface</a> ()</td></tr>
<tr class="separator:a683561f63d51dc7665a0d205ecbbdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a9e6c230e2a99ceb8afbf7c2260735813"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#a9e6c230e2a99ceb8afbf7c2260735813">sc_interface</a> (const <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;)</td></tr>
<tr class="separator:a9e6c230e2a99ceb8afbf7c2260735813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5377747df23c72e8e5a5b892632bc44e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsc__core_1_1sc__interface.html#a5377747df23c72e8e5a5b892632bc44e">operator=</a> (const <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;)</td></tr>
<tr class="separator:a5377747df23c72e8e5a5b892632bc44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="sc__interface_8hh_source.html#l00039">39</a> of file <a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="adbe820669c3473b5f6605a842b0b0835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe820669c3473b5f6605a842b0b0835">&#9670;&nbsp;</a></span>~sc_interface()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual sc_core::sc_interface::~sc_interface </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__interface_8hh_source.html#l00044">44</a> of file <a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>.</p>

</div>
</div>
<a id="a683561f63d51dc7665a0d205ecbbdf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683561f63d51dc7665a0d205ecbbdf43">&#9670;&nbsp;</a></span>sc_interface() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_interface::sc_interface </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__interface_8hh_source.html#l00047">47</a> of file <a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>.</p>

</div>
</div>
<a id="a9e6c230e2a99ceb8afbf7c2260735813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6c230e2a99ceb8afbf7c2260735813">&#9670;&nbsp;</a></span>sc_interface() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">sc_core::sc_interface::sc_interface </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__interface_8hh_source.html#l00051">51</a> of file <a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae7fe3c271aa9266f77c2dc3620e7f8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fe3c271aa9266f77c2dc3620e7f8b9">&#9670;&nbsp;</a></span>default_event()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classsc__core_1_1sc__event.html">sc_event</a> &amp; sc_core::sc_interface::default_event </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a911fa3fd4be7a4e6b24676696988be16">sc_core::sc_signal&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#aca25c774127ced9ddb36197c1ad8d757">sc_core::sc_signal&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a26727bbe6b5e2ce87edab72a08b58a40">sc_core::sc_signal&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#aaa6d0699150e8da9932391f45c7d4db8">sc_core::sc_signal&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#a34ecf3e9de4e87106a9bb501fb599179">sc_gem5::ScSignalBaseT&lt; T, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#a34ecf3e9de4e87106a9bb501fb599179">sc_gem5::ScSignalBaseT&lt; bool, SC_ONE_WRITER &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#a34ecf3e9de4e87106a9bb501fb599179">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_lv&lt; W &gt;, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#a34ecf3e9de4e87106a9bb501fb599179">sc_gem5::ScSignalBaseT&lt; bool, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#a34ecf3e9de4e87106a9bb501fb599179">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_logic, WRITER_POLICY &gt;</a>, and <a class="el" href="classsc__core_1_1sc__event__queue.html#a86321d0a2be19b6e3cc073ac7ad2d491">sc_core::sc_event_queue</a>.</p>

<p class="definition">Definition at line <a class="el" href="sc__interface_8cc_source.html#l00041">41</a> of file <a class="el" href="sc__interface_8cc_source.html">sc_interface.cc</a>.</p>

<p class="reference">References <a class="el" href="channel_2messages_8cc_source.html#l00056">sc_core::SC_ID_NO_DEFAULT_EVENT_</a>, and <a class="el" href="sc__report__handler_8hh_source.html#l00125">SC_REPORT_WARNING</a>.</p>

<p class="reference">Referenced by <a class="el" href="sc__event__queue_8hh_source.html#l00064">sc_core::sc_event_queue::kind()</a>.</p>

</div>
</div>
<a id="a5377747df23c72e8e5a5b892632bc44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5377747df23c72e8e5a5b892632bc44e">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a>&amp; sc_core::sc_interface::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classsc__core_1_1sc__interface.html">sc_interface</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sc__interface_8hh_source.html#l00052">52</a> of file <a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a>.</p>

</div>
</div>
<a id="a9ab2da89faea870f29f7d8c66e9bc34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab2da89faea870f29f7d8c66e9bc34a">&#9670;&nbsp;</a></span>register_port()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void sc_core::sc_interface::register_port </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsc__core_1_1sc__port__base.html">sc_port_base</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a371622e8f72a1e773f26a42aff5cb933">sc_core::sc_signal&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#af3e42ce09a1cef3be5bd64651e9b721b">sc_core::sc_signal&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a2670967d84a2d58d763a780ce58f0da5">sc_core::sc_signal&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a0bc7449edb2cab58a4ffda273ebf781e">sc_core::sc_signal&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>, <a class="el" href="classtlm__utils_1_1callback__binder__fw.html#a26ea0810a5e47514fa9425c72d09c05f">tlm_utils::callback_binder_fw&lt; TYPES &gt;</a>, <a class="el" href="classtlm__utils_1_1callback__binder__fw.html#a26ea0810a5e47514fa9425c72d09c05f">tlm_utils::callback_binder_fw&lt; tlm::tlm_base_protocol_types &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#ac7c903e03b9d498dea5a376b21190eba">sc_gem5::ScSignalBaseT&lt; T, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#ac7c903e03b9d498dea5a376b21190eba">sc_gem5::ScSignalBaseT&lt; bool, SC_ONE_WRITER &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#ac7c903e03b9d498dea5a376b21190eba">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_lv&lt; W &gt;, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#ac7c903e03b9d498dea5a376b21190eba">sc_gem5::ScSignalBaseT&lt; bool, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__gem5_1_1ScSignalBaseT.html#ac7c903e03b9d498dea5a376b21190eba">sc_gem5::ScSignalBaseT&lt; sc_dt::sc_logic, WRITER_POLICY &gt;</a>, <a class="el" href="classsc__core_1_1sc__fifo.html#ac90e867893c8c2164156700f60271ad0">sc_core::sc_fifo&lt; T &gt;</a>, <a class="el" href="classsc__core_1_1sc__signal__rv.html#a30a70b7873c0602045f5e493f4cc393f">sc_core::sc_signal_rv&lt; W &gt;</a>, and <a class="el" href="classsc__core_1_1sc__signal__resolved.html#a8cad1150a74b85a344130086de57e7f5">sc_core::sc_signal_resolved</a>.</p>

<p class="definition">Definition at line <a class="el" href="sc__interface_8cc_source.html#l00038">38</a> of file <a class="el" href="sc__interface_8cc_source.html">sc_interface.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="systemc_2core_2port_8cc_source.html#l00160">sc_gem5::Port::regPort()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>systemc/ext/core/<a class="el" href="sc__interface_8hh_source.html">sc_interface.hh</a></li>
<li>systemc/core/<a class="el" href="sc__interface_8cc_source.html">sc_interface.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:27 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
