Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sun Oct  4 15:46:52 2015
| Host             : graces.andrew.local.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file ChipInterface_power_routed.rpt -pb ChipInterface_power_summary_routed.pb
| Design           : ChipInterface
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.340 |
| Dynamic (W)              | 0.074 |
| Device Static (W)        | 0.265 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |     4668 |       --- |             --- |
|   LUT as Logic |    <0.001 |     2656 |    303600 |            0.87 |
|   Register     |    <0.001 |      153 |    607200 |            0.03 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |      617 |    303600 |            0.20 |
|   CARRY4       |    <0.001 |       10 |     75900 |            0.01 |
|   Others       |     0.000 |     1161 |       --- |             --- |
| Signals        |     0.002 |     5295 |       --- |             --- |
| Block RAM      |     0.002 |      384 |      1030 |           37.28 |
| MMCM           |     0.057 |        1 |        14 |            7.14 |
| I/O            |     0.007 |       49 |       700 |            7.00 |
| Static Power   |     0.265 |          |           |                 |
| Total          |     0.340 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.155 |       0.012 |      0.144 |
| Vccaux    |       1.800 |     0.071 |       0.033 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.000 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+------------------------------------------------------+-----------------+
| Clock                      | Domain                                               | Constraint (ns) |
+----------------------------+------------------------------------------------------+-----------------+
| clk_out1_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0 |            37.0 |
| clk_out2_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0 |           200.0 |
| clkfbout_clock_clk_wiz_0_0 | ck/clock_i/clk_wiz_0/inst/clkfbout_clock_clk_wiz_0_0 |             5.0 |
+----------------------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| ChipInterface                               |     0.074 |
|   I2C_SDA_IOBUF_inst                        |    <0.001 |
|   bus                                       |    <0.001 |
|   ck                                        |     0.059 |
|     clock_i                                 |     0.059 |
|       clk_wiz_0                             |     0.059 |
|         inst                                |     0.059 |
|   encoder                                   |    <0.001 |
|   v                                         |     0.005 |
|     fb                                      |     0.005 |
|       framebuffer_i                         |     0.005 |
|         blk_mem_gen_0                       |     0.005 |
|           U0                                |     0.005 |
|             inst_blk_mem_gen                |     0.005 |
|               gnativebmg.native_blk_mem_gen |     0.005 |
|                 inblk                       |    <0.001 |
|                 valid.cstr                  |     0.005 |
|                   has_mux_b.B               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[100].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[101].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[102].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[103].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[104].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[105].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[106].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[107].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[108].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[109].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[110].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[111].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[112].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[113].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[114].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[115].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[116].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[117].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[118].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[119].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[120].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[121].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[122].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[123].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[124].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[125].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[126].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[127].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[128].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[129].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[130].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[131].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[132].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[133].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[134].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[135].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[136].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[137].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[138].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[139].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[140].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[141].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[142].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[143].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[144].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[145].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[146].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[147].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[148].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[149].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[150].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[151].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[152].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[153].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[154].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[155].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[156].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[157].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[158].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[159].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[160].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[161].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[162].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[163].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[164].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[165].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[166].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[167].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[168].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[169].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[170].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[171].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[172].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[173].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[174].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[175].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[176].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[177].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[178].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[179].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[180].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[181].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[182].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[183].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[184].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[185].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[186].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[187].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[188].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[189].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[18].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[190].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[191].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[192].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[193].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[194].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[195].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[196].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[197].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[198].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[199].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[19].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[200].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[201].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[202].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[203].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[204].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[205].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[206].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[207].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[208].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[209].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[20].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[210].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[211].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[212].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[213].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[214].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[215].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[216].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[217].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[218].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[219].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[21].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[220].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[221].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[222].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[223].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[224].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[225].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[226].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[227].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[228].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[229].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[22].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[230].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[231].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[232].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[233].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[234].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[235].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[236].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[237].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[238].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[239].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[23].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[240].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[241].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[242].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[243].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[244].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[245].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[246].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[247].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[248].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[249].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[24].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[250].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[251].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[252].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[253].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[254].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[255].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[256].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[257].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[258].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[259].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[25].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[260].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[261].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[262].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[263].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[264].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[265].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[266].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[267].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[268].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[269].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[26].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[270].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[271].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[272].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[273].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[274].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[275].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[276].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[277].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[278].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[279].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[27].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[280].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[281].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[282].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[283].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[284].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[285].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[286].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[287].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[288].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[289].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[28].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[290].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[291].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[292].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[293].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[294].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[295].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[296].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[297].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[298].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[299].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[29].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[300].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[301].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[302].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[303].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[304].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[305].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[306].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[307].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[308].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[309].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[30].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[310].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[311].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[312].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[313].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[314].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[315].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[316].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[317].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[318].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[319].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[31].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[320].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[321].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[322].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[323].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[324].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[325].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[326].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[327].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[328].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[329].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[32].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[330].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[331].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[332].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[333].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[334].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[335].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[336].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[337].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[338].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[339].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[33].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[340].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[341].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[342].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[343].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[344].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[345].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[346].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[347].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[348].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[349].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[34].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[350].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[351].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[352].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[353].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[354].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[355].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[356].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[357].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[358].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[359].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[35].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[360].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[361].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[362].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[363].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[364].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[365].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[366].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[367].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[368].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[369].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[36].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[370].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[371].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[372].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[373].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[374].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[375].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[376].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[377].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[378].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[379].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[37].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[380].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[381].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[382].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[383].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[38].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[39].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[40].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[41].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[42].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[43].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[44].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[45].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[46].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[47].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[48].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[49].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[50].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[511].ram.r        |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[51].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[52].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[53].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[54].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[55].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[56].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[57].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[58].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[59].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[60].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[61].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[62].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[63].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[64].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[65].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[66].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[67].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[68].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[69].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[70].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[71].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[72].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[73].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[74].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[75].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[76].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[77].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[78].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[79].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[80].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[81].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[82].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[83].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[84].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[85].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[86].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[87].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[88].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[89].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[90].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[91].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[92].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[93].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[94].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[95].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[96].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[97].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[98].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[99].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
+---------------------------------------------+-----------+


