<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Release Notes for STM32N6xx CMSIS</title>
  <style type="text/css">
      code{white-space: pre-wrap;}
      span.smallcaps{font-variant: small-caps;}
      span.underline{text-decoration: underline;}
      div.column{display: inline-block; vertical-align: top; width: 50%;}
  </style>
  <link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
  <link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for-stm32n6xx-cmsis">Release Notes for <mark>STM32N6xx CMSIS</mark></h1>
<p>Copyright © 2023 STMicroelectronics<br />
</p>
<a href="https://www.st.com" class="logo"><img src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
<h1 id="purpose">Purpose</h1>
<p>This driver provides the CMSIS device for the stm32N6xx product. This covers</p>
<ul>
<li>STM32N657xx devices</li>
</ul>
<p>This driver is composed of the description of the registers under “Include” directory.</p>
<p>Various template files are provided to easily build an application. They can be adapted to fit applications requirements.</p>
<ul>
<li>Templates/system_stm32n6xx.c contains the initialization code referred as SystemInit.</li>
<li>Startup files are provided as example for EWARM©.</li>
<li>Linker files are provided as example for EWARM©.</li>
</ul>
</div>
<div class="col-sm-12 col-lg-8">
<h1 id="update-history">Update history</h1>
<div class="collapse">
<input type="checkbox" id="collapse-section4" checked aria-hidden="true"> <label for="collapse-section4" checked aria-hidden="true"><strong>V0.2.0 / 29-September-2023</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<h3 id="second-alpha-release-for-stm32n6xx-cmsis-devices">Second alpha release for <strong>STM32N6xx</strong> CMSIS devices</h3>
<h2 id="contents">Contents</h2>
<ul>
<li>CMSIS devices files for STM32N6xx for EWARM IDE</li>
<li>Changes compared with V0.2.0RC1 release
<ul>
<li>Remove XSPI PCR register #define</li>
<li>Remove BUSPERFM references</li>
<li>Align RCC_BUSENSR_x and RCC_BUSENCR_x definitions with that of RCC_BUSENR_x</li>
<li>Add region structures for DCMIPP ROI configuration</li>
<li>Add RCC_HSECFGR_HSECSSBPRE_x bit values</li>
<li>Correct startup_stm32n657xx.s and system_stm32n6xx_s.c for Cut1.1 support</li>
<li>Add scatter files stm32n657xx_axisram2_fsbl.icf and stm32n647xx_axisram2_fsbl.icf dedicated to FSBL software</li>
<li>Add IS_DMA_PFREQ_INSTANCE() assert macro</li>
<li>Correct IRQn_Type update for DTS, NPU, CACHEAXI and SPDIFRX</li>
<li>Replace CORTEX_IN_SECURE_STATE define by CPU_IN_SECURE_STATE</li>
<li>Change RISAF instance indexation</li>
<li>Add USBPHYC control register structure</li>
<li>Update DTS types definitions</li>
<li>Add FSBL Start-up and system files</li>
<li>Add linker file templates to support XIP and LRUN configurations</li>
<li>Add missing bits definitions for DCMIPP and pipes numbers</li>
<li>Add ETH support</li>
<li>Add definition of USB1_PHY_HS_S and USB1_PHY_HS_NS</li>
<li>Add TAMP_OR register</li>
<li>Correct VDDIOxCCCR and VDDIOxCCSR indices</li>
</ul></li>
</ul>
<h2 id="known-limitations">Known Limitations</h2>
<ul>
<li>CMSIS devices files are delivered “as is” and have not been fully validated</li>
</ul>
<h2 id="development-toolchains-and-compilers">Development Toolchains and Compilers</h2>
<ul>
<li>IAR Embedded Workbench for ARM (EWARM) toolchain V9.40.1</li>
<li>STM32CubeIDE V1.13.1 Alpha1</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section3" aria-hidden="true"> <label for="collapse-section3" checked aria-hidden="true"><strong>V0.2.0RC1 / 29-June-2023</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<h3 id="second-release">Second release</h3>
<p>Second alpha release candidate for <strong>STM32N6xx</strong> CMSIS devices</p>
<h2 id="contents-1">Contents</h2>
<ul>
<li>CMSIS devices files for STM32N6xx for EWARM IDE</li>
<li>Changes compared with V0.1.0 release
<ul>
<li>Add TIM_CR2 ADSYNC bit related definitions</li>
<li>Add DTS registers and bits definitions</li>
<li>Remove FPGA-related lines from SystemCoreClockUpdate() in system_stm32n6xx_s.c</li>
<li>Add IS_DMA_LIMIT_INSTANCE() macro definition</li>
<li>Fix exit from Standby issue in ensuring SYSCFG peripheral is clocked before writing its registers</li>
<li>Correct IS_SAI_ALL_INSTANCE() macro definition</li>
</ul></li>
</ul>
<h2 id="known-limitations-1">Known Limitations</h2>
<ul>
<li>CMSIS devices files are delivered “as is” and have not been fully validated</li>
</ul>
<h2 id="development-toolchains-and-compilers-1">Development Toolchains and Compilers</h2>
<ul>
<li>IAR Embedded Workbench for ARM (EWARM) toolchain V9.30.1</li>
</ul>
<h2 id="supported-devices-and-boards">Supported Devices and Boards</h2>
<ul>
<li>STM32N6xx devices</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section2" aria-hidden="true"> <label for="collapse-section2" checked aria-hidden="true"><strong>V0.1.0 / 12-May-2023</strong></label>
<div>
<h2 id="main-changes-2">Main Changes</h2>
<h3 id="first-release">First release</h3>
<p>First Alpha release for <strong>STM32N6xx</strong> CMSIS devices</p>
<h2 id="contents-2">Contents</h2>
<ul>
<li>CMSIS devices files for STM32N6xx for EWARM IDE</li>
<li>Changes compared with V0.1.0RC1 release
<ul>
<li>Update of SYSCFG registers and bits definition</li>
<li>Update ATOMIC_SET_BIT() and ATOMIC_CLEAR_BIT() macros to use interrupt control for register exclusive access</li>
<li>Add RISAF instance definitions in non-secure domain</li>
<li>Add missing #include “stm32n6xx_hal.h” in stm32n6xx.h</li>
<li>Remove CMCR_FCRS bit from DCMIPP bits definition</li>
<li>Reorder GPIO PIOCFGRL/H and DELAYRL/H registers definition in array format</li>
<li>Remove ADC injected context queues bits definition (not applicable)</li>
<li>Add ADC internal reference voltage buffer, internal bandgap and internal path to VDDCORE bits definition</li>
<li>Correct IS_TIM_TISEL_INSTANCE() macro</li>
<li>Fix SystemCoreClockUpdate() for PLL bypass mode</li>
</ul></li>
</ul>
<h2 id="known-limitations-2">Known Limitations</h2>
<ul>
<li>CMSIS devices files are delivered “as is” and have not been fully validated</li>
</ul>
<h2 id="development-toolchains-and-compilers-2">Development Toolchains and Compilers</h2>
<ul>
<li>IAR Embedded Workbench for ARM (EWARM) toolchain V9.30.1</li>
</ul>
<h2 id="supported-devices-and-boards-1">Supported Devices and Boards</h2>
<ul>
<li>STM32N6xx devices</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section1" aria-hidden="true"> <label for="collapse-section1" checked aria-hidden="true"><strong>V0.1.0RC1 / 14-April-2023</strong></label>
<div>
<h2 id="main-changes-3">Main Changes</h2>
<h3 id="first-release-1">First release</h3>
<p>First Alpha release candidate for <strong>STM32N6xx</strong> CMSIS devices</p>
<h2 id="contents-3">Contents</h2>
<ul>
<li>CMSIS devices files for STM32N6xx for EWARM IDE</li>
</ul>
<h2 id="known-limitations-3">Known Limitations</h2>
<ul>
<li>CMSIS devices files are delivered “as is” and have not been fully validated</li>
</ul>
<h2 id="development-toolchains-and-compilers-3">Development Toolchains and Compilers</h2>
<ul>
<li>IAR Embedded Workbench for ARM (EWARM) toolchain V9.30.1</li>
</ul>
<h2 id="supported-devices-and-boards-2">Supported Devices and boards</h2>
<ul>
<li>STM32N6xx devices</li>
</ul>
</div>
</div>
</div>
</div>
<footer class="sticky">
<div class="columns">
<div class="column" style="width:95%;">
<p>For complete documentation on STM32 Microcontrollers</mark>, visit: <span style="font-color: blue;"><a href="http://www.st.com/stm32">www.st.com/stm32</a></span></p>
<p><em>This release note uses up to date web standards and, for this reason, should not be opened with Internet Explorer but preferably with popular browsers such as Google Chrome, Mozilla Firefox, Opera or Microsoft Edge.</em></p>
</div><div class="column" style="width:5%;">
<p><abbr title="Based on template cx566953 version 2.0">Info</abbr></p>
</div>
</div>
</footer>
</body>
</html>
