Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/intern/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/encodec.v" Line 1. Module Encodec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/fifo.v" Line 3. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbmaster.v" Line 1. Module apb_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbslave.v" Line 1. Module apb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/ctrl_uart.v" Line 1. Module ctrl_uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/uarttx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/encodec.v" Line 1. Module Encodec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/fifo.v" Line 3. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbmaster.v" Line 1. Module apb_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbslave.v" Line 1. Module apb_slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/ctrl_uart.v" Line 1. Module ctrl_uart doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/uarttx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Encodec
Compiling module xil_defaultlib.read_test_Encodec_0_0
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.read_test_FIFO_0_0
Compiling module xil_defaultlib.apb_master
Compiling module xil_defaultlib.read_test_apb_master_0_0
Compiling module xil_defaultlib.apb_slave
Compiling module xil_defaultlib.read_test_apb_slave_0_0
Compiling module xil_defaultlib.ctrl_uart
Compiling module xil_defaultlib.read_test_ctrl_uart_0_0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.read_test_uart_tx_0_0
Compiling module xil_defaultlib.read_test
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
