<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Home_V14_S25.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AEQZ.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AEQZ.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AND32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUF16.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUF3.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUF32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUF5.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUF6.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF6.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNT16.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CNT16.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNT16.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CNT16.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNT5.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CNT5.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNT5.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CNT5.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX16bit.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX32bit.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX3BIT.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX3BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX4_32bit.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4_32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX5BIT.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX5BIT.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX5BIT.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX5BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX5BIT.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RAM32X32S.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM32X32S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG32CE.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG32CE.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG32CE.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG32CE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG32RST.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG32RST.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG32RST.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32RST.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG32RST.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="XOR32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="XOR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="slave_scheme.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="slave_scheme.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slave_scheme_slave_scheme_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="slave_scheme_slave_scheme_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="slave_scheme_slave_scheme_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slave_scheme_slave_scheme_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681993066" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1681993066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682593204" xil_pn:in_ck="1402081275859649697" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1682593204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BUF16.vhd"/>
      <outfile xil_pn:name="BUF3.vhd"/>
      <outfile xil_pn:name="BUF32.vhd"/>
      <outfile xil_pn:name="BUF5.vhd"/>
      <outfile xil_pn:name="BUF6.vhd"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT5.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="slave_t.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1681993071" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3766458825517371566" xil_pn:start_ts="1681993071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681994121" xil_pn:in_ck="-8022688801813290149" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1793113540074362928" xil_pn:start_ts="1681994118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="slave_scheme.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1681993075" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5569309880607293172" xil_pn:start_ts="1681993075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682593208" xil_pn:in_ck="7385473096442069186" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1682593208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BUF16.vhd"/>
      <outfile xil_pn:name="BUF3.vhd"/>
      <outfile xil_pn:name="BUF32.vhd"/>
      <outfile xil_pn:name="BUF5.vhd"/>
      <outfile xil_pn:name="BUF6.vhd"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT5.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="slave_scheme.vhf"/>
      <outfile xil_pn:name="slave_t.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1682593214" xil_pn:in_ck="7385473096442069186" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4268903068199596759" xil_pn:start_ts="1682593208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="slave_scheme_slave_scheme_sch_tb_beh.prj"/>
      <outfile xil_pn:name="slave_scheme_slave_scheme_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1682593214" xil_pn:in_ck="2816043459283519966" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6230858768055959268" xil_pn:start_ts="1682593214">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="slave_scheme_slave_scheme_sch_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
