
MPU-6881.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000483c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004a1c  08004a1c  00014a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ab0  08004ab0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004ab0  08004ab0  00014ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ab8  08004ab8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ab8  08004ab8  00014ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004abc  08004abc  00014abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08004b30  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08004b30  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f9b4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f28  00000000  00000000  0002fa54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00031980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b98  00000000  00000000  000325e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db58  00000000  00000000  00033178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fce3  00000000  00000000  00050cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba677  00000000  00000000  000609b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011b02a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038e8  00000000  00000000  0011b07c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004a04 	.word	0x08004a04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004a04 	.word	0x08004a04

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_dmul>:
 80002d0:	b570      	push	{r4, r5, r6, lr}
 80002d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002de:	bf1d      	ittte	ne
 80002e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002e4:	ea94 0f0c 	teqne	r4, ip
 80002e8:	ea95 0f0c 	teqne	r5, ip
 80002ec:	f000 f8de 	bleq	80004ac <__aeabi_dmul+0x1dc>
 80002f0:	442c      	add	r4, r5
 80002f2:	ea81 0603 	eor.w	r6, r1, r3
 80002f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000302:	bf18      	it	ne
 8000304:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000308:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800030c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000310:	d038      	beq.n	8000384 <__aeabi_dmul+0xb4>
 8000312:	fba0 ce02 	umull	ip, lr, r0, r2
 8000316:	f04f 0500 	mov.w	r5, #0
 800031a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800031e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000322:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000326:	f04f 0600 	mov.w	r6, #0
 800032a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800032e:	f09c 0f00 	teq	ip, #0
 8000332:	bf18      	it	ne
 8000334:	f04e 0e01 	orrne.w	lr, lr, #1
 8000338:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800033c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000340:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000344:	d204      	bcs.n	8000350 <__aeabi_dmul+0x80>
 8000346:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800034a:	416d      	adcs	r5, r5
 800034c:	eb46 0606 	adc.w	r6, r6, r6
 8000350:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000354:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000358:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800035c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000360:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000364:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000368:	bf88      	it	hi
 800036a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800036e:	d81e      	bhi.n	80003ae <__aeabi_dmul+0xde>
 8000370:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000374:	bf08      	it	eq
 8000376:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800037a:	f150 0000 	adcs.w	r0, r0, #0
 800037e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000388:	ea46 0101 	orr.w	r1, r6, r1
 800038c:	ea40 0002 	orr.w	r0, r0, r2
 8000390:	ea81 0103 	eor.w	r1, r1, r3
 8000394:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000398:	bfc2      	ittt	gt
 800039a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800039e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003a2:	bd70      	popgt	{r4, r5, r6, pc}
 80003a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80003a8:	f04f 0e00 	mov.w	lr, #0
 80003ac:	3c01      	subs	r4, #1
 80003ae:	f300 80ab 	bgt.w	8000508 <__aeabi_dmul+0x238>
 80003b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80003b6:	bfde      	ittt	le
 80003b8:	2000      	movle	r0, #0
 80003ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80003be:	bd70      	pople	{r4, r5, r6, pc}
 80003c0:	f1c4 0400 	rsb	r4, r4, #0
 80003c4:	3c20      	subs	r4, #32
 80003c6:	da35      	bge.n	8000434 <__aeabi_dmul+0x164>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc1b      	bgt.n	8000404 <__aeabi_dmul+0x134>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0520 	rsb	r5, r4, #32
 80003d4:	fa00 f305 	lsl.w	r3, r0, r5
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f205 	lsl.w	r2, r1, r5
 80003e0:	ea40 0002 	orr.w	r0, r0, r2
 80003e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f0:	fa21 f604 	lsr.w	r6, r1, r4
 80003f4:	eb42 0106 	adc.w	r1, r2, r6
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 040c 	rsb	r4, r4, #12
 8000408:	f1c4 0520 	rsb	r5, r4, #32
 800040c:	fa00 f304 	lsl.w	r3, r0, r4
 8000410:	fa20 f005 	lsr.w	r0, r0, r5
 8000414:	fa01 f204 	lsl.w	r2, r1, r4
 8000418:	ea40 0002 	orr.w	r0, r0, r2
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000420:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000424:	f141 0100 	adc.w	r1, r1, #0
 8000428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800042c:	bf08      	it	eq
 800042e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000432:	bd70      	pop	{r4, r5, r6, pc}
 8000434:	f1c4 0520 	rsb	r5, r4, #32
 8000438:	fa00 f205 	lsl.w	r2, r0, r5
 800043c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000440:	fa20 f304 	lsr.w	r3, r0, r4
 8000444:	fa01 f205 	lsl.w	r2, r1, r5
 8000448:	ea43 0302 	orr.w	r3, r3, r2
 800044c:	fa21 f004 	lsr.w	r0, r1, r4
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	fa21 f204 	lsr.w	r2, r1, r4
 8000458:	ea20 0002 	bic.w	r0, r0, r2
 800045c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000460:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000464:	bf08      	it	eq
 8000466:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800046a:	bd70      	pop	{r4, r5, r6, pc}
 800046c:	f094 0f00 	teq	r4, #0
 8000470:	d10f      	bne.n	8000492 <__aeabi_dmul+0x1c2>
 8000472:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000476:	0040      	lsls	r0, r0, #1
 8000478:	eb41 0101 	adc.w	r1, r1, r1
 800047c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000480:	bf08      	it	eq
 8000482:	3c01      	subeq	r4, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1a6>
 8000486:	ea41 0106 	orr.w	r1, r1, r6
 800048a:	f095 0f00 	teq	r5, #0
 800048e:	bf18      	it	ne
 8000490:	4770      	bxne	lr
 8000492:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000496:	0052      	lsls	r2, r2, #1
 8000498:	eb43 0303 	adc.w	r3, r3, r3
 800049c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80004a0:	bf08      	it	eq
 80004a2:	3d01      	subeq	r5, #1
 80004a4:	d0f7      	beq.n	8000496 <__aeabi_dmul+0x1c6>
 80004a6:	ea43 0306 	orr.w	r3, r3, r6
 80004aa:	4770      	bx	lr
 80004ac:	ea94 0f0c 	teq	r4, ip
 80004b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004b4:	bf18      	it	ne
 80004b6:	ea95 0f0c 	teqne	r5, ip
 80004ba:	d00c      	beq.n	80004d6 <__aeabi_dmul+0x206>
 80004bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004c0:	bf18      	it	ne
 80004c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c6:	d1d1      	bne.n	800046c <__aeabi_dmul+0x19c>
 80004c8:	ea81 0103 	eor.w	r1, r1, r3
 80004cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	f04f 0000 	mov.w	r0, #0
 80004d4:	bd70      	pop	{r4, r5, r6, pc}
 80004d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004da:	bf06      	itte	eq
 80004dc:	4610      	moveq	r0, r2
 80004de:	4619      	moveq	r1, r3
 80004e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004e4:	d019      	beq.n	800051a <__aeabi_dmul+0x24a>
 80004e6:	ea94 0f0c 	teq	r4, ip
 80004ea:	d102      	bne.n	80004f2 <__aeabi_dmul+0x222>
 80004ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004f0:	d113      	bne.n	800051a <__aeabi_dmul+0x24a>
 80004f2:	ea95 0f0c 	teq	r5, ip
 80004f6:	d105      	bne.n	8000504 <__aeabi_dmul+0x234>
 80004f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004fc:	bf1c      	itt	ne
 80004fe:	4610      	movne	r0, r2
 8000500:	4619      	movne	r1, r3
 8000502:	d10a      	bne.n	800051a <__aeabi_dmul+0x24a>
 8000504:	ea81 0103 	eor.w	r1, r1, r3
 8000508:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800050c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd70      	pop	{r4, r5, r6, pc}
 800051a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800051e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000522:	bd70      	pop	{r4, r5, r6, pc}

08000524 <__aeabi_drsub>:
 8000524:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e002      	b.n	8000530 <__adddf3>
 800052a:	bf00      	nop

0800052c <__aeabi_dsub>:
 800052c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000530 <__adddf3>:
 8000530:	b530      	push	{r4, r5, lr}
 8000532:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000536:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800053a:	ea94 0f05 	teq	r4, r5
 800053e:	bf08      	it	eq
 8000540:	ea90 0f02 	teqeq	r0, r2
 8000544:	bf1f      	itttt	ne
 8000546:	ea54 0c00 	orrsne.w	ip, r4, r0
 800054a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800054e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000552:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000556:	f000 80e2 	beq.w	800071e <__adddf3+0x1ee>
 800055a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800055e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000562:	bfb8      	it	lt
 8000564:	426d      	neglt	r5, r5
 8000566:	dd0c      	ble.n	8000582 <__adddf3+0x52>
 8000568:	442c      	add	r4, r5
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	ea82 0000 	eor.w	r0, r2, r0
 8000576:	ea83 0101 	eor.w	r1, r3, r1
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	2d36      	cmp	r5, #54	; 0x36
 8000584:	bf88      	it	hi
 8000586:	bd30      	pophi	{r4, r5, pc}
 8000588:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800058c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000590:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000594:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000598:	d002      	beq.n	80005a0 <__adddf3+0x70>
 800059a:	4240      	negs	r0, r0
 800059c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80005a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005ac:	d002      	beq.n	80005b4 <__adddf3+0x84>
 80005ae:	4252      	negs	r2, r2
 80005b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005b4:	ea94 0f05 	teq	r4, r5
 80005b8:	f000 80a7 	beq.w	800070a <__adddf3+0x1da>
 80005bc:	f1a4 0401 	sub.w	r4, r4, #1
 80005c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005c4:	db0d      	blt.n	80005e2 <__adddf3+0xb2>
 80005c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ca:	fa22 f205 	lsr.w	r2, r2, r5
 80005ce:	1880      	adds	r0, r0, r2
 80005d0:	f141 0100 	adc.w	r1, r1, #0
 80005d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d8:	1880      	adds	r0, r0, r2
 80005da:	fa43 f305 	asr.w	r3, r3, r5
 80005de:	4159      	adcs	r1, r3
 80005e0:	e00e      	b.n	8000600 <__adddf3+0xd0>
 80005e2:	f1a5 0520 	sub.w	r5, r5, #32
 80005e6:	f10e 0e20 	add.w	lr, lr, #32
 80005ea:	2a01      	cmp	r2, #1
 80005ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005f0:	bf28      	it	cs
 80005f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005f6:	fa43 f305 	asr.w	r3, r3, r5
 80005fa:	18c0      	adds	r0, r0, r3
 80005fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000600:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000604:	d507      	bpl.n	8000616 <__adddf3+0xe6>
 8000606:	f04f 0e00 	mov.w	lr, #0
 800060a:	f1dc 0c00 	rsbs	ip, ip, #0
 800060e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000612:	eb6e 0101 	sbc.w	r1, lr, r1
 8000616:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800061a:	d31b      	bcc.n	8000654 <__adddf3+0x124>
 800061c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000620:	d30c      	bcc.n	800063c <__adddf3+0x10c>
 8000622:	0849      	lsrs	r1, r1, #1
 8000624:	ea5f 0030 	movs.w	r0, r0, rrx
 8000628:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800062c:	f104 0401 	add.w	r4, r4, #1
 8000630:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000634:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000638:	f080 809a 	bcs.w	8000770 <__adddf3+0x240>
 800063c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	ea41 0105 	orr.w	r1, r1, r5
 8000652:	bd30      	pop	{r4, r5, pc}
 8000654:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000658:	4140      	adcs	r0, r0
 800065a:	eb41 0101 	adc.w	r1, r1, r1
 800065e:	3c01      	subs	r4, #1
 8000660:	bf28      	it	cs
 8000662:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000666:	d2e9      	bcs.n	800063c <__adddf3+0x10c>
 8000668:	f091 0f00 	teq	r1, #0
 800066c:	bf04      	itt	eq
 800066e:	4601      	moveq	r1, r0
 8000670:	2000      	moveq	r0, #0
 8000672:	fab1 f381 	clz	r3, r1
 8000676:	bf08      	it	eq
 8000678:	3320      	addeq	r3, #32
 800067a:	f1a3 030b 	sub.w	r3, r3, #11
 800067e:	f1b3 0220 	subs.w	r2, r3, #32
 8000682:	da0c      	bge.n	800069e <__adddf3+0x16e>
 8000684:	320c      	adds	r2, #12
 8000686:	dd08      	ble.n	800069a <__adddf3+0x16a>
 8000688:	f102 0c14 	add.w	ip, r2, #20
 800068c:	f1c2 020c 	rsb	r2, r2, #12
 8000690:	fa01 f00c 	lsl.w	r0, r1, ip
 8000694:	fa21 f102 	lsr.w	r1, r1, r2
 8000698:	e00c      	b.n	80006b4 <__adddf3+0x184>
 800069a:	f102 0214 	add.w	r2, r2, #20
 800069e:	bfd8      	it	le
 80006a0:	f1c2 0c20 	rsble	ip, r2, #32
 80006a4:	fa01 f102 	lsl.w	r1, r1, r2
 80006a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006ac:	bfdc      	itt	le
 80006ae:	ea41 010c 	orrle.w	r1, r1, ip
 80006b2:	4090      	lslle	r0, r2
 80006b4:	1ae4      	subs	r4, r4, r3
 80006b6:	bfa2      	ittt	ge
 80006b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006bc:	4329      	orrge	r1, r5
 80006be:	bd30      	popge	{r4, r5, pc}
 80006c0:	ea6f 0404 	mvn.w	r4, r4
 80006c4:	3c1f      	subs	r4, #31
 80006c6:	da1c      	bge.n	8000702 <__adddf3+0x1d2>
 80006c8:	340c      	adds	r4, #12
 80006ca:	dc0e      	bgt.n	80006ea <__adddf3+0x1ba>
 80006cc:	f104 0414 	add.w	r4, r4, #20
 80006d0:	f1c4 0220 	rsb	r2, r4, #32
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f302 	lsl.w	r3, r1, r2
 80006dc:	ea40 0003 	orr.w	r0, r0, r3
 80006e0:	fa21 f304 	lsr.w	r3, r1, r4
 80006e4:	ea45 0103 	orr.w	r1, r5, r3
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f1c4 040c 	rsb	r4, r4, #12
 80006ee:	f1c4 0220 	rsb	r2, r4, #32
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 f304 	lsl.w	r3, r1, r4
 80006fa:	ea40 0003 	orr.w	r0, r0, r3
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	fa21 f004 	lsr.w	r0, r1, r4
 8000706:	4629      	mov	r1, r5
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	f094 0f00 	teq	r4, #0
 800070e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000712:	bf06      	itte	eq
 8000714:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000718:	3401      	addeq	r4, #1
 800071a:	3d01      	subne	r5, #1
 800071c:	e74e      	b.n	80005bc <__adddf3+0x8c>
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf18      	it	ne
 8000724:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000728:	d029      	beq.n	800077e <__adddf3+0x24e>
 800072a:	ea94 0f05 	teq	r4, r5
 800072e:	bf08      	it	eq
 8000730:	ea90 0f02 	teqeq	r0, r2
 8000734:	d005      	beq.n	8000742 <__adddf3+0x212>
 8000736:	ea54 0c00 	orrs.w	ip, r4, r0
 800073a:	bf04      	itt	eq
 800073c:	4619      	moveq	r1, r3
 800073e:	4610      	moveq	r0, r2
 8000740:	bd30      	pop	{r4, r5, pc}
 8000742:	ea91 0f03 	teq	r1, r3
 8000746:	bf1e      	ittt	ne
 8000748:	2100      	movne	r1, #0
 800074a:	2000      	movne	r0, #0
 800074c:	bd30      	popne	{r4, r5, pc}
 800074e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000752:	d105      	bne.n	8000760 <__adddf3+0x230>
 8000754:	0040      	lsls	r0, r0, #1
 8000756:	4149      	adcs	r1, r1
 8000758:	bf28      	it	cs
 800075a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800075e:	bd30      	pop	{r4, r5, pc}
 8000760:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000764:	bf3c      	itt	cc
 8000766:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800076a:	bd30      	popcc	{r4, r5, pc}
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000774:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd30      	pop	{r4, r5, pc}
 800077e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000782:	bf1a      	itte	ne
 8000784:	4619      	movne	r1, r3
 8000786:	4610      	movne	r0, r2
 8000788:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800078c:	bf1c      	itt	ne
 800078e:	460b      	movne	r3, r1
 8000790:	4602      	movne	r2, r0
 8000792:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000796:	bf06      	itte	eq
 8000798:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800079c:	ea91 0f03 	teqeq	r1, r3
 80007a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80007a4:	bd30      	pop	{r4, r5, pc}
 80007a6:	bf00      	nop

080007a8 <__aeabi_ui2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007bc:	f04f 0500 	mov.w	r5, #0
 80007c0:	f04f 0100 	mov.w	r1, #0
 80007c4:	e750      	b.n	8000668 <__adddf3+0x138>
 80007c6:	bf00      	nop

080007c8 <__aeabi_i2d>:
 80007c8:	f090 0f00 	teq	r0, #0
 80007cc:	bf04      	itt	eq
 80007ce:	2100      	moveq	r1, #0
 80007d0:	4770      	bxeq	lr
 80007d2:	b530      	push	{r4, r5, lr}
 80007d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	f04f 0100 	mov.w	r1, #0
 80007e8:	e73e      	b.n	8000668 <__adddf3+0x138>
 80007ea:	bf00      	nop

080007ec <__aeabi_f2d>:
 80007ec:	0042      	lsls	r2, r0, #1
 80007ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007fa:	bf1f      	itttt	ne
 80007fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000800:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000804:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000808:	4770      	bxne	lr
 800080a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800080e:	bf08      	it	eq
 8000810:	4770      	bxeq	lr
 8000812:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000816:	bf04      	itt	eq
 8000818:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800081c:	4770      	bxeq	lr
 800081e:	b530      	push	{r4, r5, lr}
 8000820:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000824:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000828:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800082c:	e71c      	b.n	8000668 <__adddf3+0x138>
 800082e:	bf00      	nop

08000830 <__aeabi_ul2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f04f 0500 	mov.w	r5, #0
 800083e:	e00a      	b.n	8000856 <__aeabi_l2d+0x16>

08000840 <__aeabi_l2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800084e:	d502      	bpl.n	8000856 <__aeabi_l2d+0x16>
 8000850:	4240      	negs	r0, r0
 8000852:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000856:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800085a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800085e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000862:	f43f aed8 	beq.w	8000616 <__adddf3+0xe6>
 8000866:	f04f 0203 	mov.w	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000876:	bf18      	it	ne
 8000878:	3203      	addne	r2, #3
 800087a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800087e:	f1c2 0320 	rsb	r3, r2, #32
 8000882:	fa00 fc03 	lsl.w	ip, r0, r3
 8000886:	fa20 f002 	lsr.w	r0, r0, r2
 800088a:	fa01 fe03 	lsl.w	lr, r1, r3
 800088e:	ea40 000e 	orr.w	r0, r0, lr
 8000892:	fa21 f102 	lsr.w	r1, r1, r2
 8000896:	4414      	add	r4, r2
 8000898:	e6bd      	b.n	8000616 <__adddf3+0xe6>
 800089a:	bf00      	nop

0800089c <__gedf2>:
 800089c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008a0:	e006      	b.n	80008b0 <__cmpdf2+0x4>
 80008a2:	bf00      	nop

080008a4 <__ledf2>:
 80008a4:	f04f 0c01 	mov.w	ip, #1
 80008a8:	e002      	b.n	80008b0 <__cmpdf2+0x4>
 80008aa:	bf00      	nop

080008ac <__cmpdf2>:
 80008ac:	f04f 0c01 	mov.w	ip, #1
 80008b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008c0:	bf18      	it	ne
 80008c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008c6:	d01b      	beq.n	8000900 <__cmpdf2+0x54>
 80008c8:	b001      	add	sp, #4
 80008ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008ce:	bf0c      	ite	eq
 80008d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008d4:	ea91 0f03 	teqne	r1, r3
 80008d8:	bf02      	ittt	eq
 80008da:	ea90 0f02 	teqeq	r0, r2
 80008de:	2000      	moveq	r0, #0
 80008e0:	4770      	bxeq	lr
 80008e2:	f110 0f00 	cmn.w	r0, #0
 80008e6:	ea91 0f03 	teq	r1, r3
 80008ea:	bf58      	it	pl
 80008ec:	4299      	cmppl	r1, r3
 80008ee:	bf08      	it	eq
 80008f0:	4290      	cmpeq	r0, r2
 80008f2:	bf2c      	ite	cs
 80008f4:	17d8      	asrcs	r0, r3, #31
 80008f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008fa:	f040 0001 	orr.w	r0, r0, #1
 80008fe:	4770      	bx	lr
 8000900:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000908:	d102      	bne.n	8000910 <__cmpdf2+0x64>
 800090a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800090e:	d107      	bne.n	8000920 <__cmpdf2+0x74>
 8000910:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	d1d6      	bne.n	80008c8 <__cmpdf2+0x1c>
 800091a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800091e:	d0d3      	beq.n	80008c8 <__cmpdf2+0x1c>
 8000920:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <__aeabi_cdrcmple>:
 8000928:	4684      	mov	ip, r0
 800092a:	4610      	mov	r0, r2
 800092c:	4662      	mov	r2, ip
 800092e:	468c      	mov	ip, r1
 8000930:	4619      	mov	r1, r3
 8000932:	4663      	mov	r3, ip
 8000934:	e000      	b.n	8000938 <__aeabi_cdcmpeq>
 8000936:	bf00      	nop

08000938 <__aeabi_cdcmpeq>:
 8000938:	b501      	push	{r0, lr}
 800093a:	f7ff ffb7 	bl	80008ac <__cmpdf2>
 800093e:	2800      	cmp	r0, #0
 8000940:	bf48      	it	mi
 8000942:	f110 0f00 	cmnmi.w	r0, #0
 8000946:	bd01      	pop	{r0, pc}

08000948 <__aeabi_dcmpeq>:
 8000948:	f84d ed08 	str.w	lr, [sp, #-8]!
 800094c:	f7ff fff4 	bl	8000938 <__aeabi_cdcmpeq>
 8000950:	bf0c      	ite	eq
 8000952:	2001      	moveq	r0, #1
 8000954:	2000      	movne	r0, #0
 8000956:	f85d fb08 	ldr.w	pc, [sp], #8
 800095a:	bf00      	nop

0800095c <__aeabi_dcmplt>:
 800095c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000960:	f7ff ffea 	bl	8000938 <__aeabi_cdcmpeq>
 8000964:	bf34      	ite	cc
 8000966:	2001      	movcc	r0, #1
 8000968:	2000      	movcs	r0, #0
 800096a:	f85d fb08 	ldr.w	pc, [sp], #8
 800096e:	bf00      	nop

08000970 <__aeabi_dcmple>:
 8000970:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000974:	f7ff ffe0 	bl	8000938 <__aeabi_cdcmpeq>
 8000978:	bf94      	ite	ls
 800097a:	2001      	movls	r0, #1
 800097c:	2000      	movhi	r0, #0
 800097e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000982:	bf00      	nop

08000984 <__aeabi_dcmpge>:
 8000984:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000988:	f7ff ffce 	bl	8000928 <__aeabi_cdrcmple>
 800098c:	bf94      	ite	ls
 800098e:	2001      	movls	r0, #1
 8000990:	2000      	movhi	r0, #0
 8000992:	f85d fb08 	ldr.w	pc, [sp], #8
 8000996:	bf00      	nop

08000998 <__aeabi_dcmpgt>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff ffc4 	bl	8000928 <__aeabi_cdrcmple>
 80009a0:	bf34      	ite	cc
 80009a2:	2001      	movcc	r0, #1
 80009a4:	2000      	movcs	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_d2iz>:
 80009ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009b4:	d215      	bcs.n	80009e2 <__aeabi_d2iz+0x36>
 80009b6:	d511      	bpl.n	80009dc <__aeabi_d2iz+0x30>
 80009b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c0:	d912      	bls.n	80009e8 <__aeabi_d2iz+0x3c>
 80009c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009d2:	fa23 f002 	lsr.w	r0, r3, r2
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d105      	bne.n	80009f4 <__aeabi_d2iz+0x48>
 80009e8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009ec:	bf08      	it	eq
 80009ee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009f2:	4770      	bx	lr
 80009f4:	f04f 0000 	mov.w	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <__aeabi_uldivmod>:
 80009fc:	b953      	cbnz	r3, 8000a14 <__aeabi_uldivmod+0x18>
 80009fe:	b94a      	cbnz	r2, 8000a14 <__aeabi_uldivmod+0x18>
 8000a00:	2900      	cmp	r1, #0
 8000a02:	bf08      	it	eq
 8000a04:	2800      	cmpeq	r0, #0
 8000a06:	bf1c      	itt	ne
 8000a08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a10:	f000 b974 	b.w	8000cfc <__aeabi_idiv0>
 8000a14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a1c:	f000 f806 	bl	8000a2c <__udivmoddi4>
 8000a20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a28:	b004      	add	sp, #16
 8000a2a:	4770      	bx	lr

08000a2c <__udivmoddi4>:
 8000a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a30:	9d08      	ldr	r5, [sp, #32]
 8000a32:	4604      	mov	r4, r0
 8000a34:	468e      	mov	lr, r1
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d14d      	bne.n	8000ad6 <__udivmoddi4+0xaa>
 8000a3a:	428a      	cmp	r2, r1
 8000a3c:	4694      	mov	ip, r2
 8000a3e:	d969      	bls.n	8000b14 <__udivmoddi4+0xe8>
 8000a40:	fab2 f282 	clz	r2, r2
 8000a44:	b152      	cbz	r2, 8000a5c <__udivmoddi4+0x30>
 8000a46:	fa01 f302 	lsl.w	r3, r1, r2
 8000a4a:	f1c2 0120 	rsb	r1, r2, #32
 8000a4e:	fa20 f101 	lsr.w	r1, r0, r1
 8000a52:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a56:	ea41 0e03 	orr.w	lr, r1, r3
 8000a5a:	4094      	lsls	r4, r2
 8000a5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a60:	0c21      	lsrs	r1, r4, #16
 8000a62:	fbbe f6f8 	udiv	r6, lr, r8
 8000a66:	fa1f f78c 	uxth.w	r7, ip
 8000a6a:	fb08 e316 	mls	r3, r8, r6, lr
 8000a6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a72:	fb06 f107 	mul.w	r1, r6, r7
 8000a76:	4299      	cmp	r1, r3
 8000a78:	d90a      	bls.n	8000a90 <__udivmoddi4+0x64>
 8000a7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a7e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000a82:	f080 811f 	bcs.w	8000cc4 <__udivmoddi4+0x298>
 8000a86:	4299      	cmp	r1, r3
 8000a88:	f240 811c 	bls.w	8000cc4 <__udivmoddi4+0x298>
 8000a8c:	3e02      	subs	r6, #2
 8000a8e:	4463      	add	r3, ip
 8000a90:	1a5b      	subs	r3, r3, r1
 8000a92:	b2a4      	uxth	r4, r4
 8000a94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a98:	fb08 3310 	mls	r3, r8, r0, r3
 8000a9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000aa0:	fb00 f707 	mul.w	r7, r0, r7
 8000aa4:	42a7      	cmp	r7, r4
 8000aa6:	d90a      	bls.n	8000abe <__udivmoddi4+0x92>
 8000aa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000aac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ab0:	f080 810a 	bcs.w	8000cc8 <__udivmoddi4+0x29c>
 8000ab4:	42a7      	cmp	r7, r4
 8000ab6:	f240 8107 	bls.w	8000cc8 <__udivmoddi4+0x29c>
 8000aba:	4464      	add	r4, ip
 8000abc:	3802      	subs	r0, #2
 8000abe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ac2:	1be4      	subs	r4, r4, r7
 8000ac4:	2600      	movs	r6, #0
 8000ac6:	b11d      	cbz	r5, 8000ad0 <__udivmoddi4+0xa4>
 8000ac8:	40d4      	lsrs	r4, r2
 8000aca:	2300      	movs	r3, #0
 8000acc:	e9c5 4300 	strd	r4, r3, [r5]
 8000ad0:	4631      	mov	r1, r6
 8000ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ad6:	428b      	cmp	r3, r1
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0xc2>
 8000ada:	2d00      	cmp	r5, #0
 8000adc:	f000 80ef 	beq.w	8000cbe <__udivmoddi4+0x292>
 8000ae0:	2600      	movs	r6, #0
 8000ae2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ae6:	4630      	mov	r0, r6
 8000ae8:	4631      	mov	r1, r6
 8000aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aee:	fab3 f683 	clz	r6, r3
 8000af2:	2e00      	cmp	r6, #0
 8000af4:	d14a      	bne.n	8000b8c <__udivmoddi4+0x160>
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d302      	bcc.n	8000b00 <__udivmoddi4+0xd4>
 8000afa:	4282      	cmp	r2, r0
 8000afc:	f200 80f9 	bhi.w	8000cf2 <__udivmoddi4+0x2c6>
 8000b00:	1a84      	subs	r4, r0, r2
 8000b02:	eb61 0303 	sbc.w	r3, r1, r3
 8000b06:	2001      	movs	r0, #1
 8000b08:	469e      	mov	lr, r3
 8000b0a:	2d00      	cmp	r5, #0
 8000b0c:	d0e0      	beq.n	8000ad0 <__udivmoddi4+0xa4>
 8000b0e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b12:	e7dd      	b.n	8000ad0 <__udivmoddi4+0xa4>
 8000b14:	b902      	cbnz	r2, 8000b18 <__udivmoddi4+0xec>
 8000b16:	deff      	udf	#255	; 0xff
 8000b18:	fab2 f282 	clz	r2, r2
 8000b1c:	2a00      	cmp	r2, #0
 8000b1e:	f040 8092 	bne.w	8000c46 <__udivmoddi4+0x21a>
 8000b22:	eba1 010c 	sub.w	r1, r1, ip
 8000b26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2a:	fa1f fe8c 	uxth.w	lr, ip
 8000b2e:	2601      	movs	r6, #1
 8000b30:	0c20      	lsrs	r0, r4, #16
 8000b32:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b36:	fb07 1113 	mls	r1, r7, r3, r1
 8000b3a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b3e:	fb0e f003 	mul.w	r0, lr, r3
 8000b42:	4288      	cmp	r0, r1
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x12c>
 8000b46:	eb1c 0101 	adds.w	r1, ip, r1
 8000b4a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000b4e:	d202      	bcs.n	8000b56 <__udivmoddi4+0x12a>
 8000b50:	4288      	cmp	r0, r1
 8000b52:	f200 80cb 	bhi.w	8000cec <__udivmoddi4+0x2c0>
 8000b56:	4643      	mov	r3, r8
 8000b58:	1a09      	subs	r1, r1, r0
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b60:	fb07 1110 	mls	r1, r7, r0, r1
 8000b64:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b68:	fb0e fe00 	mul.w	lr, lr, r0
 8000b6c:	45a6      	cmp	lr, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x156>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000b78:	d202      	bcs.n	8000b80 <__udivmoddi4+0x154>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f200 80bb 	bhi.w	8000cf6 <__udivmoddi4+0x2ca>
 8000b80:	4608      	mov	r0, r1
 8000b82:	eba4 040e 	sub.w	r4, r4, lr
 8000b86:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000b8a:	e79c      	b.n	8000ac6 <__udivmoddi4+0x9a>
 8000b8c:	f1c6 0720 	rsb	r7, r6, #32
 8000b90:	40b3      	lsls	r3, r6
 8000b92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b9a:	fa20 f407 	lsr.w	r4, r0, r7
 8000b9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000ba2:	431c      	orrs	r4, r3
 8000ba4:	40f9      	lsrs	r1, r7
 8000ba6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000baa:	fa00 f306 	lsl.w	r3, r0, r6
 8000bae:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bb2:	0c20      	lsrs	r0, r4, #16
 8000bb4:	fa1f fe8c 	uxth.w	lr, ip
 8000bb8:	fb09 1118 	mls	r1, r9, r8, r1
 8000bbc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bc0:	fb08 f00e 	mul.w	r0, r8, lr
 8000bc4:	4288      	cmp	r0, r1
 8000bc6:	fa02 f206 	lsl.w	r2, r2, r6
 8000bca:	d90b      	bls.n	8000be4 <__udivmoddi4+0x1b8>
 8000bcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000bd4:	f080 8088 	bcs.w	8000ce8 <__udivmoddi4+0x2bc>
 8000bd8:	4288      	cmp	r0, r1
 8000bda:	f240 8085 	bls.w	8000ce8 <__udivmoddi4+0x2bc>
 8000bde:	f1a8 0802 	sub.w	r8, r8, #2
 8000be2:	4461      	add	r1, ip
 8000be4:	1a09      	subs	r1, r1, r0
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000bec:	fb09 1110 	mls	r1, r9, r0, r1
 8000bf0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000bf4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bf8:	458e      	cmp	lr, r1
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x1e2>
 8000bfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000c00:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000c04:	d26c      	bcs.n	8000ce0 <__udivmoddi4+0x2b4>
 8000c06:	458e      	cmp	lr, r1
 8000c08:	d96a      	bls.n	8000ce0 <__udivmoddi4+0x2b4>
 8000c0a:	3802      	subs	r0, #2
 8000c0c:	4461      	add	r1, ip
 8000c0e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c12:	fba0 9402 	umull	r9, r4, r0, r2
 8000c16:	eba1 010e 	sub.w	r1, r1, lr
 8000c1a:	42a1      	cmp	r1, r4
 8000c1c:	46c8      	mov	r8, r9
 8000c1e:	46a6      	mov	lr, r4
 8000c20:	d356      	bcc.n	8000cd0 <__udivmoddi4+0x2a4>
 8000c22:	d053      	beq.n	8000ccc <__udivmoddi4+0x2a0>
 8000c24:	b15d      	cbz	r5, 8000c3e <__udivmoddi4+0x212>
 8000c26:	ebb3 0208 	subs.w	r2, r3, r8
 8000c2a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c2e:	fa01 f707 	lsl.w	r7, r1, r7
 8000c32:	fa22 f306 	lsr.w	r3, r2, r6
 8000c36:	40f1      	lsrs	r1, r6
 8000c38:	431f      	orrs	r7, r3
 8000c3a:	e9c5 7100 	strd	r7, r1, [r5]
 8000c3e:	2600      	movs	r6, #0
 8000c40:	4631      	mov	r1, r6
 8000c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c46:	f1c2 0320 	rsb	r3, r2, #32
 8000c4a:	40d8      	lsrs	r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	fa21 f303 	lsr.w	r3, r1, r3
 8000c54:	4091      	lsls	r1, r2
 8000c56:	4301      	orrs	r1, r0
 8000c58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5c:	fa1f fe8c 	uxth.w	lr, ip
 8000c60:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c64:	fb07 3610 	mls	r6, r7, r0, r3
 8000c68:	0c0b      	lsrs	r3, r1, #16
 8000c6a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c6e:	fb00 f60e 	mul.w	r6, r0, lr
 8000c72:	429e      	cmp	r6, r3
 8000c74:	fa04 f402 	lsl.w	r4, r4, r2
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x260>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000c82:	d22f      	bcs.n	8000ce4 <__udivmoddi4+0x2b8>
 8000c84:	429e      	cmp	r6, r3
 8000c86:	d92d      	bls.n	8000ce4 <__udivmoddi4+0x2b8>
 8000c88:	3802      	subs	r0, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	b289      	uxth	r1, r1
 8000c90:	fbb3 f6f7 	udiv	r6, r3, r7
 8000c94:	fb07 3316 	mls	r3, r7, r6, r3
 8000c98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9c:	fb06 f30e 	mul.w	r3, r6, lr
 8000ca0:	428b      	cmp	r3, r1
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x28a>
 8000ca4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000cac:	d216      	bcs.n	8000cdc <__udivmoddi4+0x2b0>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d914      	bls.n	8000cdc <__udivmoddi4+0x2b0>
 8000cb2:	3e02      	subs	r6, #2
 8000cb4:	4461      	add	r1, ip
 8000cb6:	1ac9      	subs	r1, r1, r3
 8000cb8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000cbc:	e738      	b.n	8000b30 <__udivmoddi4+0x104>
 8000cbe:	462e      	mov	r6, r5
 8000cc0:	4628      	mov	r0, r5
 8000cc2:	e705      	b.n	8000ad0 <__udivmoddi4+0xa4>
 8000cc4:	4606      	mov	r6, r0
 8000cc6:	e6e3      	b.n	8000a90 <__udivmoddi4+0x64>
 8000cc8:	4618      	mov	r0, r3
 8000cca:	e6f8      	b.n	8000abe <__udivmoddi4+0x92>
 8000ccc:	454b      	cmp	r3, r9
 8000cce:	d2a9      	bcs.n	8000c24 <__udivmoddi4+0x1f8>
 8000cd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000cd4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000cd8:	3801      	subs	r0, #1
 8000cda:	e7a3      	b.n	8000c24 <__udivmoddi4+0x1f8>
 8000cdc:	4646      	mov	r6, r8
 8000cde:	e7ea      	b.n	8000cb6 <__udivmoddi4+0x28a>
 8000ce0:	4620      	mov	r0, r4
 8000ce2:	e794      	b.n	8000c0e <__udivmoddi4+0x1e2>
 8000ce4:	4640      	mov	r0, r8
 8000ce6:	e7d1      	b.n	8000c8c <__udivmoddi4+0x260>
 8000ce8:	46d0      	mov	r8, sl
 8000cea:	e77b      	b.n	8000be4 <__udivmoddi4+0x1b8>
 8000cec:	3b02      	subs	r3, #2
 8000cee:	4461      	add	r1, ip
 8000cf0:	e732      	b.n	8000b58 <__udivmoddi4+0x12c>
 8000cf2:	4630      	mov	r0, r6
 8000cf4:	e709      	b.n	8000b0a <__udivmoddi4+0xde>
 8000cf6:	4464      	add	r4, ip
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	e742      	b.n	8000b82 <__udivmoddi4+0x156>

08000cfc <__aeabi_idiv0>:
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08c      	sub	sp, #48	; 0x30
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d06:	f000 fc1a 	bl	800153e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d0a:	f000 f85f 	bl	8000dcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d0e:	f000 f935 	bl	8000f7c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d12:	f000 f8e7 	bl	8000ee4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000d16:	f000 f8a5 	bl	8000e64 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  double xAccel = 0;
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  double yAccel = 0;
 8000d26:	f04f 0200 	mov.w	r2, #0
 8000d2a:	f04f 0300 	mov.w	r3, #0
 8000d2e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  double zAccel = 0;
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	f04f 0300 	mov.w	r3, #0
 8000d3a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  double xGyro = 0;
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double yGyro = 0;
 8000d4a:	f04f 0200 	mov.w	r2, #0
 8000d4e:	f04f 0300 	mov.w	r3, #0
 8000d52:	e9c7 2302 	strd	r2, r3, [r7, #8]
  double zGyro = 0;
 8000d56:	f04f 0200 	mov.w	r2, #0
 8000d5a:	f04f 0300 	mov.w	r3, #0
 8000d5e:	e9c7 2300 	strd	r2, r3, [r7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  ADDR_TEST++;
 8000d62:	4b16      	ldr	r3, [pc, #88]	; (8000dbc <main+0xbc>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	3301      	adds	r3, #1
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <main+0xbc>)
 8000d6c:	701a      	strb	r2, [r3, #0]
	  if(ADDR_TEST > 0xFE){
 8000d6e:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <main+0xbc>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2bff      	cmp	r3, #255	; 0xff
 8000d74:	d102      	bne.n	8000d7c <main+0x7c>
		  ADDR_TEST = 0x00;
 8000d76:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <main+0xbc>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
	  }
	  xAccel = MPU6881_GET_DATA(0x77, 1); // this will read H reg and then L reg?
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	2077      	movs	r0, #119	; 0x77
 8000d80:	f000 f9ec 	bl	800115c <MPU6881_GET_DATA>
 8000d84:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	  UART_PRINT_TEXT("#");
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <main+0xc0>)
 8000d8a:	f000 f9d3 	bl	8001134 <UART_PRINT_TEXT>
	  UART_PRINT_VAL((double)ADDR_TEST);
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <main+0xbc>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fd08 	bl	80007a8 <__aeabi_ui2d>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	ec43 2b10 	vmov	d0, r2, r3
 8000da0:	f000 f92c 	bl	8000ffc <UART_PRINT_VAL>
	  UART_PRINT_TEXT("\n Result: ");
 8000da4:	4807      	ldr	r0, [pc, #28]	; (8000dc4 <main+0xc4>)
 8000da6:	f000 f9c5 	bl	8001134 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(xAccel);
 8000daa:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8000dae:	f000 f925 	bl	8000ffc <UART_PRINT_VAL>
	  UART_PRINT_TEXT("\n");
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <main+0xc8>)
 8000db4:	f000 f9be 	bl	8001134 <UART_PRINT_TEXT>
	  ADDR_TEST++;
 8000db8:	e7d3      	b.n	8000d62 <main+0x62>
 8000dba:	bf00      	nop
 8000dbc:	20000168 	.word	0x20000168
 8000dc0:	08004a1c 	.word	0x08004a1c
 8000dc4:	08004a20 	.word	0x08004a20
 8000dc8:	08004a2c 	.word	0x08004a2c

08000dcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b094      	sub	sp, #80	; 0x50
 8000dd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dd2:	f107 0318 	add.w	r3, r7, #24
 8000dd6:	2238      	movs	r2, #56	; 0x38
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f003 f98e 	bl	80040fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2200      	movs	r2, #0
 8000de4:	601a      	str	r2, [r3, #0]
 8000de6:	605a      	str	r2, [r3, #4]
 8000de8:	609a      	str	r2, [r3, #8]
 8000dea:	60da      	str	r2, [r3, #12]
 8000dec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f001 fb28 	bl	8002444 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dfe:	2340      	movs	r3, #64	; 0x40
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e02:	2302      	movs	r3, #2
 8000e04:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e06:	2302      	movs	r3, #2
 8000e08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000e0a:	2304      	movs	r3, #4
 8000e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000e0e:	2355      	movs	r3, #85	; 0x55
 8000e10:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e1e:	f107 0318 	add.w	r3, r7, #24
 8000e22:	4618      	mov	r0, r3
 8000e24:	f001 fbb2 	bl	800258c <HAL_RCC_OscConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000e2e:	f000 f9f3 	bl	8001218 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e32:	230f      	movs	r3, #15
 8000e34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e36:	2303      	movs	r3, #3
 8000e38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2104      	movs	r1, #4
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 feb6 	bl	8002bbc <HAL_RCC_ClockConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000e56:	f000 f9df 	bl	8001218 <Error_Handler>
  }
}
 8000e5a:	bf00      	nop
 8000e5c:	3750      	adds	r7, #80	; 0x50
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e6a:	4a1c      	ldr	r2, [pc, #112]	; (8000edc <MX_I2C1_Init+0x78>)
 8000e6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e70:	4a1b      	ldr	r2, [pc, #108]	; (8000ee0 <MX_I2C1_Init+0x7c>)
 8000e72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e74:	4b18      	ldr	r3, [pc, #96]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e7a:	4b17      	ldr	r3, [pc, #92]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e80:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e86:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e92:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e9e:	480e      	ldr	r0, [pc, #56]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000ea0:	f000 fe3c 	bl	8001b1c <HAL_I2C_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eaa:	f000 f9b5 	bl	8001218 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000eb2:	f001 fa2f 	bl	8002314 <HAL_I2CEx_ConfigAnalogFilter>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ebc:	f000 f9ac 	bl	8001218 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <MX_I2C1_Init+0x74>)
 8000ec4:	f001 fa71 	bl	80023aa <HAL_I2CEx_ConfigDigitalFilter>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ece:	f000 f9a3 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	2000008c 	.word	0x2000008c
 8000edc:	40005400 	.word	0x40005400
 8000ee0:	30a0a7fb 	.word	0x30a0a7fb

08000ee4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ee8:	4b22      	ldr	r3, [pc, #136]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000eea:	4a23      	ldr	r2, [pc, #140]	; (8000f78 <MX_USART2_UART_Init+0x94>)
 8000eec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eee:	4b21      	ldr	r3, [pc, #132]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000ef0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ef4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef6:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f02:	4b1c      	ldr	r3, [pc, #112]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f08:	4b1a      	ldr	r3, [pc, #104]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0e:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f20:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f26:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2c:	4811      	ldr	r0, [pc, #68]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f2e:	f002 fa51 	bl	80033d4 <HAL_UART_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f38:	f000 f96e 	bl	8001218 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	480d      	ldr	r0, [pc, #52]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f40:	f002 ffe8 	bl	8003f14 <HAL_UARTEx_SetTxFifoThreshold>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000f4a:	f000 f965 	bl	8001218 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4808      	ldr	r0, [pc, #32]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f52:	f003 f81d 	bl	8003f90 <HAL_UARTEx_SetRxFifoThreshold>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000f5c:	f000 f95c 	bl	8001218 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_USART2_UART_Init+0x90>)
 8000f62:	f002 ff9e 	bl	8003ea2 <HAL_UARTEx_DisableFifoMode>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000f6c:	f000 f954 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200000d8 	.word	0x200000d8
 8000f78:	40004400 	.word	0x40004400

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 030c 	add.w	r3, r7, #12
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f96:	4a17      	ldr	r2, [pc, #92]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f9e:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	4a11      	ldr	r2, [pc, #68]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_GPIO_Init+0x78>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc8:	480b      	ldr	r0, [pc, #44]	; (8000ff8 <MX_GPIO_Init+0x7c>)
 8000fca:	f000 fd8f 	bl	8001aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4804      	ldr	r0, [pc, #16]	; (8000ff8 <MX_GPIO_Init+0x7c>)
 8000fe8:	f000 fbfe 	bl	80017e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fec:	bf00      	nop
 8000fee:	3720      	adds	r7, #32
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	48000400 	.word	0x48000400

08000ffc <UART_PRINT_VAL>:

/* USER CODE BEGIN 4 */
void UART_PRINT_VAL(double value){
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b096      	sub	sp, #88	; 0x58
 8001000:	af00      	add	r7, sp, #0
 8001002:	ed87 0b00 	vstr	d0, [r7]
	char total[50];
	char temp[10];
	if(value < 0){
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001012:	f7ff fca3 	bl	800095c <__aeabi_dcmplt>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <UART_PRINT_VAL+0x26>
	   UART_PRINT_TEXT("-");
 800101c:	4840      	ldr	r0, [pc, #256]	; (8001120 <UART_PRINT_VAL+0x124>)
 800101e:	f000 f889 	bl	8001134 <UART_PRINT_TEXT>
	}
	sprintf(total, "%i", abs((int)value));
 8001022:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001026:	f7ff fcc1 	bl	80009ac <__aeabi_d2iz>
 800102a:	4603      	mov	r3, r0
 800102c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001030:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001034:	f107 0318 	add.w	r3, r7, #24
 8001038:	493a      	ldr	r1, [pc, #232]	; (8001124 <UART_PRINT_VAL+0x128>)
 800103a:	4618      	mov	r0, r3
 800103c:	f003 f866 	bl	800410c <siprintf>
	strcat(total, ".");
 8001040:	f107 0318 	add.w	r3, r7, #24
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff f8eb 	bl	8000220 <strlen>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4413      	add	r3, r2
 8001054:	4934      	ldr	r1, [pc, #208]	; (8001128 <UART_PRINT_VAL+0x12c>)
 8001056:	461a      	mov	r2, r3
 8001058:	460b      	mov	r3, r1
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	8013      	strh	r3, [r2, #0]
	double currentVal = (value - (int) value);
 800105e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001062:	f7ff fca3 	bl	80009ac <__aeabi_d2iz>
 8001066:	4603      	mov	r3, r0
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fbad 	bl	80007c8 <__aeabi_i2d>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001076:	f7ff fa59 	bl	800052c <__aeabi_dsub>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	for(int a=0;a<6;a++){
 8001082:	2300      	movs	r3, #0
 8001084:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001086:	e036      	b.n	80010f6 <UART_PRINT_VAL+0xfa>
		currentVal *= 10;
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	4b27      	ldr	r3, [pc, #156]	; (800112c <UART_PRINT_VAL+0x130>)
 800108e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001092:	f7ff f91d 	bl	80002d0 <__aeabi_dmul>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		sprintf(temp, "%i", abs((int)currentVal));
 800109e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80010a2:	f7ff fc83 	bl	80009ac <__aeabi_d2iz>
 80010a6:	4603      	mov	r3, r0
 80010a8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80010ac:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	491b      	ldr	r1, [pc, #108]	; (8001124 <UART_PRINT_VAL+0x128>)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f003 f828 	bl	800410c <siprintf>
		strcat(total, temp);
 80010bc:	f107 020c 	add.w	r2, r7, #12
 80010c0:	f107 0318 	add.w	r3, r7, #24
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 f840 	bl	800414c <strcat>
		currentVal -= (int)currentVal;
 80010cc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80010d0:	f7ff fc6c 	bl	80009ac <__aeabi_d2iz>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fb76 	bl	80007c8 <__aeabi_i2d>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80010e4:	f7ff fa22 	bl	800052c <__aeabi_dsub>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	for(int a=0;a<6;a++){
 80010f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010f2:	3301      	adds	r3, #1
 80010f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80010f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010f8:	2b05      	cmp	r3, #5
 80010fa:	ddc5      	ble.n	8001088 <UART_PRINT_VAL+0x8c>
	}
	HAL_UART_Transmit(&huart2, total, strlen(total), 100);
 80010fc:	f107 0318 	add.w	r3, r7, #24
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff f88d 	bl	8000220 <strlen>
 8001106:	4603      	mov	r3, r0
 8001108:	b29a      	uxth	r2, r3
 800110a:	f107 0118 	add.w	r1, r7, #24
 800110e:	2364      	movs	r3, #100	; 0x64
 8001110:	4807      	ldr	r0, [pc, #28]	; (8001130 <UART_PRINT_VAL+0x134>)
 8001112:	f002 f9af 	bl	8003474 <HAL_UART_Transmit>
}
 8001116:	bf00      	nop
 8001118:	3758      	adds	r7, #88	; 0x58
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	08004a30 	.word	0x08004a30
 8001124:	08004a34 	.word	0x08004a34
 8001128:	08004a38 	.word	0x08004a38
 800112c:	40240000 	.word	0x40240000
 8001130:	200000d8 	.word	0x200000d8

08001134 <UART_PRINT_TEXT>:


void UART_PRINT_TEXT(uint8_t* MSG){
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, MSG, strlen(MSG), 100);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff f86f 	bl	8000220 <strlen>
 8001142:	4603      	mov	r3, r0
 8001144:	b29a      	uxth	r2, r3
 8001146:	2364      	movs	r3, #100	; 0x64
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	4803      	ldr	r0, [pc, #12]	; (8001158 <UART_PRINT_TEXT+0x24>)
 800114c:	f002 f992 	bl	8003474 <HAL_UART_Transmit>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200000d8 	.word	0x200000d8

0800115c <MPU6881_GET_DATA>:
	uint8_t I2C_IF[1] = {0x00};
	HAL_I2C_Mem_Write(&hi2c1, MPU6881_ADDR, 0x70, 1, I2C_IF, 1, HAL_MAX_DELAY);
}


double MPU6881_GET_DATA(uint8_t addr, uint16_t dataSize){
 800115c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001160:	b08f      	sub	sp, #60	; 0x3c
 8001162:	af04      	add	r7, sp, #16
 8001164:	4603      	mov	r3, r0
 8001166:	460a      	mov	r2, r1
 8001168:	71fb      	strb	r3, [r7, #7]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]
 800116e:	466b      	mov	r3, sp
 8001170:	461e      	mov	r6, r3
	double val = 0;
 8001172:	f04f 0200 	mov.w	r2, #0
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t value = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t receiveData[dataSize];
 8001182:	88b9      	ldrh	r1, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	3b01      	subs	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	b28b      	uxth	r3, r1
 800118c:	2200      	movs	r2, #0
 800118e:	4698      	mov	r8, r3
 8001190:	4691      	mov	r9, r2
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800119e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011a6:	b28b      	uxth	r3, r1
 80011a8:	2200      	movs	r2, #0
 80011aa:	461c      	mov	r4, r3
 80011ac:	4615      	mov	r5, r2
 80011ae:	f04f 0200 	mov.w	r2, #0
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	00eb      	lsls	r3, r5, #3
 80011b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011bc:	00e2      	lsls	r2, r4, #3
 80011be:	460b      	mov	r3, r1
 80011c0:	3307      	adds	r3, #7
 80011c2:	08db      	lsrs	r3, r3, #3
 80011c4:	00db      	lsls	r3, r3, #3
 80011c6:	ebad 0d03 	sub.w	sp, sp, r3
 80011ca:	ab04      	add	r3, sp, #16
 80011cc:	3300      	adds	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
	uint8_t address = ADDR_TEST<<1;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MPU6881_GET_DATA+0xb4>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&hi2c1, address, addr, 1, receiveData, dataSize, 100);
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
 80011da:	b299      	uxth	r1, r3
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	b29a      	uxth	r2, r3
 80011e0:	2364      	movs	r3, #100	; 0x64
 80011e2:	9302      	str	r3, [sp, #8]
 80011e4:	88bb      	ldrh	r3, [r7, #4]
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	4809      	ldr	r0, [pc, #36]	; (8001214 <MPU6881_GET_DATA+0xb8>)
 80011f0:	f000 fd24 	bl	8001c3c <HAL_I2C_Mem_Read>
	}

	val *= 0.000061035; // (1/(2^15)) to get g
	*/

	return val;
 80011f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011f8:	46b5      	mov	sp, r6
 80011fa:	ec43 2b17 	vmov	d7, r2, r3
}
 80011fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001202:	eef0 0a67 	vmov.f32	s1, s15
 8001206:	372c      	adds	r7, #44	; 0x2c
 8001208:	46bd      	mov	sp, r7
 800120a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800120e:	bf00      	nop
 8001210:	20000168 	.word	0x20000168
 8001214:	2000008c 	.word	0x2000008c

08001218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800121c:	b672      	cpsid	i
}
 800121e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001220:	e7fe      	b.n	8001220 <Error_Handler+0x8>
	...

08001224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <HAL_MspInit+0x44>)
 800122c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800122e:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <HAL_MspInit+0x44>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	6613      	str	r3, [r2, #96]	; 0x60
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <HAL_MspInit+0x44>)
 8001238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <HAL_MspInit+0x44>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001246:	4a08      	ldr	r2, [pc, #32]	; (8001268 <HAL_MspInit+0x44>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800124c:	6593      	str	r3, [r2, #88]	; 0x58
 800124e:	4b06      	ldr	r3, [pc, #24]	; (8001268 <HAL_MspInit+0x44>)
 8001250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b09c      	sub	sp, #112	; 0x70
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	2244      	movs	r2, #68	; 0x44
 800128a:	2100      	movs	r1, #0
 800128c:	4618      	mov	r0, r3
 800128e:	f002 ff35 	bl	80040fc <memset>
  if(hi2c->Instance==I2C1)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a2d      	ldr	r2, [pc, #180]	; (800134c <HAL_I2C_MspInit+0xe0>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d153      	bne.n	8001344 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800129c:	2340      	movs	r3, #64	; 0x40
 800129e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012a4:	f107 0318 	add.w	r3, r7, #24
 80012a8:	4618      	mov	r0, r3
 80012aa:	f001 fea3 	bl	8002ff4 <HAL_RCCEx_PeriphCLKConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012b4:	f7ff ffb0 	bl	8001218 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	4b25      	ldr	r3, [pc, #148]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	4a24      	ldr	r2, [pc, #144]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c4:	4b22      	ldr	r3, [pc, #136]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d0:	4b1f      	ldr	r3, [pc, #124]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d4:	4a1e      	ldr	r2, [pc, #120]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012d6:	f043 0302 	orr.w	r3, r3, #2
 80012da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012dc:	4b1c      	ldr	r3, [pc, #112]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 80012de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ee:	2312      	movs	r3, #18
 80012f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012fa:	2304      	movs	r3, #4
 80012fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001308:	f000 fa6e 	bl	80017e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001310:	2312      	movs	r3, #18
 8001312:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2300      	movs	r3, #0
 800131a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800131c:	2304      	movs	r3, #4
 800131e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001320:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001324:	4619      	mov	r1, r3
 8001326:	480b      	ldr	r0, [pc, #44]	; (8001354 <HAL_I2C_MspInit+0xe8>)
 8001328:	f000 fa5e 	bl	80017e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800132c:	4b08      	ldr	r3, [pc, #32]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 800132e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001330:	4a07      	ldr	r2, [pc, #28]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 8001332:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001336:	6593      	str	r3, [r2, #88]	; 0x58
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_I2C_MspInit+0xe4>)
 800133a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001344:	bf00      	nop
 8001346:	3770      	adds	r7, #112	; 0x70
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40005400 	.word	0x40005400
 8001350:	40021000 	.word	0x40021000
 8001354:	48000400 	.word	0x48000400

08001358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b09a      	sub	sp, #104	; 0x68
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001360:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	2244      	movs	r2, #68	; 0x44
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f002 febf 	bl	80040fc <memset>
  if(huart->Instance==USART2)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a1f      	ldr	r2, [pc, #124]	; (8001400 <HAL_UART_MspInit+0xa8>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d136      	bne.n	80013f6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001388:	2302      	movs	r3, #2
 800138a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800138c:	2300      	movs	r3, #0
 800138e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	4618      	mov	r0, r3
 8001396:	f001 fe2d 	bl	8002ff4 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013a0:	f7ff ff3a 	bl	8001218 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013a4:	4b17      	ldr	r3, [pc, #92]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a8:	4a16      	ldr	r2, [pc, #88]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ae:	6593      	str	r3, [r2, #88]	; 0x58
 80013b0:	4b14      	ldr	r3, [pc, #80]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	4a10      	ldr	r2, [pc, #64]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c8:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <HAL_UART_MspInit+0xac>)
 80013ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80013d4:	230c      	movs	r3, #12
 80013d6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2300      	movs	r3, #0
 80013e2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013e4:	2307      	movs	r3, #7
 80013e6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013ec:	4619      	mov	r1, r3
 80013ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f2:	f000 f9f9 	bl	80017e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013f6:	bf00      	nop
 80013f8:	3768      	adds	r7, #104	; 0x68
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40004400 	.word	0x40004400
 8001404:	40021000 	.word	0x40021000

08001408 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800140c:	e7fe      	b.n	800140c <NMI_Handler+0x4>

0800140e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001412:	e7fe      	b.n	8001412 <HardFault_Handler+0x4>

08001414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001418:	e7fe      	b.n	8001418 <MemManage_Handler+0x4>

0800141a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800141e:	e7fe      	b.n	800141e <BusFault_Handler+0x4>

08001420 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001424:	e7fe      	b.n	8001424 <UsageFault_Handler+0x4>

08001426 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001446:	bf00      	nop
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001454:	f000 f8c6 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <_sbrk>:
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <_sbrk+0x5c>)
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <_sbrk+0x60>)
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x22>
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <_sbrk+0x64>)
 800147a:	4a12      	ldr	r2, [pc, #72]	; (80014c4 <_sbrk+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	429a      	cmp	r2, r3
 800148a:	d207      	bcs.n	800149c <_sbrk+0x40>
 800148c:	f002 fe0c 	bl	80040a8 <__errno>
 8001490:	4603      	mov	r3, r0
 8001492:	220c      	movs	r2, #12
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800149a:	e009      	b.n	80014b0 <_sbrk+0x54>
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	4b07      	ldr	r3, [pc, #28]	; (80014c0 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	; (80014c0 <_sbrk+0x64>)
 80014ac:	6013      	str	r3, [r2, #0]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20008000 	.word	0x20008000
 80014bc:	00000400 	.word	0x00000400
 80014c0:	2000016c 	.word	0x2000016c
 80014c4:	20000188 	.word	0x20000188

080014c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <SystemInit+0x20>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014d2:	4a05      	ldr	r2, [pc, #20]	; (80014e8 <SystemInit+0x20>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014ec:	480d      	ldr	r0, [pc, #52]	; (8001524 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014ee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480d      	ldr	r0, [pc, #52]	; (8001528 <LoopForever+0x6>)
  ldr r1, =_edata
 80014f2:	490e      	ldr	r1, [pc, #56]	; (800152c <LoopForever+0xa>)
  ldr r2, =_sidata
 80014f4:	4a0e      	ldr	r2, [pc, #56]	; (8001530 <LoopForever+0xe>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0b      	ldr	r2, [pc, #44]	; (8001534 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001508:	4c0b      	ldr	r4, [pc, #44]	; (8001538 <LoopForever+0x16>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001516:	f7ff ffd7 	bl	80014c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800151a:	f002 fdcb 	bl	80040b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800151e:	f7ff fbef 	bl	8000d00 <main>

08001522 <LoopForever>:

LoopForever:
    b LoopForever
 8001522:	e7fe      	b.n	8001522 <LoopForever>
  ldr   r0, =_estack
 8001524:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800152c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001530:	08004ac0 	.word	0x08004ac0
  ldr r2, =_sbss
 8001534:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001538:	20000184 	.word	0x20000184

0800153c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800153c:	e7fe      	b.n	800153c <ADC1_2_IRQHandler>

0800153e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001548:	2003      	movs	r0, #3
 800154a:	f000 f91b 	bl	8001784 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800154e:	2000      	movs	r0, #0
 8001550:	f000 f80e 	bl	8001570 <HAL_InitTick>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d002      	beq.n	8001560 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	e001      	b.n	8001564 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001560:	f7ff fe60 	bl	8001224 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001564:	79fb      	ldrb	r3, [r7, #7]

}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001578:	2300      	movs	r3, #0
 800157a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <HAL_InitTick+0x68>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d022      	beq.n	80015ca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <HAL_InitTick+0x6c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <HAL_InitTick+0x68>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001590:	fbb1 f3f3 	udiv	r3, r1, r3
 8001594:	fbb2 f3f3 	udiv	r3, r2, r3
 8001598:	4618      	mov	r0, r3
 800159a:	f000 f918 	bl	80017ce <HAL_SYSTICK_Config>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d10f      	bne.n	80015c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b0f      	cmp	r3, #15
 80015a8:	d809      	bhi.n	80015be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015aa:	2200      	movs	r2, #0
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015b2:	f000 f8f2 	bl	800179a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015b6:	4a0a      	ldr	r2, [pc, #40]	; (80015e0 <HAL_InitTick+0x70>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6013      	str	r3, [r2, #0]
 80015bc:	e007      	b.n	80015ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	73fb      	strb	r3, [r7, #15]
 80015c2:	e004      	b.n	80015ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	73fb      	strb	r3, [r7, #15]
 80015c8:	e001      	b.n	80015ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000008 	.word	0x20000008
 80015dc:	20000000 	.word	0x20000000
 80015e0:	20000004 	.word	0x20000004

080015e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <HAL_IncTick+0x1c>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_IncTick+0x20>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	4a03      	ldr	r2, [pc, #12]	; (8001600 <HAL_IncTick+0x1c>)
 80015f4:	6013      	str	r3, [r2, #0]
}
 80015f6:	bf00      	nop
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	20000170 	.word	0x20000170
 8001604:	20000008 	.word	0x20000008

08001608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return uwTick;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <HAL_GetTick+0x14>)
 800160e:	681b      	ldr	r3, [r3, #0]
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000170 	.word	0x20000170

08001620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001648:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800164c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001652:	4a04      	ldr	r2, [pc, #16]	; (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	60d3      	str	r3, [r2, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	; (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	; 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
         );
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	3b01      	subs	r3, #1
 800174c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001750:	d301      	bcc.n	8001756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001752:	2301      	movs	r3, #1
 8001754:	e00f      	b.n	8001776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001756:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <SysTick_Config+0x40>)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175e:	210f      	movs	r1, #15
 8001760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001764:	f7ff ff8e 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SysTick_Config+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <SysTick_Config+0x40>)
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	e000e010 	.word	0xe000e010

08001784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff47 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
 80017a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a8:	f7ff ff5e 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	6978      	ldr	r0, [r7, #20]
 80017b4:	f7ff ff90 	bl	80016d8 <NVIC_EncodePriority>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff5f 	bl	8001684 <__NVIC_SetPriority>
}
 80017c6:	bf00      	nop
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff ffb2 	bl	8001740 <SysTick_Config>
 80017dc:	4603      	mov	r3, r0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017f6:	e15a      	b.n	8001aae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	2101      	movs	r1, #1
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	4013      	ands	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	f000 814c 	beq.w	8001aa8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b01      	cmp	r3, #1
 800181a:	d005      	beq.n	8001828 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001824:	2b02      	cmp	r3, #2
 8001826:	d130      	bne.n	800188a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	2203      	movs	r2, #3
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4013      	ands	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800185e:	2201      	movs	r2, #1
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	091b      	lsrs	r3, r3, #4
 8001874:	f003 0201 	and.w	r2, r3, #1
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	4313      	orrs	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	2b03      	cmp	r3, #3
 8001894:	d017      	beq.n	80018c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	2203      	movs	r2, #3
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	4013      	ands	r3, r2
 80018ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d123      	bne.n	800191a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	08da      	lsrs	r2, r3, #3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3208      	adds	r2, #8
 80018da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	220f      	movs	r2, #15
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	691a      	ldr	r2, [r3, #16]
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	6939      	ldr	r1, [r7, #16]
 8001916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	2203      	movs	r2, #3
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 0203 	and.w	r2, r3, #3
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 80a6 	beq.w	8001aa8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195c:	4b5b      	ldr	r3, [pc, #364]	; (8001acc <HAL_GPIO_Init+0x2e4>)
 800195e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001960:	4a5a      	ldr	r2, [pc, #360]	; (8001acc <HAL_GPIO_Init+0x2e4>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	6613      	str	r3, [r2, #96]	; 0x60
 8001968:	4b58      	ldr	r3, [pc, #352]	; (8001acc <HAL_GPIO_Init+0x2e4>)
 800196a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001974:	4a56      	ldr	r2, [pc, #344]	; (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	3302      	adds	r3, #2
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	220f      	movs	r2, #15
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800199e:	d01f      	beq.n	80019e0 <HAL_GPIO_Init+0x1f8>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a4c      	ldr	r2, [pc, #304]	; (8001ad4 <HAL_GPIO_Init+0x2ec>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d019      	beq.n	80019dc <HAL_GPIO_Init+0x1f4>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a4b      	ldr	r2, [pc, #300]	; (8001ad8 <HAL_GPIO_Init+0x2f0>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d013      	beq.n	80019d8 <HAL_GPIO_Init+0x1f0>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a4a      	ldr	r2, [pc, #296]	; (8001adc <HAL_GPIO_Init+0x2f4>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d00d      	beq.n	80019d4 <HAL_GPIO_Init+0x1ec>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a49      	ldr	r2, [pc, #292]	; (8001ae0 <HAL_GPIO_Init+0x2f8>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d007      	beq.n	80019d0 <HAL_GPIO_Init+0x1e8>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a48      	ldr	r2, [pc, #288]	; (8001ae4 <HAL_GPIO_Init+0x2fc>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d101      	bne.n	80019cc <HAL_GPIO_Init+0x1e4>
 80019c8:	2305      	movs	r3, #5
 80019ca:	e00a      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019cc:	2306      	movs	r3, #6
 80019ce:	e008      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019d0:	2304      	movs	r3, #4
 80019d2:	e006      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019d4:	2303      	movs	r3, #3
 80019d6:	e004      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019d8:	2302      	movs	r3, #2
 80019da:	e002      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019e0:	2300      	movs	r3, #0
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	f002 0203 	and.w	r2, r2, #3
 80019e8:	0092      	lsls	r2, r2, #2
 80019ea:	4093      	lsls	r3, r2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019f2:	4937      	ldr	r1, [pc, #220]	; (8001ad0 <HAL_GPIO_Init+0x2e8>)
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	089b      	lsrs	r3, r3, #2
 80019f8:	3302      	adds	r3, #2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a00:	4b39      	ldr	r3, [pc, #228]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a24:	4a30      	ldr	r2, [pc, #192]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a2a:	4b2f      	ldr	r3, [pc, #188]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a4e:	4a26      	ldr	r2, [pc, #152]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001a54:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a78:	4a1b      	ldr	r2, [pc, #108]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	43db      	mvns	r3, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d003      	beq.n	8001aa2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001aa2:	4a11      	ldr	r2, [pc, #68]	; (8001ae8 <HAL_GPIO_Init+0x300>)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f47f ae9d 	bne.w	80017f8 <HAL_GPIO_Init+0x10>
  }
}
 8001abe:	bf00      	nop
 8001ac0:	bf00      	nop
 8001ac2:	371c      	adds	r7, #28
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40010000 	.word	0x40010000
 8001ad4:	48000400 	.word	0x48000400
 8001ad8:	48000800 	.word	0x48000800
 8001adc:	48000c00 	.word	0x48000c00
 8001ae0:	48001000 	.word	0x48001000
 8001ae4:	48001400 	.word	0x48001400
 8001ae8:	40010400 	.word	0x40010400

08001aec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	460b      	mov	r3, r1
 8001af6:	807b      	strh	r3, [r7, #2]
 8001af8:	4613      	mov	r3, r2
 8001afa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001afc:	787b      	ldrb	r3, [r7, #1]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b02:	887a      	ldrh	r2, [r7, #2]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b08:	e002      	b.n	8001b10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b0a:	887a      	ldrh	r2, [r7, #2]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e081      	b.n	8001c32 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d106      	bne.n	8001b48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fb92 	bl	800126c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2224      	movs	r2, #36	; 0x24
 8001b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0201 	bic.w	r2, r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d107      	bne.n	8001b96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	e006      	b.n	8001ba4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001ba2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d104      	bne.n	8001bb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	691a      	ldr	r2, [r3, #16]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69d9      	ldr	r1, [r3, #28]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a1a      	ldr	r2, [r3, #32]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af02      	add	r7, sp, #8
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	4608      	mov	r0, r1
 8001c46:	4611      	mov	r1, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	817b      	strh	r3, [r7, #10]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	813b      	strh	r3, [r7, #8]
 8001c52:	4613      	mov	r3, r2
 8001c54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b20      	cmp	r3, #32
 8001c60:	f040 80fd 	bne.w	8001e5e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <HAL_I2C_Mem_Read+0x34>
 8001c6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d105      	bne.n	8001c7c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c76:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e0f1      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_I2C_Mem_Read+0x4e>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e0ea      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c92:	f7ff fcb9 	bl	8001608 <HAL_GetTick>
 8001c96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2319      	movs	r3, #25
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f95b 	bl	8001f60 <I2C_WaitOnFlagUntilTimeout>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e0d5      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2222      	movs	r2, #34	; 0x22
 8001cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2240      	movs	r2, #64	; 0x40
 8001cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6a3a      	ldr	r2, [r7, #32]
 8001cce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001cd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001cdc:	88f8      	ldrh	r0, [r7, #6]
 8001cde:	893a      	ldrh	r2, [r7, #8]
 8001ce0:	8979      	ldrh	r1, [r7, #10]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4603      	mov	r3, r0
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 f8bf 	bl	8001e70 <I2C_RequestMemoryRead>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0ad      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	2bff      	cmp	r3, #255	; 0xff
 8001d0c:	d90e      	bls.n	8001d2c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	22ff      	movs	r2, #255	; 0xff
 8001d12:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	8979      	ldrh	r1, [r7, #10]
 8001d1c:	4b52      	ldr	r3, [pc, #328]	; (8001e68 <HAL_I2C_Mem_Read+0x22c>)
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f000 fac3 	bl	80022b0 <I2C_TransferConfig>
 8001d2a:	e00f      	b.n	8001d4c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	8979      	ldrh	r1, [r7, #10]
 8001d3e:	4b4a      	ldr	r3, [pc, #296]	; (8001e68 <HAL_I2C_Mem_Read+0x22c>)
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 fab2 	bl	80022b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d52:	2200      	movs	r2, #0
 8001d54:	2104      	movs	r1, #4
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f000 f902 	bl	8001f60 <I2C_WaitOnFlagUntilTimeout>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e07c      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d78:	1c5a      	adds	r2, r3, #1
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d82:	3b01      	subs	r3, #1
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	3b01      	subs	r3, #1
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d034      	beq.n	8001e0c <HAL_I2C_Mem_Read+0x1d0>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d130      	bne.n	8001e0c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db0:	2200      	movs	r2, #0
 8001db2:	2180      	movs	r1, #128	; 0x80
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 f8d3 	bl	8001f60 <I2C_WaitOnFlagUntilTimeout>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e04d      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	2bff      	cmp	r3, #255	; 0xff
 8001dcc:	d90e      	bls.n	8001dec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	22ff      	movs	r2, #255	; 0xff
 8001dd2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	8979      	ldrh	r1, [r7, #10]
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	f000 fa63 	bl	80022b0 <I2C_TransferConfig>
 8001dea:	e00f      	b.n	8001e0c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	8979      	ldrh	r1, [r7, #10]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e06:	68f8      	ldr	r0, [r7, #12]
 8001e08:	f000 fa52 	bl	80022b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d19a      	bne.n	8001d4c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 f920 	bl	8002060 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e01a      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2220      	movs	r2, #32
 8001e30:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	6859      	ldr	r1, [r3, #4]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_I2C_Mem_Read+0x230>)
 8001e3e:	400b      	ands	r3, r1
 8001e40:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2220      	movs	r2, #32
 8001e46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e000      	b.n	8001e60 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001e5e:	2302      	movs	r3, #2
  }
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	80002400 	.word	0x80002400
 8001e6c:	fe00e800 	.word	0xfe00e800

08001e70 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	4608      	mov	r0, r1
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4603      	mov	r3, r0
 8001e80:	817b      	strh	r3, [r7, #10]
 8001e82:	460b      	mov	r3, r1
 8001e84:	813b      	strh	r3, [r7, #8]
 8001e86:	4613      	mov	r3, r2
 8001e88:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001e8a:	88fb      	ldrh	r3, [r7, #6]
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	8979      	ldrh	r1, [r7, #10]
 8001e90:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <I2C_RequestMemoryRead+0xa4>)
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	2300      	movs	r3, #0
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 fa0a 	bl	80022b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	69b9      	ldr	r1, [r7, #24]
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f000 f89d 	bl	8001fe0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e02c      	b.n	8001f0a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d105      	bne.n	8001ec2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001eb6:	893b      	ldrh	r3, [r7, #8]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28
 8001ec0:	e015      	b.n	8001eee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ec2:	893b      	ldrh	r3, [r7, #8]
 8001ec4:	0a1b      	lsrs	r3, r3, #8
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ed0:	69fa      	ldr	r2, [r7, #28]
 8001ed2:	69b9      	ldr	r1, [r7, #24]
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 f883 	bl	8001fe0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e012      	b.n	8001f0a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ee4:	893b      	ldrh	r3, [r7, #8]
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2140      	movs	r1, #64	; 0x40
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f831 	bl	8001f60 <I2C_WaitOnFlagUntilTimeout>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e000      	b.n	8001f0a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	80002000 	.word	0x80002000

08001f18 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d103      	bne.n	8001f36 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2200      	movs	r2, #0
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d007      	beq.n	8001f54 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	699a      	ldr	r2, [r3, #24]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	619a      	str	r2, [r3, #24]
  }
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	603b      	str	r3, [r7, #0]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f70:	e022      	b.n	8001fb8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f78:	d01e      	beq.n	8001fb8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f7a:	f7ff fb45 	bl	8001608 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d302      	bcc.n	8001f90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d113      	bne.n	8001fb8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f94:	f043 0220 	orr.w	r2, r3, #32
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e00f      	b.n	8001fd8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	699a      	ldr	r2, [r3, #24]
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	bf0c      	ite	eq
 8001fc8:	2301      	moveq	r3, #1
 8001fca:	2300      	movne	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	461a      	mov	r2, r3
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d0cd      	beq.n	8001f72 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fec:	e02c      	b.n	8002048 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	f000 f870 	bl	80020d8 <I2C_IsErrorOccurred>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e02a      	b.n	8002058 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002008:	d01e      	beq.n	8002048 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800200a:	f7ff fafd 	bl	8001608 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	68ba      	ldr	r2, [r7, #8]
 8002016:	429a      	cmp	r2, r3
 8002018:	d302      	bcc.n	8002020 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d113      	bne.n	8002048 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002024:	f043 0220 	orr.w	r2, r3, #32
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2220      	movs	r2, #32
 8002030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e007      	b.n	8002058 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b02      	cmp	r3, #2
 8002054:	d1cb      	bne.n	8001fee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800206c:	e028      	b.n	80020c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 f830 	bl	80020d8 <I2C_IsErrorOccurred>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e026      	b.n	80020d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002082:	f7ff fac1 	bl	8001608 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	429a      	cmp	r2, r3
 8002090:	d302      	bcc.n	8002098 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d113      	bne.n	80020c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209c:	f043 0220 	orr.w	r2, r3, #32
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2220      	movs	r2, #32
 80020a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e007      	b.n	80020d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	f003 0320 	and.w	r3, r3, #32
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	d1cf      	bne.n	800206e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	; 0x28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	2b00      	cmp	r3, #0
 8002102:	d075      	beq.n	80021f0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2210      	movs	r2, #16
 800210a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800210c:	e056      	b.n	80021bc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002114:	d052      	beq.n	80021bc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002116:	f7ff fa77 	bl	8001608 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	429a      	cmp	r2, r3
 8002124:	d302      	bcc.n	800212c <I2C_IsErrorOccurred+0x54>
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d147      	bne.n	80021bc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002136:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800213e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800214a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800214e:	d12e      	bne.n	80021ae <I2C_IsErrorOccurred+0xd6>
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002156:	d02a      	beq.n	80021ae <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002158:	7cfb      	ldrb	r3, [r7, #19]
 800215a:	2b20      	cmp	r3, #32
 800215c:	d027      	beq.n	80021ae <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800216c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800216e:	f7ff fa4b 	bl	8001608 <HAL_GetTick>
 8002172:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002174:	e01b      	b.n	80021ae <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002176:	f7ff fa47 	bl	8001608 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b19      	cmp	r3, #25
 8002182:	d914      	bls.n	80021ae <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002188:	f043 0220 	orr.w	r2, r3, #32
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	f003 0320 	and.w	r3, r3, #32
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d1dc      	bne.n	8002176 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	f003 0320 	and.w	r3, r3, #32
 80021c6:	2b20      	cmp	r3, #32
 80021c8:	d003      	beq.n	80021d2 <I2C_IsErrorOccurred+0xfa>
 80021ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d09d      	beq.n	800210e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80021d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d103      	bne.n	80021e2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2220      	movs	r2, #32
 80021e0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80021e2:	6a3b      	ldr	r3, [r7, #32]
 80021e4:	f043 0304 	orr.w	r3, r3, #4
 80021e8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00b      	beq.n	800221a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002202:	6a3b      	ldr	r3, [r7, #32]
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002212:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00b      	beq.n	800223c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	f043 0308 	orr.w	r3, r3, #8
 800222a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002234:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002246:	6a3b      	ldr	r3, [r7, #32]
 8002248:	f043 0302 	orr.w	r3, r3, #2
 800224c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002256:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800225e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01c      	beq.n	80022a0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f7ff fe56 	bl	8001f18 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6859      	ldr	r1, [r3, #4]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	4b0d      	ldr	r3, [pc, #52]	; (80022ac <I2C_IsErrorOccurred+0x1d4>)
 8002278:	400b      	ands	r3, r1
 800227a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002280:	6a3b      	ldr	r3, [r7, #32]
 8002282:	431a      	orrs	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80022a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3728      	adds	r7, #40	; 0x28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	fe00e800 	.word	0xfe00e800

080022b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b087      	sub	sp, #28
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	460b      	mov	r3, r1
 80022bc:	817b      	strh	r3, [r7, #10]
 80022be:	4613      	mov	r3, r2
 80022c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022c2:	897b      	ldrh	r3, [r7, #10]
 80022c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022c8:	7a7b      	ldrb	r3, [r7, #9]
 80022ca:	041b      	lsls	r3, r3, #16
 80022cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022d0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022d6:	6a3b      	ldr	r3, [r7, #32]
 80022d8:	4313      	orrs	r3, r2
 80022da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022de:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	0d5b      	lsrs	r3, r3, #21
 80022ea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <I2C_TransferConfig+0x60>)
 80022f0:	430b      	orrs	r3, r1
 80022f2:	43db      	mvns	r3, r3
 80022f4:	ea02 0103 	and.w	r1, r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	430a      	orrs	r2, r1
 8002300:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002302:	bf00      	nop
 8002304:	371c      	adds	r7, #28
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	03ff63ff 	.word	0x03ff63ff

08002314 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b20      	cmp	r3, #32
 8002328:	d138      	bne.n	800239c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002334:	2302      	movs	r3, #2
 8002336:	e032      	b.n	800239e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2224      	movs	r2, #36	; 0x24
 8002344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f022 0201 	bic.w	r2, r2, #1
 8002356:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002366:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6819      	ldr	r1, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0201 	orr.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2220      	movs	r2, #32
 800238c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	e000      	b.n	800239e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800239c:	2302      	movs	r3, #2
  }
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b085      	sub	sp, #20
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
 80023b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b20      	cmp	r3, #32
 80023be:	d139      	bne.n	8002434 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e033      	b.n	8002436 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2224      	movs	r2, #36	; 0x24
 80023da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	e000      	b.n	8002436 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
  }
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
	...

08002444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d141      	bne.n	80024d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002452:	4b4b      	ldr	r3, [pc, #300]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800245a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245e:	d131      	bne.n	80024c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002460:	4b47      	ldr	r3, [pc, #284]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002462:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002466:	4a46      	ldr	r2, [pc, #280]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002468:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800246c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002470:	4b43      	ldr	r3, [pc, #268]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002478:	4a41      	ldr	r2, [pc, #260]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800247e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002480:	4b40      	ldr	r3, [pc, #256]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2232      	movs	r2, #50	; 0x32
 8002486:	fb02 f303 	mul.w	r3, r2, r3
 800248a:	4a3f      	ldr	r2, [pc, #252]	; (8002588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800248c:	fba2 2303 	umull	r2, r3, r2, r3
 8002490:	0c9b      	lsrs	r3, r3, #18
 8002492:	3301      	adds	r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002496:	e002      	b.n	800249e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	3b01      	subs	r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800249e:	4b38      	ldr	r3, [pc, #224]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024aa:	d102      	bne.n	80024b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f2      	bne.n	8002498 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024b2:	4b33      	ldr	r3, [pc, #204]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024be:	d158      	bne.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e057      	b.n	8002574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c4:	4b2e      	ldr	r3, [pc, #184]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024ca:	4a2d      	ldr	r2, [pc, #180]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024d4:	e04d      	b.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024dc:	d141      	bne.n	8002562 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024de:	4b28      	ldr	r3, [pc, #160]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ea:	d131      	bne.n	8002550 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024ec:	4b24      	ldr	r3, [pc, #144]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024f2:	4a23      	ldr	r2, [pc, #140]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024fc:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002504:	4a1e      	ldr	r2, [pc, #120]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002506:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800250a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800250c:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2232      	movs	r2, #50	; 0x32
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	4a1c      	ldr	r2, [pc, #112]	; (8002588 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002518:	fba2 2303 	umull	r2, r3, r2, r3
 800251c:	0c9b      	lsrs	r3, r3, #18
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002522:	e002      	b.n	800252a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	3b01      	subs	r3, #1
 8002528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800252a:	4b15      	ldr	r3, [pc, #84]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002536:	d102      	bne.n	800253e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f2      	bne.n	8002524 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800253e:	4b10      	ldr	r3, [pc, #64]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800254a:	d112      	bne.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e011      	b.n	8002574 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002550:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002552:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002556:	4a0a      	ldr	r2, [pc, #40]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002560:	e007      	b.n	8002572 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002562:	4b07      	ldr	r3, [pc, #28]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800256a:	4a05      	ldr	r2, [pc, #20]	; (8002580 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002570:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	40007000 	.word	0x40007000
 8002584:	20000000 	.word	0x20000000
 8002588:	431bde83 	.word	0x431bde83

0800258c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e306      	b.n	8002bac <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d075      	beq.n	8002696 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025aa:	4b97      	ldr	r3, [pc, #604]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f003 030c 	and.w	r3, r3, #12
 80025b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025b4:	4b94      	ldr	r3, [pc, #592]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	f003 0303 	and.w	r3, r3, #3
 80025bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	2b0c      	cmp	r3, #12
 80025c2:	d102      	bne.n	80025ca <HAL_RCC_OscConfig+0x3e>
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	2b03      	cmp	r3, #3
 80025c8:	d002      	beq.n	80025d0 <HAL_RCC_OscConfig+0x44>
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d10b      	bne.n	80025e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d0:	4b8d      	ldr	r3, [pc, #564]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d05b      	beq.n	8002694 <HAL_RCC_OscConfig+0x108>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d157      	bne.n	8002694 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e2e1      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f0:	d106      	bne.n	8002600 <HAL_RCC_OscConfig+0x74>
 80025f2:	4b85      	ldr	r3, [pc, #532]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a84      	ldr	r2, [pc, #528]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e01d      	b.n	800263c <HAL_RCC_OscConfig+0xb0>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002608:	d10c      	bne.n	8002624 <HAL_RCC_OscConfig+0x98>
 800260a:	4b7f      	ldr	r3, [pc, #508]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a7e      	ldr	r2, [pc, #504]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	4b7c      	ldr	r3, [pc, #496]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a7b      	ldr	r2, [pc, #492]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e00b      	b.n	800263c <HAL_RCC_OscConfig+0xb0>
 8002624:	4b78      	ldr	r3, [pc, #480]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a77      	ldr	r2, [pc, #476]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 800262a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	4b75      	ldr	r3, [pc, #468]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a74      	ldr	r2, [pc, #464]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800263a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d013      	beq.n	800266c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe ffe0 	bl	8001608 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe ffdc 	bl	8001608 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	; 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e2a6      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800265e:	4b6a      	ldr	r3, [pc, #424]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0xc0>
 800266a:	e014      	b.n	8002696 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe ffcc 	bl	8001608 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002674:	f7fe ffc8 	bl	8001608 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b64      	cmp	r3, #100	; 0x64
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e292      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002686:	4b60      	ldr	r3, [pc, #384]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0xe8>
 8002692:	e000      	b.n	8002696 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d075      	beq.n	800278e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026a2:	4b59      	ldr	r3, [pc, #356]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ac:	4b56      	ldr	r3, [pc, #344]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	d102      	bne.n	80026c2 <HAL_RCC_OscConfig+0x136>
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d002      	beq.n	80026c8 <HAL_RCC_OscConfig+0x13c>
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d11f      	bne.n	8002708 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026c8:	4b4f      	ldr	r3, [pc, #316]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <HAL_RCC_OscConfig+0x154>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e265      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e0:	4b49      	ldr	r3, [pc, #292]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	061b      	lsls	r3, r3, #24
 80026ee:	4946      	ldr	r1, [pc, #280]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026f4:	4b45      	ldr	r3, [pc, #276]	; (800280c <HAL_RCC_OscConfig+0x280>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fe ff39 	bl	8001570 <HAL_InitTick>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d043      	beq.n	800278c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e251      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d023      	beq.n	8002758 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002710:	4b3d      	ldr	r3, [pc, #244]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a3c      	ldr	r2, [pc, #240]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800271a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271c:	f7fe ff74 	bl	8001608 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002724:	f7fe ff70 	bl	8001608 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e23a      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002736:	4b34      	ldr	r3, [pc, #208]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002742:	4b31      	ldr	r3, [pc, #196]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	061b      	lsls	r3, r3, #24
 8002750:	492d      	ldr	r1, [pc, #180]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002752:	4313      	orrs	r3, r2
 8002754:	604b      	str	r3, [r1, #4]
 8002756:	e01a      	b.n	800278e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002758:	4b2b      	ldr	r3, [pc, #172]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a2a      	ldr	r2, [pc, #168]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 800275e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002764:	f7fe ff50 	bl	8001608 <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800276c:	f7fe ff4c 	bl	8001608 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e216      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800277e:	4b22      	ldr	r3, [pc, #136]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f0      	bne.n	800276c <HAL_RCC_OscConfig+0x1e0>
 800278a:	e000      	b.n	800278e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800278c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d041      	beq.n	800281e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d01c      	beq.n	80027dc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a2:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80027a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027a8:	4a17      	ldr	r2, [pc, #92]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7fe ff29 	bl	8001608 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ba:	f7fe ff25 	bl	8001608 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e1ef      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027cc:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80027ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0ef      	beq.n	80027ba <HAL_RCC_OscConfig+0x22e>
 80027da:	e020      	b.n	800281e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80027de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027e2:	4a09      	ldr	r2, [pc, #36]	; (8002808 <HAL_RCC_OscConfig+0x27c>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7fe ff0c 	bl	8001608 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027f2:	e00d      	b.n	8002810 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f4:	f7fe ff08 	bl	8001608 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d906      	bls.n	8002810 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e1d2      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
 8002806:	bf00      	nop
 8002808:	40021000 	.word	0x40021000
 800280c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002810:	4b8c      	ldr	r3, [pc, #560]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002812:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1ea      	bne.n	80027f4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 80a6 	beq.w	8002978 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800282c:	2300      	movs	r3, #0
 800282e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002830:	4b84      	ldr	r3, [pc, #528]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_OscConfig+0x2b4>
 800283c:	2301      	movs	r3, #1
 800283e:	e000      	b.n	8002842 <HAL_RCC_OscConfig+0x2b6>
 8002840:	2300      	movs	r3, #0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00d      	beq.n	8002862 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002846:	4b7f      	ldr	r3, [pc, #508]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284a:	4a7e      	ldr	r2, [pc, #504]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 800284c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002850:	6593      	str	r3, [r2, #88]	; 0x58
 8002852:	4b7c      	ldr	r3, [pc, #496]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800285e:	2301      	movs	r3, #1
 8002860:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002862:	4b79      	ldr	r3, [pc, #484]	; (8002a48 <HAL_RCC_OscConfig+0x4bc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286a:	2b00      	cmp	r3, #0
 800286c:	d118      	bne.n	80028a0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800286e:	4b76      	ldr	r3, [pc, #472]	; (8002a48 <HAL_RCC_OscConfig+0x4bc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a75      	ldr	r2, [pc, #468]	; (8002a48 <HAL_RCC_OscConfig+0x4bc>)
 8002874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800287a:	f7fe fec5 	bl	8001608 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002882:	f7fe fec1 	bl	8001608 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e18b      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002894:	4b6c      	ldr	r3, [pc, #432]	; (8002a48 <HAL_RCC_OscConfig+0x4bc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289c:	2b00      	cmp	r3, #0
 800289e:	d0f0      	beq.n	8002882 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d108      	bne.n	80028ba <HAL_RCC_OscConfig+0x32e>
 80028a8:	4b66      	ldr	r3, [pc, #408]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ae:	4a65      	ldr	r2, [pc, #404]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028b0:	f043 0301 	orr.w	r3, r3, #1
 80028b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028b8:	e024      	b.n	8002904 <HAL_RCC_OscConfig+0x378>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b05      	cmp	r3, #5
 80028c0:	d110      	bne.n	80028e4 <HAL_RCC_OscConfig+0x358>
 80028c2:	4b60      	ldr	r3, [pc, #384]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028c8:	4a5e      	ldr	r2, [pc, #376]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028ca:	f043 0304 	orr.w	r3, r3, #4
 80028ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028d2:	4b5c      	ldr	r3, [pc, #368]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028d8:	4a5a      	ldr	r2, [pc, #360]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028e2:	e00f      	b.n	8002904 <HAL_RCC_OscConfig+0x378>
 80028e4:	4b57      	ldr	r3, [pc, #348]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ea:	4a56      	ldr	r2, [pc, #344]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028ec:	f023 0301 	bic.w	r3, r3, #1
 80028f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028f4:	4b53      	ldr	r3, [pc, #332]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028fa:	4a52      	ldr	r2, [pc, #328]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80028fc:	f023 0304 	bic.w	r3, r3, #4
 8002900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d016      	beq.n	800293a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290c:	f7fe fe7c 	bl	8001608 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002912:	e00a      	b.n	800292a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002914:	f7fe fe78 	bl	8001608 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e140      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800292a:	4b46      	ldr	r3, [pc, #280]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 800292c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0ed      	beq.n	8002914 <HAL_RCC_OscConfig+0x388>
 8002938:	e015      	b.n	8002966 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293a:	f7fe fe65 	bl	8001608 <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002940:	e00a      	b.n	8002958 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002942:	f7fe fe61 	bl	8001608 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002950:	4293      	cmp	r3, r2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e129      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002958:	4b3a      	ldr	r3, [pc, #232]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 800295a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ed      	bne.n	8002942 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002966:	7ffb      	ldrb	r3, [r7, #31]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d105      	bne.n	8002978 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800296c:	4b35      	ldr	r3, [pc, #212]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002970:	4a34      	ldr	r2, [pc, #208]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002976:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b00      	cmp	r3, #0
 8002982:	d03c      	beq.n	80029fe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d01c      	beq.n	80029c6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800298c:	4b2d      	ldr	r3, [pc, #180]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 800298e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002992:	4a2c      	ldr	r2, [pc, #176]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299c:	f7fe fe34 	bl	8001608 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029a4:	f7fe fe30 	bl	8001608 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e0fa      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029b6:	4b23      	ldr	r3, [pc, #140]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80029b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0ef      	beq.n	80029a4 <HAL_RCC_OscConfig+0x418>
 80029c4:	e01b      	b.n	80029fe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029c6:	4b1f      	ldr	r3, [pc, #124]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80029c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029cc:	4a1d      	ldr	r2, [pc, #116]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80029ce:	f023 0301 	bic.w	r3, r3, #1
 80029d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d6:	f7fe fe17 	bl	8001608 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029de:	f7fe fe13 	bl	8001608 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e0dd      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029f0:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 80029f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1ef      	bne.n	80029de <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80d1 	beq.w	8002baa <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a08:	4b0e      	ldr	r3, [pc, #56]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 030c 	and.w	r3, r3, #12
 8002a10:	2b0c      	cmp	r3, #12
 8002a12:	f000 808b 	beq.w	8002b2c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d15e      	bne.n	8002adc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a08      	ldr	r2, [pc, #32]	; (8002a44 <HAL_RCC_OscConfig+0x4b8>)
 8002a24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe fded 	bl	8001608 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a30:	e00c      	b.n	8002a4c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a32:	f7fe fde9 	bl	8001608 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d905      	bls.n	8002a4c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e0b3      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a4c:	4b59      	ldr	r3, [pc, #356]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1ec      	bne.n	8002a32 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a58:	4b56      	ldr	r3, [pc, #344]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	4b56      	ldr	r3, [pc, #344]	; (8002bb8 <HAL_RCC_OscConfig+0x62c>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6a11      	ldr	r1, [r2, #32]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a68:	3a01      	subs	r2, #1
 8002a6a:	0112      	lsls	r2, r2, #4
 8002a6c:	4311      	orrs	r1, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002a72:	0212      	lsls	r2, r2, #8
 8002a74:	4311      	orrs	r1, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a7a:	0852      	lsrs	r2, r2, #1
 8002a7c:	3a01      	subs	r2, #1
 8002a7e:	0552      	lsls	r2, r2, #21
 8002a80:	4311      	orrs	r1, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a86:	0852      	lsrs	r2, r2, #1
 8002a88:	3a01      	subs	r2, #1
 8002a8a:	0652      	lsls	r2, r2, #25
 8002a8c:	4311      	orrs	r1, r2
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a92:	06d2      	lsls	r2, r2, #27
 8002a94:	430a      	orrs	r2, r1
 8002a96:	4947      	ldr	r1, [pc, #284]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a9c:	4b45      	ldr	r3, [pc, #276]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a44      	ldr	r2, [pc, #272]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002aa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aa6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002aa8:	4b42      	ldr	r3, [pc, #264]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4a41      	ldr	r2, [pc, #260]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002aae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ab2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fda8 	bl	8001608 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fe fda4 	bl	8001608 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e06e      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ace:	4b39      	ldr	r3, [pc, #228]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0x530>
 8002ada:	e066      	b.n	8002baa <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002adc:	4b35      	ldr	r3, [pc, #212]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a34      	ldr	r2, [pc, #208]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ae8:	4b32      	ldr	r3, [pc, #200]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4a31      	ldr	r2, [pc, #196]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002aee:	f023 0303 	bic.w	r3, r3, #3
 8002af2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002af4:	4b2f      	ldr	r3, [pc, #188]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	4a2e      	ldr	r2, [pc, #184]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002afa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7fe fd80 	bl	8001608 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7fe fd7c 	bl	8001608 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e046      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x580>
 8002b2a:	e03e      	b.n	8002baa <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d101      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e039      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002b38:	4b1e      	ldr	r3, [pc, #120]	; (8002bb4 <HAL_RCC_OscConfig+0x628>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f003 0203 	and.w	r2, r3, #3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d12c      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b56:	3b01      	subs	r3, #1
 8002b58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d123      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d11b      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d113      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b88:	085b      	lsrs	r3, r3, #1
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d109      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d001      	beq.n	8002baa <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e000      	b.n	8002bac <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3720      	adds	r7, #32
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	019f800c 	.word	0x019f800c

08002bbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e11e      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd4:	4b91      	ldr	r3, [pc, #580]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d910      	bls.n	8002c04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be2:	4b8e      	ldr	r3, [pc, #568]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f023 020f 	bic.w	r2, r3, #15
 8002bea:	498c      	ldr	r1, [pc, #560]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf2:	4b8a      	ldr	r3, [pc, #552]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e106      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d073      	beq.n	8002cf8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d129      	bne.n	8002c6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c18:	4b81      	ldr	r3, [pc, #516]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0f4      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c28:	f000 f99e 	bl	8002f68 <RCC_GetSysClockFreqFromPLLSource>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4a7c      	ldr	r2, [pc, #496]	; (8002e24 <HAL_RCC_ClockConfig+0x268>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d93f      	bls.n	8002cb6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c36:	4b7a      	ldr	r3, [pc, #488]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d009      	beq.n	8002c56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d033      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d12f      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c56:	4b72      	ldr	r3, [pc, #456]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c5e:	4a70      	ldr	r2, [pc, #448]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	e024      	b.n	8002cb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d107      	bne.n	8002c84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c74:	4b6a      	ldr	r3, [pc, #424]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d109      	bne.n	8002c94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0c6      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c84:	4b66      	ldr	r3, [pc, #408]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e0be      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c94:	f000 f8ce 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8002c98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4a61      	ldr	r2, [pc, #388]	; (8002e24 <HAL_RCC_ClockConfig+0x268>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d909      	bls.n	8002cb6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ca2:	4b5f      	ldr	r3, [pc, #380]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002caa:	4a5d      	ldr	r2, [pc, #372]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002cb2:	2380      	movs	r3, #128	; 0x80
 8002cb4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cb6:	4b5a      	ldr	r3, [pc, #360]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f023 0203 	bic.w	r2, r3, #3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	4957      	ldr	r1, [pc, #348]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc8:	f7fe fc9e 	bl	8001608 <HAL_GetTick>
 8002ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cce:	e00a      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd0:	f7fe fc9a 	bl	8001608 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e095      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce6:	4b4e      	ldr	r3, [pc, #312]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 020c 	and.w	r2, r3, #12
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d1eb      	bne.n	8002cd0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d023      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d10:	4b43      	ldr	r3, [pc, #268]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	4a42      	ldr	r2, [pc, #264]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d28:	4b3d      	ldr	r3, [pc, #244]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d30:	4a3b      	ldr	r2, [pc, #236]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d38:	4b39      	ldr	r3, [pc, #228]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4936      	ldr	r1, [pc, #216]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	608b      	str	r3, [r1, #8]
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2b80      	cmp	r3, #128	; 0x80
 8002d50:	d105      	bne.n	8002d5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d52:	4b33      	ldr	r3, [pc, #204]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	4a32      	ldr	r2, [pc, #200]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002d58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d21d      	bcs.n	8002da8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6c:	4b2b      	ldr	r3, [pc, #172]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f023 020f 	bic.w	r2, r3, #15
 8002d74:	4929      	ldr	r1, [pc, #164]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d7c:	f7fe fc44 	bl	8001608 <HAL_GetTick>
 8002d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	e00a      	b.n	8002d9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d84:	f7fe fc40 	bl	8001608 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e03b      	b.n	8002e12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9a:	4b20      	ldr	r3, [pc, #128]	; (8002e1c <HAL_RCC_ClockConfig+0x260>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 030f 	and.w	r3, r3, #15
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d1ed      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002db4:	4b1a      	ldr	r3, [pc, #104]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4917      	ldr	r1, [pc, #92]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d009      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dd2:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	490f      	ldr	r1, [pc, #60]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002de6:	f000 f825 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8002dea:	4602      	mov	r2, r0
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <HAL_RCC_ClockConfig+0x264>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	490c      	ldr	r1, [pc, #48]	; (8002e28 <HAL_RCC_ClockConfig+0x26c>)
 8002df8:	5ccb      	ldrb	r3, [r1, r3]
 8002dfa:	f003 031f 	and.w	r3, r3, #31
 8002dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8002e02:	4a0a      	ldr	r2, [pc, #40]	; (8002e2c <HAL_RCC_ClockConfig+0x270>)
 8002e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e06:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <HAL_RCC_ClockConfig+0x274>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe fbb0 	bl	8001570 <HAL_InitTick>
 8002e10:	4603      	mov	r3, r0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3718      	adds	r7, #24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40022000 	.word	0x40022000
 8002e20:	40021000 	.word	0x40021000
 8002e24:	04c4b400 	.word	0x04c4b400
 8002e28:	08004a3c 	.word	0x08004a3c
 8002e2c:	20000000 	.word	0x20000000
 8002e30:	20000004 	.word	0x20000004

08002e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e3a:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d102      	bne.n	8002e4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e46:	4b2a      	ldr	r3, [pc, #168]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	e047      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e4c:	4b27      	ldr	r3, [pc, #156]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 030c 	and.w	r3, r3, #12
 8002e54:	2b08      	cmp	r3, #8
 8002e56:	d102      	bne.n	8002e5e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e58:	4b26      	ldr	r3, [pc, #152]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	e03e      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002e5e:	4b23      	ldr	r3, [pc, #140]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
 8002e66:	2b0c      	cmp	r3, #12
 8002e68:	d136      	bne.n	8002ed8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e6a:	4b20      	ldr	r3, [pc, #128]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	f003 0303 	and.w	r3, r3, #3
 8002e72:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e74:	4b1d      	ldr	r3, [pc, #116]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	091b      	lsrs	r3, r3, #4
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	3301      	adds	r3, #1
 8002e80:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b03      	cmp	r3, #3
 8002e86:	d10c      	bne.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e88:	4a1a      	ldr	r2, [pc, #104]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e90:	4a16      	ldr	r2, [pc, #88]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e92:	68d2      	ldr	r2, [r2, #12]
 8002e94:	0a12      	lsrs	r2, r2, #8
 8002e96:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	617b      	str	r3, [r7, #20]
      break;
 8002ea0:	e00c      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ea2:	4a13      	ldr	r2, [pc, #76]	; (8002ef0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eaa:	4a10      	ldr	r2, [pc, #64]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eac:	68d2      	ldr	r2, [r2, #12]
 8002eae:	0a12      	lsrs	r2, r2, #8
 8002eb0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002eb4:	fb02 f303 	mul.w	r3, r2, r3
 8002eb8:	617b      	str	r3, [r7, #20]
      break;
 8002eba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	0e5b      	lsrs	r3, r3, #25
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	e001      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002edc:	693b      	ldr	r3, [r7, #16]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	371c      	adds	r7, #28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	00f42400 	.word	0x00f42400
 8002ef4:	007a1200 	.word	0x007a1200

08002ef8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002efc:	4b03      	ldr	r3, [pc, #12]	; (8002f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002efe:	681b      	ldr	r3, [r3, #0]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	20000000 	.word	0x20000000

08002f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f14:	f7ff fff0 	bl	8002ef8 <HAL_RCC_GetHCLKFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	0a1b      	lsrs	r3, r3, #8
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	4904      	ldr	r1, [pc, #16]	; (8002f38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	f003 031f 	and.w	r3, r3, #31
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000
 8002f38:	08004a4c 	.word	0x08004a4c

08002f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f40:	f7ff ffda 	bl	8002ef8 <HAL_RCC_GetHCLKFreq>
 8002f44:	4602      	mov	r2, r0
 8002f46:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	0adb      	lsrs	r3, r3, #11
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	4904      	ldr	r1, [pc, #16]	; (8002f64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f52:	5ccb      	ldrb	r3, [r1, r3]
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40021000 	.word	0x40021000
 8002f64:	08004a4c 	.word	0x08004a4c

08002f68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b087      	sub	sp, #28
 8002f6c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f6e:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	3301      	adds	r3, #1
 8002f84:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b03      	cmp	r3, #3
 8002f8a:	d10c      	bne.n	8002fa6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f8c:	4a17      	ldr	r2, [pc, #92]	; (8002fec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f94:	4a14      	ldr	r2, [pc, #80]	; (8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f96:	68d2      	ldr	r2, [r2, #12]
 8002f98:	0a12      	lsrs	r2, r2, #8
 8002f9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f9e:	fb02 f303 	mul.w	r3, r2, r3
 8002fa2:	617b      	str	r3, [r7, #20]
    break;
 8002fa4:	e00c      	b.n	8002fc0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fa6:	4a12      	ldr	r2, [pc, #72]	; (8002ff0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fae:	4a0e      	ldr	r2, [pc, #56]	; (8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002fb0:	68d2      	ldr	r2, [r2, #12]
 8002fb2:	0a12      	lsrs	r2, r2, #8
 8002fb4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fb8:	fb02 f303 	mul.w	r3, r2, r3
 8002fbc:	617b      	str	r3, [r7, #20]
    break;
 8002fbe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fc0:	4b09      	ldr	r3, [pc, #36]	; (8002fe8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	0e5b      	lsrs	r3, r3, #25
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	3301      	adds	r3, #1
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002fd0:	697a      	ldr	r2, [r7, #20]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002fda:	687b      	ldr	r3, [r7, #4]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	371c      	adds	r7, #28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	007a1200 	.word	0x007a1200
 8002ff0:	00f42400 	.word	0x00f42400

08002ff4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003000:	2300      	movs	r3, #0
 8003002:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 8098 	beq.w	8003142 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003012:	2300      	movs	r3, #0
 8003014:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003016:	4b43      	ldr	r3, [pc, #268]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10d      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003022:	4b40      	ldr	r3, [pc, #256]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	4a3f      	ldr	r2, [pc, #252]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800302c:	6593      	str	r3, [r2, #88]	; 0x58
 800302e:	4b3d      	ldr	r3, [pc, #244]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003036:	60bb      	str	r3, [r7, #8]
 8003038:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800303a:	2301      	movs	r3, #1
 800303c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800303e:	4b3a      	ldr	r3, [pc, #232]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a39      	ldr	r2, [pc, #228]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003048:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800304a:	f7fe fadd 	bl	8001608 <HAL_GetTick>
 800304e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003050:	e009      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003052:	f7fe fad9 	bl	8001608 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d902      	bls.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	74fb      	strb	r3, [r7, #19]
        break;
 8003064:	e005      	b.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003066:	4b30      	ldr	r3, [pc, #192]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0ef      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003072:	7cfb      	ldrb	r3, [r7, #19]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d159      	bne.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003078:	4b2a      	ldr	r3, [pc, #168]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800307a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800307e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003082:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d01e      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	429a      	cmp	r2, r3
 8003092:	d019      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003094:	4b23      	ldr	r3, [pc, #140]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800309e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030a0:	4b20      	ldr	r3, [pc, #128]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a6:	4a1f      	ldr	r2, [pc, #124]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030b0:	4b1c      	ldr	r3, [pc, #112]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	4a1b      	ldr	r2, [pc, #108]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030c0:	4a18      	ldr	r2, [pc, #96]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d016      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d2:	f7fe fa99 	bl	8001608 <HAL_GetTick>
 80030d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d8:	e00b      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030da:	f7fe fa95 	bl	8001608 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d902      	bls.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	74fb      	strb	r3, [r7, #19]
            break;
 80030f0:	e006      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0ec      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10b      	bne.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003106:	4b07      	ldr	r3, [pc, #28]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800310c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003114:	4903      	ldr	r1, [pc, #12]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003116:	4313      	orrs	r3, r2
 8003118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800311c:	e008      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800311e:	7cfb      	ldrb	r3, [r7, #19]
 8003120:	74bb      	strb	r3, [r7, #18]
 8003122:	e005      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003124:	40021000 	.word	0x40021000
 8003128:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800312c:	7cfb      	ldrb	r3, [r7, #19]
 800312e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003130:	7c7b      	ldrb	r3, [r7, #17]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d105      	bne.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003136:	4ba6      	ldr	r3, [pc, #664]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313a:	4aa5      	ldr	r2, [pc, #660]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800313c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003140:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800314e:	4ba0      	ldr	r3, [pc, #640]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003154:	f023 0203 	bic.w	r2, r3, #3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	499c      	ldr	r1, [pc, #624]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800315e:	4313      	orrs	r3, r2
 8003160:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00a      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003170:	4b97      	ldr	r3, [pc, #604]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	f023 020c 	bic.w	r2, r3, #12
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	4994      	ldr	r1, [pc, #592]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003192:	4b8f      	ldr	r3, [pc, #572]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003198:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	498b      	ldr	r1, [pc, #556]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00a      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031b4:	4b86      	ldr	r3, [pc, #536]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	4983      	ldr	r1, [pc, #524]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031d6:	4b7e      	ldr	r3, [pc, #504]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	497a      	ldr	r1, [pc, #488]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00a      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031f8:	4b75      	ldr	r3, [pc, #468]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	4972      	ldr	r1, [pc, #456]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800321a:	4b6d      	ldr	r3, [pc, #436]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003220:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	4969      	ldr	r1, [pc, #420]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800323c:	4b64      	ldr	r3, [pc, #400]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800323e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003242:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	4961      	ldr	r1, [pc, #388]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800325e:	4b5c      	ldr	r3, [pc, #368]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003264:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	4958      	ldr	r1, [pc, #352]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800326e:	4313      	orrs	r3, r2
 8003270:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800327c:	2b00      	cmp	r3, #0
 800327e:	d015      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003280:	4b53      	ldr	r3, [pc, #332]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003286:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328e:	4950      	ldr	r1, [pc, #320]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800329e:	d105      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032a0:	4b4b      	ldr	r3, [pc, #300]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	4a4a      	ldr	r2, [pc, #296]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032aa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d015      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032b8:	4b45      	ldr	r3, [pc, #276]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c6:	4942      	ldr	r1, [pc, #264]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032d6:	d105      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032d8:	4b3d      	ldr	r3, [pc, #244]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	4a3c      	ldr	r2, [pc, #240]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032e2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d015      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032f0:	4b37      	ldr	r3, [pc, #220]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	4934      	ldr	r1, [pc, #208]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800330e:	d105      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003310:	4b2f      	ldr	r3, [pc, #188]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4a2e      	ldr	r2, [pc, #184]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003316:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800331a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d015      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003328:	4b29      	ldr	r3, [pc, #164]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003336:	4926      	ldr	r1, [pc, #152]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003338:	4313      	orrs	r3, r2
 800333a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003342:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003346:	d105      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003348:	4b21      	ldr	r3, [pc, #132]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4a20      	ldr	r2, [pc, #128]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800334e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003352:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d015      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003360:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003366:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	4918      	ldr	r1, [pc, #96]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800337e:	d105      	bne.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003380:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	4a12      	ldr	r2, [pc, #72]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003386:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800338a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d015      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003398:	4b0d      	ldr	r3, [pc, #52]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800339a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800339e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a6:	490a      	ldr	r1, [pc, #40]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033b6:	d105      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033b8:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	4a04      	ldr	r2, [pc, #16]	; (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80033c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3718      	adds	r7, #24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000

080033d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e042      	b.n	800346c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d106      	bne.n	80033fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7fd ffad 	bl	8001358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2224      	movs	r2, #36	; 0x24
 8003402:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0201 	bic.w	r2, r2, #1
 8003414:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 f8c2 	bl	80035a0 <UART_SetConfig>
 800341c:	4603      	mov	r3, r0
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e022      	b.n	800346c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fb82 	bl	8003b38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003442:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003452:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f042 0201 	orr.w	r2, r2, #1
 8003462:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 fc09 	bl	8003c7c <UART_CheckIdleState>
 800346a:	4603      	mov	r3, r0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08a      	sub	sp, #40	; 0x28
 8003478:	af02      	add	r7, sp, #8
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	4613      	mov	r3, r2
 8003482:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800348a:	2b20      	cmp	r3, #32
 800348c:	f040 8083 	bne.w	8003596 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d002      	beq.n	800349c <HAL_UART_Transmit+0x28>
 8003496:	88fb      	ldrh	r3, [r7, #6]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e07b      	b.n	8003598 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d101      	bne.n	80034ae <HAL_UART_Transmit+0x3a>
 80034aa:	2302      	movs	r3, #2
 80034ac:	e074      	b.n	8003598 <HAL_UART_Transmit+0x124>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2221      	movs	r2, #33	; 0x21
 80034c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034c6:	f7fe f89f 	bl	8001608 <HAL_GetTick>
 80034ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	88fa      	ldrh	r2, [r7, #6]
 80034d0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	88fa      	ldrh	r2, [r7, #6]
 80034d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034e4:	d108      	bne.n	80034f8 <HAL_UART_Transmit+0x84>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d104      	bne.n	80034f8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	61bb      	str	r3, [r7, #24]
 80034f6:	e003      	b.n	8003500 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003508:	e02c      	b.n	8003564 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2200      	movs	r2, #0
 8003512:	2180      	movs	r1, #128	; 0x80
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 fbfc 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e039      	b.n	8003598 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10b      	bne.n	8003542 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003538:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	3302      	adds	r3, #2
 800353e:	61bb      	str	r3, [r7, #24]
 8003540:	e007      	b.n	8003552 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	b29a      	uxth	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800356a:	b29b      	uxth	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1cc      	bne.n	800350a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	2200      	movs	r2, #0
 8003578:	2140      	movs	r1, #64	; 0x40
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fbc9 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e006      	b.n	8003598 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003592:	2300      	movs	r3, #0
 8003594:	e000      	b.n	8003598 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003596:	2302      	movs	r3, #2
  }
}
 8003598:	4618      	mov	r0, r3
 800359a:	3720      	adds	r7, #32
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035a4:	b08c      	sub	sp, #48	; 0x30
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	431a      	orrs	r2, r3
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	431a      	orrs	r2, r3
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	4bab      	ldr	r3, [pc, #684]	; (800387c <UART_SetConfig+0x2dc>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035d8:	430b      	orrs	r3, r1
 80035da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4aa0      	ldr	r2, [pc, #640]	; (8003880 <UART_SetConfig+0x2e0>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d004      	beq.n	800360c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003608:	4313      	orrs	r3, r2
 800360a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003616:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003620:	430b      	orrs	r3, r1
 8003622:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	f023 010f 	bic.w	r1, r3, #15
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a91      	ldr	r2, [pc, #580]	; (8003884 <UART_SetConfig+0x2e4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d125      	bne.n	8003690 <UART_SetConfig+0xf0>
 8003644:	4b90      	ldr	r3, [pc, #576]	; (8003888 <UART_SetConfig+0x2e8>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b03      	cmp	r3, #3
 8003650:	d81a      	bhi.n	8003688 <UART_SetConfig+0xe8>
 8003652:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <UART_SetConfig+0xb8>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003669 	.word	0x08003669
 800365c:	08003679 	.word	0x08003679
 8003660:	08003671 	.word	0x08003671
 8003664:	08003681 	.word	0x08003681
 8003668:	2301      	movs	r3, #1
 800366a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800366e:	e0d6      	b.n	800381e <UART_SetConfig+0x27e>
 8003670:	2302      	movs	r3, #2
 8003672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003676:	e0d2      	b.n	800381e <UART_SetConfig+0x27e>
 8003678:	2304      	movs	r3, #4
 800367a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800367e:	e0ce      	b.n	800381e <UART_SetConfig+0x27e>
 8003680:	2308      	movs	r3, #8
 8003682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003686:	e0ca      	b.n	800381e <UART_SetConfig+0x27e>
 8003688:	2310      	movs	r3, #16
 800368a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800368e:	e0c6      	b.n	800381e <UART_SetConfig+0x27e>
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a7d      	ldr	r2, [pc, #500]	; (800388c <UART_SetConfig+0x2ec>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d138      	bne.n	800370c <UART_SetConfig+0x16c>
 800369a:	4b7b      	ldr	r3, [pc, #492]	; (8003888 <UART_SetConfig+0x2e8>)
 800369c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a0:	f003 030c 	and.w	r3, r3, #12
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	d82d      	bhi.n	8003704 <UART_SetConfig+0x164>
 80036a8:	a201      	add	r2, pc, #4	; (adr r2, 80036b0 <UART_SetConfig+0x110>)
 80036aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ae:	bf00      	nop
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	08003705 	.word	0x08003705
 80036b8:	08003705 	.word	0x08003705
 80036bc:	08003705 	.word	0x08003705
 80036c0:	080036f5 	.word	0x080036f5
 80036c4:	08003705 	.word	0x08003705
 80036c8:	08003705 	.word	0x08003705
 80036cc:	08003705 	.word	0x08003705
 80036d0:	080036ed 	.word	0x080036ed
 80036d4:	08003705 	.word	0x08003705
 80036d8:	08003705 	.word	0x08003705
 80036dc:	08003705 	.word	0x08003705
 80036e0:	080036fd 	.word	0x080036fd
 80036e4:	2300      	movs	r3, #0
 80036e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036ea:	e098      	b.n	800381e <UART_SetConfig+0x27e>
 80036ec:	2302      	movs	r3, #2
 80036ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036f2:	e094      	b.n	800381e <UART_SetConfig+0x27e>
 80036f4:	2304      	movs	r3, #4
 80036f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036fa:	e090      	b.n	800381e <UART_SetConfig+0x27e>
 80036fc:	2308      	movs	r3, #8
 80036fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003702:	e08c      	b.n	800381e <UART_SetConfig+0x27e>
 8003704:	2310      	movs	r3, #16
 8003706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800370a:	e088      	b.n	800381e <UART_SetConfig+0x27e>
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a5f      	ldr	r2, [pc, #380]	; (8003890 <UART_SetConfig+0x2f0>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d125      	bne.n	8003762 <UART_SetConfig+0x1c2>
 8003716:	4b5c      	ldr	r3, [pc, #368]	; (8003888 <UART_SetConfig+0x2e8>)
 8003718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003720:	2b30      	cmp	r3, #48	; 0x30
 8003722:	d016      	beq.n	8003752 <UART_SetConfig+0x1b2>
 8003724:	2b30      	cmp	r3, #48	; 0x30
 8003726:	d818      	bhi.n	800375a <UART_SetConfig+0x1ba>
 8003728:	2b20      	cmp	r3, #32
 800372a:	d00a      	beq.n	8003742 <UART_SetConfig+0x1a2>
 800372c:	2b20      	cmp	r3, #32
 800372e:	d814      	bhi.n	800375a <UART_SetConfig+0x1ba>
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <UART_SetConfig+0x19a>
 8003734:	2b10      	cmp	r3, #16
 8003736:	d008      	beq.n	800374a <UART_SetConfig+0x1aa>
 8003738:	e00f      	b.n	800375a <UART_SetConfig+0x1ba>
 800373a:	2300      	movs	r3, #0
 800373c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003740:	e06d      	b.n	800381e <UART_SetConfig+0x27e>
 8003742:	2302      	movs	r3, #2
 8003744:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003748:	e069      	b.n	800381e <UART_SetConfig+0x27e>
 800374a:	2304      	movs	r3, #4
 800374c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003750:	e065      	b.n	800381e <UART_SetConfig+0x27e>
 8003752:	2308      	movs	r3, #8
 8003754:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003758:	e061      	b.n	800381e <UART_SetConfig+0x27e>
 800375a:	2310      	movs	r3, #16
 800375c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003760:	e05d      	b.n	800381e <UART_SetConfig+0x27e>
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a4b      	ldr	r2, [pc, #300]	; (8003894 <UART_SetConfig+0x2f4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d125      	bne.n	80037b8 <UART_SetConfig+0x218>
 800376c:	4b46      	ldr	r3, [pc, #280]	; (8003888 <UART_SetConfig+0x2e8>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003772:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003776:	2bc0      	cmp	r3, #192	; 0xc0
 8003778:	d016      	beq.n	80037a8 <UART_SetConfig+0x208>
 800377a:	2bc0      	cmp	r3, #192	; 0xc0
 800377c:	d818      	bhi.n	80037b0 <UART_SetConfig+0x210>
 800377e:	2b80      	cmp	r3, #128	; 0x80
 8003780:	d00a      	beq.n	8003798 <UART_SetConfig+0x1f8>
 8003782:	2b80      	cmp	r3, #128	; 0x80
 8003784:	d814      	bhi.n	80037b0 <UART_SetConfig+0x210>
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <UART_SetConfig+0x1f0>
 800378a:	2b40      	cmp	r3, #64	; 0x40
 800378c:	d008      	beq.n	80037a0 <UART_SetConfig+0x200>
 800378e:	e00f      	b.n	80037b0 <UART_SetConfig+0x210>
 8003790:	2300      	movs	r3, #0
 8003792:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003796:	e042      	b.n	800381e <UART_SetConfig+0x27e>
 8003798:	2302      	movs	r3, #2
 800379a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800379e:	e03e      	b.n	800381e <UART_SetConfig+0x27e>
 80037a0:	2304      	movs	r3, #4
 80037a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037a6:	e03a      	b.n	800381e <UART_SetConfig+0x27e>
 80037a8:	2308      	movs	r3, #8
 80037aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ae:	e036      	b.n	800381e <UART_SetConfig+0x27e>
 80037b0:	2310      	movs	r3, #16
 80037b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037b6:	e032      	b.n	800381e <UART_SetConfig+0x27e>
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a30      	ldr	r2, [pc, #192]	; (8003880 <UART_SetConfig+0x2e0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d12a      	bne.n	8003818 <UART_SetConfig+0x278>
 80037c2:	4b31      	ldr	r3, [pc, #196]	; (8003888 <UART_SetConfig+0x2e8>)
 80037c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80037cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80037d0:	d01a      	beq.n	8003808 <UART_SetConfig+0x268>
 80037d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80037d6:	d81b      	bhi.n	8003810 <UART_SetConfig+0x270>
 80037d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037dc:	d00c      	beq.n	80037f8 <UART_SetConfig+0x258>
 80037de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037e2:	d815      	bhi.n	8003810 <UART_SetConfig+0x270>
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <UART_SetConfig+0x250>
 80037e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ec:	d008      	beq.n	8003800 <UART_SetConfig+0x260>
 80037ee:	e00f      	b.n	8003810 <UART_SetConfig+0x270>
 80037f0:	2300      	movs	r3, #0
 80037f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037f6:	e012      	b.n	800381e <UART_SetConfig+0x27e>
 80037f8:	2302      	movs	r3, #2
 80037fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037fe:	e00e      	b.n	800381e <UART_SetConfig+0x27e>
 8003800:	2304      	movs	r3, #4
 8003802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003806:	e00a      	b.n	800381e <UART_SetConfig+0x27e>
 8003808:	2308      	movs	r3, #8
 800380a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800380e:	e006      	b.n	800381e <UART_SetConfig+0x27e>
 8003810:	2310      	movs	r3, #16
 8003812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003816:	e002      	b.n	800381e <UART_SetConfig+0x27e>
 8003818:	2310      	movs	r3, #16
 800381a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a17      	ldr	r2, [pc, #92]	; (8003880 <UART_SetConfig+0x2e0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	f040 80a8 	bne.w	800397a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800382a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800382e:	2b08      	cmp	r3, #8
 8003830:	d834      	bhi.n	800389c <UART_SetConfig+0x2fc>
 8003832:	a201      	add	r2, pc, #4	; (adr r2, 8003838 <UART_SetConfig+0x298>)
 8003834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003838:	0800385d 	.word	0x0800385d
 800383c:	0800389d 	.word	0x0800389d
 8003840:	08003865 	.word	0x08003865
 8003844:	0800389d 	.word	0x0800389d
 8003848:	0800386b 	.word	0x0800386b
 800384c:	0800389d 	.word	0x0800389d
 8003850:	0800389d 	.word	0x0800389d
 8003854:	0800389d 	.word	0x0800389d
 8003858:	08003873 	.word	0x08003873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800385c:	f7ff fb58 	bl	8002f10 <HAL_RCC_GetPCLK1Freq>
 8003860:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003862:	e021      	b.n	80038a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <UART_SetConfig+0x2f8>)
 8003866:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003868:	e01e      	b.n	80038a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800386a:	f7ff fae3 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 800386e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003870:	e01a      	b.n	80038a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003876:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003878:	e016      	b.n	80038a8 <UART_SetConfig+0x308>
 800387a:	bf00      	nop
 800387c:	cfff69f3 	.word	0xcfff69f3
 8003880:	40008000 	.word	0x40008000
 8003884:	40013800 	.word	0x40013800
 8003888:	40021000 	.word	0x40021000
 800388c:	40004400 	.word	0x40004400
 8003890:	40004800 	.word	0x40004800
 8003894:	40004c00 	.word	0x40004c00
 8003898:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80038a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 812a 	beq.w	8003b04 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	4a9e      	ldr	r2, [pc, #632]	; (8003b30 <UART_SetConfig+0x590>)
 80038b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038ba:	461a      	mov	r2, r3
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	fbb3 f3f2 	udiv	r3, r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	4413      	add	r3, r2
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d305      	bcc.n	80038e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d903      	bls.n	80038e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80038e6:	e10d      	b.n	8003b04 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	2200      	movs	r2, #0
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	60fa      	str	r2, [r7, #12]
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	4a8e      	ldr	r2, [pc, #568]	; (8003b30 <UART_SetConfig+0x590>)
 80038f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2200      	movs	r2, #0
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003906:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800390a:	f7fd f877 	bl	80009fc <__aeabi_uldivmod>
 800390e:	4602      	mov	r2, r0
 8003910:	460b      	mov	r3, r1
 8003912:	4610      	mov	r0, r2
 8003914:	4619      	mov	r1, r3
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	020b      	lsls	r3, r1, #8
 8003920:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003924:	0202      	lsls	r2, r0, #8
 8003926:	6979      	ldr	r1, [r7, #20]
 8003928:	6849      	ldr	r1, [r1, #4]
 800392a:	0849      	lsrs	r1, r1, #1
 800392c:	2000      	movs	r0, #0
 800392e:	460c      	mov	r4, r1
 8003930:	4605      	mov	r5, r0
 8003932:	eb12 0804 	adds.w	r8, r2, r4
 8003936:	eb43 0905 	adc.w	r9, r3, r5
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	469a      	mov	sl, r3
 8003942:	4693      	mov	fp, r2
 8003944:	4652      	mov	r2, sl
 8003946:	465b      	mov	r3, fp
 8003948:	4640      	mov	r0, r8
 800394a:	4649      	mov	r1, r9
 800394c:	f7fd f856 	bl	80009fc <__aeabi_uldivmod>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	4613      	mov	r3, r2
 8003956:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800395e:	d308      	bcc.n	8003972 <UART_SetConfig+0x3d2>
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003966:	d204      	bcs.n	8003972 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	60da      	str	r2, [r3, #12]
 8003970:	e0c8      	b.n	8003b04 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003978:	e0c4      	b.n	8003b04 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003982:	d167      	bne.n	8003a54 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003984:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003988:	2b08      	cmp	r3, #8
 800398a:	d828      	bhi.n	80039de <UART_SetConfig+0x43e>
 800398c:	a201      	add	r2, pc, #4	; (adr r2, 8003994 <UART_SetConfig+0x3f4>)
 800398e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003992:	bf00      	nop
 8003994:	080039b9 	.word	0x080039b9
 8003998:	080039c1 	.word	0x080039c1
 800399c:	080039c9 	.word	0x080039c9
 80039a0:	080039df 	.word	0x080039df
 80039a4:	080039cf 	.word	0x080039cf
 80039a8:	080039df 	.word	0x080039df
 80039ac:	080039df 	.word	0x080039df
 80039b0:	080039df 	.word	0x080039df
 80039b4:	080039d7 	.word	0x080039d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039b8:	f7ff faaa 	bl	8002f10 <HAL_RCC_GetPCLK1Freq>
 80039bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039be:	e014      	b.n	80039ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039c0:	f7ff fabc 	bl	8002f3c <HAL_RCC_GetPCLK2Freq>
 80039c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039c6:	e010      	b.n	80039ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039c8:	4b5a      	ldr	r3, [pc, #360]	; (8003b34 <UART_SetConfig+0x594>)
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80039cc:	e00d      	b.n	80039ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039ce:	f7ff fa31 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 80039d2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80039d4:	e009      	b.n	80039ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80039dc:	e005      	b.n	80039ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80039e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 8089 	beq.w	8003b04 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	4a4e      	ldr	r2, [pc, #312]	; (8003b30 <UART_SetConfig+0x590>)
 80039f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039fc:	461a      	mov	r2, r3
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a04:	005a      	lsls	r2, r3, #1
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	085b      	lsrs	r3, r3, #1
 8003a0c:	441a      	add	r2, r3
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	2b0f      	cmp	r3, #15
 8003a1c:	d916      	bls.n	8003a4c <UART_SetConfig+0x4ac>
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a24:	d212      	bcs.n	8003a4c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	f023 030f 	bic.w	r3, r3, #15
 8003a2e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	085b      	lsrs	r3, r3, #1
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	8bfb      	ldrh	r3, [r7, #30]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	8bfa      	ldrh	r2, [r7, #30]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	e05b      	b.n	8003b04 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003a52:	e057      	b.n	8003b04 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a58:	2b08      	cmp	r3, #8
 8003a5a:	d828      	bhi.n	8003aae <UART_SetConfig+0x50e>
 8003a5c:	a201      	add	r2, pc, #4	; (adr r2, 8003a64 <UART_SetConfig+0x4c4>)
 8003a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a62:	bf00      	nop
 8003a64:	08003a89 	.word	0x08003a89
 8003a68:	08003a91 	.word	0x08003a91
 8003a6c:	08003a99 	.word	0x08003a99
 8003a70:	08003aaf 	.word	0x08003aaf
 8003a74:	08003a9f 	.word	0x08003a9f
 8003a78:	08003aaf 	.word	0x08003aaf
 8003a7c:	08003aaf 	.word	0x08003aaf
 8003a80:	08003aaf 	.word	0x08003aaf
 8003a84:	08003aa7 	.word	0x08003aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a88:	f7ff fa42 	bl	8002f10 <HAL_RCC_GetPCLK1Freq>
 8003a8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a8e:	e014      	b.n	8003aba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a90:	f7ff fa54 	bl	8002f3c <HAL_RCC_GetPCLK2Freq>
 8003a94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a96:	e010      	b.n	8003aba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a98:	4b26      	ldr	r3, [pc, #152]	; (8003b34 <UART_SetConfig+0x594>)
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a9c:	e00d      	b.n	8003aba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a9e:	f7ff f9c9 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8003aa2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003aa4:	e009      	b.n	8003aba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003aaa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003aac:	e005      	b.n	8003aba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003ab8:	bf00      	nop
    }

    if (pclk != 0U)
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d021      	beq.n	8003b04 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	4a1a      	ldr	r2, [pc, #104]	; (8003b30 <UART_SetConfig+0x590>)
 8003ac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003aca:	461a      	mov	r2, r3
 8003acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ace:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	085b      	lsrs	r3, r3, #1
 8003ad8:	441a      	add	r2, r3
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	2b0f      	cmp	r3, #15
 8003ae8:	d909      	bls.n	8003afe <UART_SetConfig+0x55e>
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af0:	d205      	bcs.n	8003afe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60da      	str	r2, [r3, #12]
 8003afc:	e002      	b.n	8003b04 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2200      	movs	r2, #0
 8003b18:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003b20:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3730      	adds	r7, #48	; 0x30
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b2e:	bf00      	nop
 8003b30:	08004a54 	.word	0x08004a54
 8003b34:	00f42400 	.word	0x00f42400

08003b38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00a      	beq.n	8003b62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00a      	beq.n	8003b84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00a      	beq.n	8003ba6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d01a      	beq.n	8003c4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c36:	d10a      	bne.n	8003c4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	605a      	str	r2, [r3, #4]
  }
}
 8003c70:	bf00      	nop
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af02      	add	r7, sp, #8
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c8c:	f7fd fcbc 	bl	8001608 <HAL_GetTick>
 8003c90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0308 	and.w	r3, r3, #8
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d10e      	bne.n	8003cbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f82f 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e025      	b.n	8003d0a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b04      	cmp	r3, #4
 8003cca:	d10e      	bne.n	8003cea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ccc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f819 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e00f      	b.n	8003d0a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b09c      	sub	sp, #112	; 0x70
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	603b      	str	r3, [r7, #0]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d22:	e0a9      	b.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d2a:	f000 80a5 	beq.w	8003e78 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d2e:	f7fd fc6b 	bl	8001608 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d302      	bcc.n	8003d44 <UART_WaitOnFlagUntilTimeout+0x32>
 8003d3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d140      	bne.n	8003dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d4c:	e853 3f00 	ldrex	r3, [r3]
 8003d50:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003d52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d58:	667b      	str	r3, [r7, #100]	; 0x64
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d64:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003d6a:	e841 2300 	strex	r3, r2, [r1]
 8003d6e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003d70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1e6      	bne.n	8003d44 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d80:	e853 3f00 	ldrex	r3, [r3]
 8003d84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d88:	f023 0301 	bic.w	r3, r3, #1
 8003d8c:	663b      	str	r3, [r7, #96]	; 0x60
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3308      	adds	r3, #8
 8003d94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d96:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d9e:	e841 2300 	strex	r3, r2, [r1]
 8003da2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003da4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1e5      	bne.n	8003d76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2220      	movs	r2, #32
 8003dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e069      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d051      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003de2:	d149      	bne.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003dec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df6:	e853 3f00 	ldrex	r3, [r3]
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8003e0e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e14:	e841 2300 	strex	r3, r2, [r1]
 8003e18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1e6      	bne.n	8003dee <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3308      	adds	r3, #8
 8003e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	e853 3f00 	ldrex	r3, [r3]
 8003e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	f023 0301 	bic.w	r3, r3, #1
 8003e36:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	3308      	adds	r3, #8
 8003e3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e40:	623a      	str	r2, [r7, #32]
 8003e42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e44:	69f9      	ldr	r1, [r7, #28]
 8003e46:	6a3a      	ldr	r2, [r7, #32]
 8003e48:	e841 2300 	strex	r3, r2, [r1]
 8003e4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1e5      	bne.n	8003e20 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e010      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	69da      	ldr	r2, [r3, #28]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4013      	ands	r3, r2
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	f43f af46 	beq.w	8003d24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3770      	adds	r7, #112	; 0x70
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b085      	sub	sp, #20
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d101      	bne.n	8003eb8 <HAL_UARTEx_DisableFifoMode+0x16>
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e027      	b.n	8003f08 <HAL_UARTEx_DisableFifoMode+0x66>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2224      	movs	r2, #36	; 0x24
 8003ec4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0201 	bic.w	r2, r2, #1
 8003ede:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003ee6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d101      	bne.n	8003f2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e02d      	b.n	8003f88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2224      	movs	r2, #36	; 0x24
 8003f38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f84f 	bl	800400c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e02d      	b.n	8004004 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2224      	movs	r2, #36	; 0x24
 8003fb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0201 	bic.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 f811 	bl	800400c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004018:	2b00      	cmp	r3, #0
 800401a:	d108      	bne.n	800402e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800402c:	e031      	b.n	8004092 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800402e:	2308      	movs	r3, #8
 8004030:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004032:	2308      	movs	r3, #8
 8004034:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	0e5b      	lsrs	r3, r3, #25
 800403e:	b2db      	uxtb	r3, r3
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	0f5b      	lsrs	r3, r3, #29
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004056:	7bbb      	ldrb	r3, [r7, #14]
 8004058:	7b3a      	ldrb	r2, [r7, #12]
 800405a:	4911      	ldr	r1, [pc, #68]	; (80040a0 <UARTEx_SetNbDataToProcess+0x94>)
 800405c:	5c8a      	ldrb	r2, [r1, r2]
 800405e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004062:	7b3a      	ldrb	r2, [r7, #12]
 8004064:	490f      	ldr	r1, [pc, #60]	; (80040a4 <UARTEx_SetNbDataToProcess+0x98>)
 8004066:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004068:	fb93 f3f2 	sdiv	r3, r3, r2
 800406c:	b29a      	uxth	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	7b7a      	ldrb	r2, [r7, #13]
 8004078:	4909      	ldr	r1, [pc, #36]	; (80040a0 <UARTEx_SetNbDataToProcess+0x94>)
 800407a:	5c8a      	ldrb	r2, [r1, r2]
 800407c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004080:	7b7a      	ldrb	r2, [r7, #13]
 8004082:	4908      	ldr	r1, [pc, #32]	; (80040a4 <UARTEx_SetNbDataToProcess+0x98>)
 8004084:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004086:	fb93 f3f2 	sdiv	r3, r3, r2
 800408a:	b29a      	uxth	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004092:	bf00      	nop
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	08004a6c 	.word	0x08004a6c
 80040a4:	08004a74 	.word	0x08004a74

080040a8 <__errno>:
 80040a8:	4b01      	ldr	r3, [pc, #4]	; (80040b0 <__errno+0x8>)
 80040aa:	6818      	ldr	r0, [r3, #0]
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	2000000c 	.word	0x2000000c

080040b4 <__libc_init_array>:
 80040b4:	b570      	push	{r4, r5, r6, lr}
 80040b6:	4d0d      	ldr	r5, [pc, #52]	; (80040ec <__libc_init_array+0x38>)
 80040b8:	4c0d      	ldr	r4, [pc, #52]	; (80040f0 <__libc_init_array+0x3c>)
 80040ba:	1b64      	subs	r4, r4, r5
 80040bc:	10a4      	asrs	r4, r4, #2
 80040be:	2600      	movs	r6, #0
 80040c0:	42a6      	cmp	r6, r4
 80040c2:	d109      	bne.n	80040d8 <__libc_init_array+0x24>
 80040c4:	4d0b      	ldr	r5, [pc, #44]	; (80040f4 <__libc_init_array+0x40>)
 80040c6:	4c0c      	ldr	r4, [pc, #48]	; (80040f8 <__libc_init_array+0x44>)
 80040c8:	f000 fc9c 	bl	8004a04 <_init>
 80040cc:	1b64      	subs	r4, r4, r5
 80040ce:	10a4      	asrs	r4, r4, #2
 80040d0:	2600      	movs	r6, #0
 80040d2:	42a6      	cmp	r6, r4
 80040d4:	d105      	bne.n	80040e2 <__libc_init_array+0x2e>
 80040d6:	bd70      	pop	{r4, r5, r6, pc}
 80040d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80040dc:	4798      	blx	r3
 80040de:	3601      	adds	r6, #1
 80040e0:	e7ee      	b.n	80040c0 <__libc_init_array+0xc>
 80040e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80040e6:	4798      	blx	r3
 80040e8:	3601      	adds	r6, #1
 80040ea:	e7f2      	b.n	80040d2 <__libc_init_array+0x1e>
 80040ec:	08004ab8 	.word	0x08004ab8
 80040f0:	08004ab8 	.word	0x08004ab8
 80040f4:	08004ab8 	.word	0x08004ab8
 80040f8:	08004abc 	.word	0x08004abc

080040fc <memset>:
 80040fc:	4402      	add	r2, r0
 80040fe:	4603      	mov	r3, r0
 8004100:	4293      	cmp	r3, r2
 8004102:	d100      	bne.n	8004106 <memset+0xa>
 8004104:	4770      	bx	lr
 8004106:	f803 1b01 	strb.w	r1, [r3], #1
 800410a:	e7f9      	b.n	8004100 <memset+0x4>

0800410c <siprintf>:
 800410c:	b40e      	push	{r1, r2, r3}
 800410e:	b500      	push	{lr}
 8004110:	b09c      	sub	sp, #112	; 0x70
 8004112:	ab1d      	add	r3, sp, #116	; 0x74
 8004114:	9002      	str	r0, [sp, #8]
 8004116:	9006      	str	r0, [sp, #24]
 8004118:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800411c:	4809      	ldr	r0, [pc, #36]	; (8004144 <siprintf+0x38>)
 800411e:	9107      	str	r1, [sp, #28]
 8004120:	9104      	str	r1, [sp, #16]
 8004122:	4909      	ldr	r1, [pc, #36]	; (8004148 <siprintf+0x3c>)
 8004124:	f853 2b04 	ldr.w	r2, [r3], #4
 8004128:	9105      	str	r1, [sp, #20]
 800412a:	6800      	ldr	r0, [r0, #0]
 800412c:	9301      	str	r3, [sp, #4]
 800412e:	a902      	add	r1, sp, #8
 8004130:	f000 f876 	bl	8004220 <_svfiprintf_r>
 8004134:	9b02      	ldr	r3, [sp, #8]
 8004136:	2200      	movs	r2, #0
 8004138:	701a      	strb	r2, [r3, #0]
 800413a:	b01c      	add	sp, #112	; 0x70
 800413c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004140:	b003      	add	sp, #12
 8004142:	4770      	bx	lr
 8004144:	2000000c 	.word	0x2000000c
 8004148:	ffff0208 	.word	0xffff0208

0800414c <strcat>:
 800414c:	b510      	push	{r4, lr}
 800414e:	4602      	mov	r2, r0
 8004150:	7814      	ldrb	r4, [r2, #0]
 8004152:	4613      	mov	r3, r2
 8004154:	3201      	adds	r2, #1
 8004156:	2c00      	cmp	r4, #0
 8004158:	d1fa      	bne.n	8004150 <strcat+0x4>
 800415a:	3b01      	subs	r3, #1
 800415c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004160:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004164:	2a00      	cmp	r2, #0
 8004166:	d1f9      	bne.n	800415c <strcat+0x10>
 8004168:	bd10      	pop	{r4, pc}

0800416a <__ssputs_r>:
 800416a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416e:	688e      	ldr	r6, [r1, #8]
 8004170:	429e      	cmp	r6, r3
 8004172:	4682      	mov	sl, r0
 8004174:	460c      	mov	r4, r1
 8004176:	4690      	mov	r8, r2
 8004178:	461f      	mov	r7, r3
 800417a:	d838      	bhi.n	80041ee <__ssputs_r+0x84>
 800417c:	898a      	ldrh	r2, [r1, #12]
 800417e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004182:	d032      	beq.n	80041ea <__ssputs_r+0x80>
 8004184:	6825      	ldr	r5, [r4, #0]
 8004186:	6909      	ldr	r1, [r1, #16]
 8004188:	eba5 0901 	sub.w	r9, r5, r1
 800418c:	6965      	ldr	r5, [r4, #20]
 800418e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004192:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004196:	3301      	adds	r3, #1
 8004198:	444b      	add	r3, r9
 800419a:	106d      	asrs	r5, r5, #1
 800419c:	429d      	cmp	r5, r3
 800419e:	bf38      	it	cc
 80041a0:	461d      	movcc	r5, r3
 80041a2:	0553      	lsls	r3, r2, #21
 80041a4:	d531      	bpl.n	800420a <__ssputs_r+0xa0>
 80041a6:	4629      	mov	r1, r5
 80041a8:	f000 fb62 	bl	8004870 <_malloc_r>
 80041ac:	4606      	mov	r6, r0
 80041ae:	b950      	cbnz	r0, 80041c6 <__ssputs_r+0x5c>
 80041b0:	230c      	movs	r3, #12
 80041b2:	f8ca 3000 	str.w	r3, [sl]
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041bc:	81a3      	strh	r3, [r4, #12]
 80041be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c6:	6921      	ldr	r1, [r4, #16]
 80041c8:	464a      	mov	r2, r9
 80041ca:	f000 fabd 	bl	8004748 <memcpy>
 80041ce:	89a3      	ldrh	r3, [r4, #12]
 80041d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80041d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041d8:	81a3      	strh	r3, [r4, #12]
 80041da:	6126      	str	r6, [r4, #16]
 80041dc:	6165      	str	r5, [r4, #20]
 80041de:	444e      	add	r6, r9
 80041e0:	eba5 0509 	sub.w	r5, r5, r9
 80041e4:	6026      	str	r6, [r4, #0]
 80041e6:	60a5      	str	r5, [r4, #8]
 80041e8:	463e      	mov	r6, r7
 80041ea:	42be      	cmp	r6, r7
 80041ec:	d900      	bls.n	80041f0 <__ssputs_r+0x86>
 80041ee:	463e      	mov	r6, r7
 80041f0:	6820      	ldr	r0, [r4, #0]
 80041f2:	4632      	mov	r2, r6
 80041f4:	4641      	mov	r1, r8
 80041f6:	f000 fab5 	bl	8004764 <memmove>
 80041fa:	68a3      	ldr	r3, [r4, #8]
 80041fc:	1b9b      	subs	r3, r3, r6
 80041fe:	60a3      	str	r3, [r4, #8]
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	4433      	add	r3, r6
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	2000      	movs	r0, #0
 8004208:	e7db      	b.n	80041c2 <__ssputs_r+0x58>
 800420a:	462a      	mov	r2, r5
 800420c:	f000 fba4 	bl	8004958 <_realloc_r>
 8004210:	4606      	mov	r6, r0
 8004212:	2800      	cmp	r0, #0
 8004214:	d1e1      	bne.n	80041da <__ssputs_r+0x70>
 8004216:	6921      	ldr	r1, [r4, #16]
 8004218:	4650      	mov	r0, sl
 800421a:	f000 fabd 	bl	8004798 <_free_r>
 800421e:	e7c7      	b.n	80041b0 <__ssputs_r+0x46>

08004220 <_svfiprintf_r>:
 8004220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004224:	4698      	mov	r8, r3
 8004226:	898b      	ldrh	r3, [r1, #12]
 8004228:	061b      	lsls	r3, r3, #24
 800422a:	b09d      	sub	sp, #116	; 0x74
 800422c:	4607      	mov	r7, r0
 800422e:	460d      	mov	r5, r1
 8004230:	4614      	mov	r4, r2
 8004232:	d50e      	bpl.n	8004252 <_svfiprintf_r+0x32>
 8004234:	690b      	ldr	r3, [r1, #16]
 8004236:	b963      	cbnz	r3, 8004252 <_svfiprintf_r+0x32>
 8004238:	2140      	movs	r1, #64	; 0x40
 800423a:	f000 fb19 	bl	8004870 <_malloc_r>
 800423e:	6028      	str	r0, [r5, #0]
 8004240:	6128      	str	r0, [r5, #16]
 8004242:	b920      	cbnz	r0, 800424e <_svfiprintf_r+0x2e>
 8004244:	230c      	movs	r3, #12
 8004246:	603b      	str	r3, [r7, #0]
 8004248:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800424c:	e0d1      	b.n	80043f2 <_svfiprintf_r+0x1d2>
 800424e:	2340      	movs	r3, #64	; 0x40
 8004250:	616b      	str	r3, [r5, #20]
 8004252:	2300      	movs	r3, #0
 8004254:	9309      	str	r3, [sp, #36]	; 0x24
 8004256:	2320      	movs	r3, #32
 8004258:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800425c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004260:	2330      	movs	r3, #48	; 0x30
 8004262:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800440c <_svfiprintf_r+0x1ec>
 8004266:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800426a:	f04f 0901 	mov.w	r9, #1
 800426e:	4623      	mov	r3, r4
 8004270:	469a      	mov	sl, r3
 8004272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004276:	b10a      	cbz	r2, 800427c <_svfiprintf_r+0x5c>
 8004278:	2a25      	cmp	r2, #37	; 0x25
 800427a:	d1f9      	bne.n	8004270 <_svfiprintf_r+0x50>
 800427c:	ebba 0b04 	subs.w	fp, sl, r4
 8004280:	d00b      	beq.n	800429a <_svfiprintf_r+0x7a>
 8004282:	465b      	mov	r3, fp
 8004284:	4622      	mov	r2, r4
 8004286:	4629      	mov	r1, r5
 8004288:	4638      	mov	r0, r7
 800428a:	f7ff ff6e 	bl	800416a <__ssputs_r>
 800428e:	3001      	adds	r0, #1
 8004290:	f000 80aa 	beq.w	80043e8 <_svfiprintf_r+0x1c8>
 8004294:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004296:	445a      	add	r2, fp
 8004298:	9209      	str	r2, [sp, #36]	; 0x24
 800429a:	f89a 3000 	ldrb.w	r3, [sl]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80a2 	beq.w	80043e8 <_svfiprintf_r+0x1c8>
 80042a4:	2300      	movs	r3, #0
 80042a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042ae:	f10a 0a01 	add.w	sl, sl, #1
 80042b2:	9304      	str	r3, [sp, #16]
 80042b4:	9307      	str	r3, [sp, #28]
 80042b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042ba:	931a      	str	r3, [sp, #104]	; 0x68
 80042bc:	4654      	mov	r4, sl
 80042be:	2205      	movs	r2, #5
 80042c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042c4:	4851      	ldr	r0, [pc, #324]	; (800440c <_svfiprintf_r+0x1ec>)
 80042c6:	f7fb ffb3 	bl	8000230 <memchr>
 80042ca:	9a04      	ldr	r2, [sp, #16]
 80042cc:	b9d8      	cbnz	r0, 8004306 <_svfiprintf_r+0xe6>
 80042ce:	06d0      	lsls	r0, r2, #27
 80042d0:	bf44      	itt	mi
 80042d2:	2320      	movmi	r3, #32
 80042d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042d8:	0711      	lsls	r1, r2, #28
 80042da:	bf44      	itt	mi
 80042dc:	232b      	movmi	r3, #43	; 0x2b
 80042de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042e2:	f89a 3000 	ldrb.w	r3, [sl]
 80042e6:	2b2a      	cmp	r3, #42	; 0x2a
 80042e8:	d015      	beq.n	8004316 <_svfiprintf_r+0xf6>
 80042ea:	9a07      	ldr	r2, [sp, #28]
 80042ec:	4654      	mov	r4, sl
 80042ee:	2000      	movs	r0, #0
 80042f0:	f04f 0c0a 	mov.w	ip, #10
 80042f4:	4621      	mov	r1, r4
 80042f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042fa:	3b30      	subs	r3, #48	; 0x30
 80042fc:	2b09      	cmp	r3, #9
 80042fe:	d94e      	bls.n	800439e <_svfiprintf_r+0x17e>
 8004300:	b1b0      	cbz	r0, 8004330 <_svfiprintf_r+0x110>
 8004302:	9207      	str	r2, [sp, #28]
 8004304:	e014      	b.n	8004330 <_svfiprintf_r+0x110>
 8004306:	eba0 0308 	sub.w	r3, r0, r8
 800430a:	fa09 f303 	lsl.w	r3, r9, r3
 800430e:	4313      	orrs	r3, r2
 8004310:	9304      	str	r3, [sp, #16]
 8004312:	46a2      	mov	sl, r4
 8004314:	e7d2      	b.n	80042bc <_svfiprintf_r+0x9c>
 8004316:	9b03      	ldr	r3, [sp, #12]
 8004318:	1d19      	adds	r1, r3, #4
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	9103      	str	r1, [sp, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	bfbb      	ittet	lt
 8004322:	425b      	neglt	r3, r3
 8004324:	f042 0202 	orrlt.w	r2, r2, #2
 8004328:	9307      	strge	r3, [sp, #28]
 800432a:	9307      	strlt	r3, [sp, #28]
 800432c:	bfb8      	it	lt
 800432e:	9204      	strlt	r2, [sp, #16]
 8004330:	7823      	ldrb	r3, [r4, #0]
 8004332:	2b2e      	cmp	r3, #46	; 0x2e
 8004334:	d10c      	bne.n	8004350 <_svfiprintf_r+0x130>
 8004336:	7863      	ldrb	r3, [r4, #1]
 8004338:	2b2a      	cmp	r3, #42	; 0x2a
 800433a:	d135      	bne.n	80043a8 <_svfiprintf_r+0x188>
 800433c:	9b03      	ldr	r3, [sp, #12]
 800433e:	1d1a      	adds	r2, r3, #4
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	9203      	str	r2, [sp, #12]
 8004344:	2b00      	cmp	r3, #0
 8004346:	bfb8      	it	lt
 8004348:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800434c:	3402      	adds	r4, #2
 800434e:	9305      	str	r3, [sp, #20]
 8004350:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800441c <_svfiprintf_r+0x1fc>
 8004354:	7821      	ldrb	r1, [r4, #0]
 8004356:	2203      	movs	r2, #3
 8004358:	4650      	mov	r0, sl
 800435a:	f7fb ff69 	bl	8000230 <memchr>
 800435e:	b140      	cbz	r0, 8004372 <_svfiprintf_r+0x152>
 8004360:	2340      	movs	r3, #64	; 0x40
 8004362:	eba0 000a 	sub.w	r0, r0, sl
 8004366:	fa03 f000 	lsl.w	r0, r3, r0
 800436a:	9b04      	ldr	r3, [sp, #16]
 800436c:	4303      	orrs	r3, r0
 800436e:	3401      	adds	r4, #1
 8004370:	9304      	str	r3, [sp, #16]
 8004372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004376:	4826      	ldr	r0, [pc, #152]	; (8004410 <_svfiprintf_r+0x1f0>)
 8004378:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800437c:	2206      	movs	r2, #6
 800437e:	f7fb ff57 	bl	8000230 <memchr>
 8004382:	2800      	cmp	r0, #0
 8004384:	d038      	beq.n	80043f8 <_svfiprintf_r+0x1d8>
 8004386:	4b23      	ldr	r3, [pc, #140]	; (8004414 <_svfiprintf_r+0x1f4>)
 8004388:	bb1b      	cbnz	r3, 80043d2 <_svfiprintf_r+0x1b2>
 800438a:	9b03      	ldr	r3, [sp, #12]
 800438c:	3307      	adds	r3, #7
 800438e:	f023 0307 	bic.w	r3, r3, #7
 8004392:	3308      	adds	r3, #8
 8004394:	9303      	str	r3, [sp, #12]
 8004396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004398:	4433      	add	r3, r6
 800439a:	9309      	str	r3, [sp, #36]	; 0x24
 800439c:	e767      	b.n	800426e <_svfiprintf_r+0x4e>
 800439e:	fb0c 3202 	mla	r2, ip, r2, r3
 80043a2:	460c      	mov	r4, r1
 80043a4:	2001      	movs	r0, #1
 80043a6:	e7a5      	b.n	80042f4 <_svfiprintf_r+0xd4>
 80043a8:	2300      	movs	r3, #0
 80043aa:	3401      	adds	r4, #1
 80043ac:	9305      	str	r3, [sp, #20]
 80043ae:	4619      	mov	r1, r3
 80043b0:	f04f 0c0a 	mov.w	ip, #10
 80043b4:	4620      	mov	r0, r4
 80043b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043ba:	3a30      	subs	r2, #48	; 0x30
 80043bc:	2a09      	cmp	r2, #9
 80043be:	d903      	bls.n	80043c8 <_svfiprintf_r+0x1a8>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0c5      	beq.n	8004350 <_svfiprintf_r+0x130>
 80043c4:	9105      	str	r1, [sp, #20]
 80043c6:	e7c3      	b.n	8004350 <_svfiprintf_r+0x130>
 80043c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80043cc:	4604      	mov	r4, r0
 80043ce:	2301      	movs	r3, #1
 80043d0:	e7f0      	b.n	80043b4 <_svfiprintf_r+0x194>
 80043d2:	ab03      	add	r3, sp, #12
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	462a      	mov	r2, r5
 80043d8:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <_svfiprintf_r+0x1f8>)
 80043da:	a904      	add	r1, sp, #16
 80043dc:	4638      	mov	r0, r7
 80043de:	f3af 8000 	nop.w
 80043e2:	1c42      	adds	r2, r0, #1
 80043e4:	4606      	mov	r6, r0
 80043e6:	d1d6      	bne.n	8004396 <_svfiprintf_r+0x176>
 80043e8:	89ab      	ldrh	r3, [r5, #12]
 80043ea:	065b      	lsls	r3, r3, #25
 80043ec:	f53f af2c 	bmi.w	8004248 <_svfiprintf_r+0x28>
 80043f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043f2:	b01d      	add	sp, #116	; 0x74
 80043f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043f8:	ab03      	add	r3, sp, #12
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	462a      	mov	r2, r5
 80043fe:	4b06      	ldr	r3, [pc, #24]	; (8004418 <_svfiprintf_r+0x1f8>)
 8004400:	a904      	add	r1, sp, #16
 8004402:	4638      	mov	r0, r7
 8004404:	f000 f87a 	bl	80044fc <_printf_i>
 8004408:	e7eb      	b.n	80043e2 <_svfiprintf_r+0x1c2>
 800440a:	bf00      	nop
 800440c:	08004a7c 	.word	0x08004a7c
 8004410:	08004a86 	.word	0x08004a86
 8004414:	00000000 	.word	0x00000000
 8004418:	0800416b 	.word	0x0800416b
 800441c:	08004a82 	.word	0x08004a82

08004420 <_printf_common>:
 8004420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004424:	4616      	mov	r6, r2
 8004426:	4699      	mov	r9, r3
 8004428:	688a      	ldr	r2, [r1, #8]
 800442a:	690b      	ldr	r3, [r1, #16]
 800442c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004430:	4293      	cmp	r3, r2
 8004432:	bfb8      	it	lt
 8004434:	4613      	movlt	r3, r2
 8004436:	6033      	str	r3, [r6, #0]
 8004438:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800443c:	4607      	mov	r7, r0
 800443e:	460c      	mov	r4, r1
 8004440:	b10a      	cbz	r2, 8004446 <_printf_common+0x26>
 8004442:	3301      	adds	r3, #1
 8004444:	6033      	str	r3, [r6, #0]
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	0699      	lsls	r1, r3, #26
 800444a:	bf42      	ittt	mi
 800444c:	6833      	ldrmi	r3, [r6, #0]
 800444e:	3302      	addmi	r3, #2
 8004450:	6033      	strmi	r3, [r6, #0]
 8004452:	6825      	ldr	r5, [r4, #0]
 8004454:	f015 0506 	ands.w	r5, r5, #6
 8004458:	d106      	bne.n	8004468 <_printf_common+0x48>
 800445a:	f104 0a19 	add.w	sl, r4, #25
 800445e:	68e3      	ldr	r3, [r4, #12]
 8004460:	6832      	ldr	r2, [r6, #0]
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	42ab      	cmp	r3, r5
 8004466:	dc26      	bgt.n	80044b6 <_printf_common+0x96>
 8004468:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800446c:	1e13      	subs	r3, r2, #0
 800446e:	6822      	ldr	r2, [r4, #0]
 8004470:	bf18      	it	ne
 8004472:	2301      	movne	r3, #1
 8004474:	0692      	lsls	r2, r2, #26
 8004476:	d42b      	bmi.n	80044d0 <_printf_common+0xb0>
 8004478:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800447c:	4649      	mov	r1, r9
 800447e:	4638      	mov	r0, r7
 8004480:	47c0      	blx	r8
 8004482:	3001      	adds	r0, #1
 8004484:	d01e      	beq.n	80044c4 <_printf_common+0xa4>
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	68e5      	ldr	r5, [r4, #12]
 800448a:	6832      	ldr	r2, [r6, #0]
 800448c:	f003 0306 	and.w	r3, r3, #6
 8004490:	2b04      	cmp	r3, #4
 8004492:	bf08      	it	eq
 8004494:	1aad      	subeq	r5, r5, r2
 8004496:	68a3      	ldr	r3, [r4, #8]
 8004498:	6922      	ldr	r2, [r4, #16]
 800449a:	bf0c      	ite	eq
 800449c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044a0:	2500      	movne	r5, #0
 80044a2:	4293      	cmp	r3, r2
 80044a4:	bfc4      	itt	gt
 80044a6:	1a9b      	subgt	r3, r3, r2
 80044a8:	18ed      	addgt	r5, r5, r3
 80044aa:	2600      	movs	r6, #0
 80044ac:	341a      	adds	r4, #26
 80044ae:	42b5      	cmp	r5, r6
 80044b0:	d11a      	bne.n	80044e8 <_printf_common+0xc8>
 80044b2:	2000      	movs	r0, #0
 80044b4:	e008      	b.n	80044c8 <_printf_common+0xa8>
 80044b6:	2301      	movs	r3, #1
 80044b8:	4652      	mov	r2, sl
 80044ba:	4649      	mov	r1, r9
 80044bc:	4638      	mov	r0, r7
 80044be:	47c0      	blx	r8
 80044c0:	3001      	adds	r0, #1
 80044c2:	d103      	bne.n	80044cc <_printf_common+0xac>
 80044c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044cc:	3501      	adds	r5, #1
 80044ce:	e7c6      	b.n	800445e <_printf_common+0x3e>
 80044d0:	18e1      	adds	r1, r4, r3
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	2030      	movs	r0, #48	; 0x30
 80044d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044da:	4422      	add	r2, r4
 80044dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044e4:	3302      	adds	r3, #2
 80044e6:	e7c7      	b.n	8004478 <_printf_common+0x58>
 80044e8:	2301      	movs	r3, #1
 80044ea:	4622      	mov	r2, r4
 80044ec:	4649      	mov	r1, r9
 80044ee:	4638      	mov	r0, r7
 80044f0:	47c0      	blx	r8
 80044f2:	3001      	adds	r0, #1
 80044f4:	d0e6      	beq.n	80044c4 <_printf_common+0xa4>
 80044f6:	3601      	adds	r6, #1
 80044f8:	e7d9      	b.n	80044ae <_printf_common+0x8e>
	...

080044fc <_printf_i>:
 80044fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004500:	7e0f      	ldrb	r7, [r1, #24]
 8004502:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004504:	2f78      	cmp	r7, #120	; 0x78
 8004506:	4691      	mov	r9, r2
 8004508:	4680      	mov	r8, r0
 800450a:	460c      	mov	r4, r1
 800450c:	469a      	mov	sl, r3
 800450e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004512:	d807      	bhi.n	8004524 <_printf_i+0x28>
 8004514:	2f62      	cmp	r7, #98	; 0x62
 8004516:	d80a      	bhi.n	800452e <_printf_i+0x32>
 8004518:	2f00      	cmp	r7, #0
 800451a:	f000 80d8 	beq.w	80046ce <_printf_i+0x1d2>
 800451e:	2f58      	cmp	r7, #88	; 0x58
 8004520:	f000 80a3 	beq.w	800466a <_printf_i+0x16e>
 8004524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004528:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800452c:	e03a      	b.n	80045a4 <_printf_i+0xa8>
 800452e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004532:	2b15      	cmp	r3, #21
 8004534:	d8f6      	bhi.n	8004524 <_printf_i+0x28>
 8004536:	a101      	add	r1, pc, #4	; (adr r1, 800453c <_printf_i+0x40>)
 8004538:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800453c:	08004595 	.word	0x08004595
 8004540:	080045a9 	.word	0x080045a9
 8004544:	08004525 	.word	0x08004525
 8004548:	08004525 	.word	0x08004525
 800454c:	08004525 	.word	0x08004525
 8004550:	08004525 	.word	0x08004525
 8004554:	080045a9 	.word	0x080045a9
 8004558:	08004525 	.word	0x08004525
 800455c:	08004525 	.word	0x08004525
 8004560:	08004525 	.word	0x08004525
 8004564:	08004525 	.word	0x08004525
 8004568:	080046b5 	.word	0x080046b5
 800456c:	080045d9 	.word	0x080045d9
 8004570:	08004697 	.word	0x08004697
 8004574:	08004525 	.word	0x08004525
 8004578:	08004525 	.word	0x08004525
 800457c:	080046d7 	.word	0x080046d7
 8004580:	08004525 	.word	0x08004525
 8004584:	080045d9 	.word	0x080045d9
 8004588:	08004525 	.word	0x08004525
 800458c:	08004525 	.word	0x08004525
 8004590:	0800469f 	.word	0x0800469f
 8004594:	682b      	ldr	r3, [r5, #0]
 8004596:	1d1a      	adds	r2, r3, #4
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	602a      	str	r2, [r5, #0]
 800459c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0a3      	b.n	80046f0 <_printf_i+0x1f4>
 80045a8:	6820      	ldr	r0, [r4, #0]
 80045aa:	6829      	ldr	r1, [r5, #0]
 80045ac:	0606      	lsls	r6, r0, #24
 80045ae:	f101 0304 	add.w	r3, r1, #4
 80045b2:	d50a      	bpl.n	80045ca <_printf_i+0xce>
 80045b4:	680e      	ldr	r6, [r1, #0]
 80045b6:	602b      	str	r3, [r5, #0]
 80045b8:	2e00      	cmp	r6, #0
 80045ba:	da03      	bge.n	80045c4 <_printf_i+0xc8>
 80045bc:	232d      	movs	r3, #45	; 0x2d
 80045be:	4276      	negs	r6, r6
 80045c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045c4:	485e      	ldr	r0, [pc, #376]	; (8004740 <_printf_i+0x244>)
 80045c6:	230a      	movs	r3, #10
 80045c8:	e019      	b.n	80045fe <_printf_i+0x102>
 80045ca:	680e      	ldr	r6, [r1, #0]
 80045cc:	602b      	str	r3, [r5, #0]
 80045ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045d2:	bf18      	it	ne
 80045d4:	b236      	sxthne	r6, r6
 80045d6:	e7ef      	b.n	80045b8 <_printf_i+0xbc>
 80045d8:	682b      	ldr	r3, [r5, #0]
 80045da:	6820      	ldr	r0, [r4, #0]
 80045dc:	1d19      	adds	r1, r3, #4
 80045de:	6029      	str	r1, [r5, #0]
 80045e0:	0601      	lsls	r1, r0, #24
 80045e2:	d501      	bpl.n	80045e8 <_printf_i+0xec>
 80045e4:	681e      	ldr	r6, [r3, #0]
 80045e6:	e002      	b.n	80045ee <_printf_i+0xf2>
 80045e8:	0646      	lsls	r6, r0, #25
 80045ea:	d5fb      	bpl.n	80045e4 <_printf_i+0xe8>
 80045ec:	881e      	ldrh	r6, [r3, #0]
 80045ee:	4854      	ldr	r0, [pc, #336]	; (8004740 <_printf_i+0x244>)
 80045f0:	2f6f      	cmp	r7, #111	; 0x6f
 80045f2:	bf0c      	ite	eq
 80045f4:	2308      	moveq	r3, #8
 80045f6:	230a      	movne	r3, #10
 80045f8:	2100      	movs	r1, #0
 80045fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045fe:	6865      	ldr	r5, [r4, #4]
 8004600:	60a5      	str	r5, [r4, #8]
 8004602:	2d00      	cmp	r5, #0
 8004604:	bfa2      	ittt	ge
 8004606:	6821      	ldrge	r1, [r4, #0]
 8004608:	f021 0104 	bicge.w	r1, r1, #4
 800460c:	6021      	strge	r1, [r4, #0]
 800460e:	b90e      	cbnz	r6, 8004614 <_printf_i+0x118>
 8004610:	2d00      	cmp	r5, #0
 8004612:	d04d      	beq.n	80046b0 <_printf_i+0x1b4>
 8004614:	4615      	mov	r5, r2
 8004616:	fbb6 f1f3 	udiv	r1, r6, r3
 800461a:	fb03 6711 	mls	r7, r3, r1, r6
 800461e:	5dc7      	ldrb	r7, [r0, r7]
 8004620:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004624:	4637      	mov	r7, r6
 8004626:	42bb      	cmp	r3, r7
 8004628:	460e      	mov	r6, r1
 800462a:	d9f4      	bls.n	8004616 <_printf_i+0x11a>
 800462c:	2b08      	cmp	r3, #8
 800462e:	d10b      	bne.n	8004648 <_printf_i+0x14c>
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	07de      	lsls	r6, r3, #31
 8004634:	d508      	bpl.n	8004648 <_printf_i+0x14c>
 8004636:	6923      	ldr	r3, [r4, #16]
 8004638:	6861      	ldr	r1, [r4, #4]
 800463a:	4299      	cmp	r1, r3
 800463c:	bfde      	ittt	le
 800463e:	2330      	movle	r3, #48	; 0x30
 8004640:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004644:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004648:	1b52      	subs	r2, r2, r5
 800464a:	6122      	str	r2, [r4, #16]
 800464c:	f8cd a000 	str.w	sl, [sp]
 8004650:	464b      	mov	r3, r9
 8004652:	aa03      	add	r2, sp, #12
 8004654:	4621      	mov	r1, r4
 8004656:	4640      	mov	r0, r8
 8004658:	f7ff fee2 	bl	8004420 <_printf_common>
 800465c:	3001      	adds	r0, #1
 800465e:	d14c      	bne.n	80046fa <_printf_i+0x1fe>
 8004660:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004664:	b004      	add	sp, #16
 8004666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800466a:	4835      	ldr	r0, [pc, #212]	; (8004740 <_printf_i+0x244>)
 800466c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004670:	6829      	ldr	r1, [r5, #0]
 8004672:	6823      	ldr	r3, [r4, #0]
 8004674:	f851 6b04 	ldr.w	r6, [r1], #4
 8004678:	6029      	str	r1, [r5, #0]
 800467a:	061d      	lsls	r5, r3, #24
 800467c:	d514      	bpl.n	80046a8 <_printf_i+0x1ac>
 800467e:	07df      	lsls	r7, r3, #31
 8004680:	bf44      	itt	mi
 8004682:	f043 0320 	orrmi.w	r3, r3, #32
 8004686:	6023      	strmi	r3, [r4, #0]
 8004688:	b91e      	cbnz	r6, 8004692 <_printf_i+0x196>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	f023 0320 	bic.w	r3, r3, #32
 8004690:	6023      	str	r3, [r4, #0]
 8004692:	2310      	movs	r3, #16
 8004694:	e7b0      	b.n	80045f8 <_printf_i+0xfc>
 8004696:	6823      	ldr	r3, [r4, #0]
 8004698:	f043 0320 	orr.w	r3, r3, #32
 800469c:	6023      	str	r3, [r4, #0]
 800469e:	2378      	movs	r3, #120	; 0x78
 80046a0:	4828      	ldr	r0, [pc, #160]	; (8004744 <_printf_i+0x248>)
 80046a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046a6:	e7e3      	b.n	8004670 <_printf_i+0x174>
 80046a8:	0659      	lsls	r1, r3, #25
 80046aa:	bf48      	it	mi
 80046ac:	b2b6      	uxthmi	r6, r6
 80046ae:	e7e6      	b.n	800467e <_printf_i+0x182>
 80046b0:	4615      	mov	r5, r2
 80046b2:	e7bb      	b.n	800462c <_printf_i+0x130>
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	6826      	ldr	r6, [r4, #0]
 80046b8:	6961      	ldr	r1, [r4, #20]
 80046ba:	1d18      	adds	r0, r3, #4
 80046bc:	6028      	str	r0, [r5, #0]
 80046be:	0635      	lsls	r5, r6, #24
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	d501      	bpl.n	80046c8 <_printf_i+0x1cc>
 80046c4:	6019      	str	r1, [r3, #0]
 80046c6:	e002      	b.n	80046ce <_printf_i+0x1d2>
 80046c8:	0670      	lsls	r0, r6, #25
 80046ca:	d5fb      	bpl.n	80046c4 <_printf_i+0x1c8>
 80046cc:	8019      	strh	r1, [r3, #0]
 80046ce:	2300      	movs	r3, #0
 80046d0:	6123      	str	r3, [r4, #16]
 80046d2:	4615      	mov	r5, r2
 80046d4:	e7ba      	b.n	800464c <_printf_i+0x150>
 80046d6:	682b      	ldr	r3, [r5, #0]
 80046d8:	1d1a      	adds	r2, r3, #4
 80046da:	602a      	str	r2, [r5, #0]
 80046dc:	681d      	ldr	r5, [r3, #0]
 80046de:	6862      	ldr	r2, [r4, #4]
 80046e0:	2100      	movs	r1, #0
 80046e2:	4628      	mov	r0, r5
 80046e4:	f7fb fda4 	bl	8000230 <memchr>
 80046e8:	b108      	cbz	r0, 80046ee <_printf_i+0x1f2>
 80046ea:	1b40      	subs	r0, r0, r5
 80046ec:	6060      	str	r0, [r4, #4]
 80046ee:	6863      	ldr	r3, [r4, #4]
 80046f0:	6123      	str	r3, [r4, #16]
 80046f2:	2300      	movs	r3, #0
 80046f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046f8:	e7a8      	b.n	800464c <_printf_i+0x150>
 80046fa:	6923      	ldr	r3, [r4, #16]
 80046fc:	462a      	mov	r2, r5
 80046fe:	4649      	mov	r1, r9
 8004700:	4640      	mov	r0, r8
 8004702:	47d0      	blx	sl
 8004704:	3001      	adds	r0, #1
 8004706:	d0ab      	beq.n	8004660 <_printf_i+0x164>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	079b      	lsls	r3, r3, #30
 800470c:	d413      	bmi.n	8004736 <_printf_i+0x23a>
 800470e:	68e0      	ldr	r0, [r4, #12]
 8004710:	9b03      	ldr	r3, [sp, #12]
 8004712:	4298      	cmp	r0, r3
 8004714:	bfb8      	it	lt
 8004716:	4618      	movlt	r0, r3
 8004718:	e7a4      	b.n	8004664 <_printf_i+0x168>
 800471a:	2301      	movs	r3, #1
 800471c:	4632      	mov	r2, r6
 800471e:	4649      	mov	r1, r9
 8004720:	4640      	mov	r0, r8
 8004722:	47d0      	blx	sl
 8004724:	3001      	adds	r0, #1
 8004726:	d09b      	beq.n	8004660 <_printf_i+0x164>
 8004728:	3501      	adds	r5, #1
 800472a:	68e3      	ldr	r3, [r4, #12]
 800472c:	9903      	ldr	r1, [sp, #12]
 800472e:	1a5b      	subs	r3, r3, r1
 8004730:	42ab      	cmp	r3, r5
 8004732:	dcf2      	bgt.n	800471a <_printf_i+0x21e>
 8004734:	e7eb      	b.n	800470e <_printf_i+0x212>
 8004736:	2500      	movs	r5, #0
 8004738:	f104 0619 	add.w	r6, r4, #25
 800473c:	e7f5      	b.n	800472a <_printf_i+0x22e>
 800473e:	bf00      	nop
 8004740:	08004a8d 	.word	0x08004a8d
 8004744:	08004a9e 	.word	0x08004a9e

08004748 <memcpy>:
 8004748:	440a      	add	r2, r1
 800474a:	4291      	cmp	r1, r2
 800474c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004750:	d100      	bne.n	8004754 <memcpy+0xc>
 8004752:	4770      	bx	lr
 8004754:	b510      	push	{r4, lr}
 8004756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800475a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800475e:	4291      	cmp	r1, r2
 8004760:	d1f9      	bne.n	8004756 <memcpy+0xe>
 8004762:	bd10      	pop	{r4, pc}

08004764 <memmove>:
 8004764:	4288      	cmp	r0, r1
 8004766:	b510      	push	{r4, lr}
 8004768:	eb01 0402 	add.w	r4, r1, r2
 800476c:	d902      	bls.n	8004774 <memmove+0x10>
 800476e:	4284      	cmp	r4, r0
 8004770:	4623      	mov	r3, r4
 8004772:	d807      	bhi.n	8004784 <memmove+0x20>
 8004774:	1e43      	subs	r3, r0, #1
 8004776:	42a1      	cmp	r1, r4
 8004778:	d008      	beq.n	800478c <memmove+0x28>
 800477a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800477e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004782:	e7f8      	b.n	8004776 <memmove+0x12>
 8004784:	4402      	add	r2, r0
 8004786:	4601      	mov	r1, r0
 8004788:	428a      	cmp	r2, r1
 800478a:	d100      	bne.n	800478e <memmove+0x2a>
 800478c:	bd10      	pop	{r4, pc}
 800478e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004792:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004796:	e7f7      	b.n	8004788 <memmove+0x24>

08004798 <_free_r>:
 8004798:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800479a:	2900      	cmp	r1, #0
 800479c:	d044      	beq.n	8004828 <_free_r+0x90>
 800479e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047a2:	9001      	str	r0, [sp, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f1a1 0404 	sub.w	r4, r1, #4
 80047aa:	bfb8      	it	lt
 80047ac:	18e4      	addlt	r4, r4, r3
 80047ae:	f000 f913 	bl	80049d8 <__malloc_lock>
 80047b2:	4a1e      	ldr	r2, [pc, #120]	; (800482c <_free_r+0x94>)
 80047b4:	9801      	ldr	r0, [sp, #4]
 80047b6:	6813      	ldr	r3, [r2, #0]
 80047b8:	b933      	cbnz	r3, 80047c8 <_free_r+0x30>
 80047ba:	6063      	str	r3, [r4, #4]
 80047bc:	6014      	str	r4, [r2, #0]
 80047be:	b003      	add	sp, #12
 80047c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047c4:	f000 b90e 	b.w	80049e4 <__malloc_unlock>
 80047c8:	42a3      	cmp	r3, r4
 80047ca:	d908      	bls.n	80047de <_free_r+0x46>
 80047cc:	6825      	ldr	r5, [r4, #0]
 80047ce:	1961      	adds	r1, r4, r5
 80047d0:	428b      	cmp	r3, r1
 80047d2:	bf01      	itttt	eq
 80047d4:	6819      	ldreq	r1, [r3, #0]
 80047d6:	685b      	ldreq	r3, [r3, #4]
 80047d8:	1949      	addeq	r1, r1, r5
 80047da:	6021      	streq	r1, [r4, #0]
 80047dc:	e7ed      	b.n	80047ba <_free_r+0x22>
 80047de:	461a      	mov	r2, r3
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	b10b      	cbz	r3, 80047e8 <_free_r+0x50>
 80047e4:	42a3      	cmp	r3, r4
 80047e6:	d9fa      	bls.n	80047de <_free_r+0x46>
 80047e8:	6811      	ldr	r1, [r2, #0]
 80047ea:	1855      	adds	r5, r2, r1
 80047ec:	42a5      	cmp	r5, r4
 80047ee:	d10b      	bne.n	8004808 <_free_r+0x70>
 80047f0:	6824      	ldr	r4, [r4, #0]
 80047f2:	4421      	add	r1, r4
 80047f4:	1854      	adds	r4, r2, r1
 80047f6:	42a3      	cmp	r3, r4
 80047f8:	6011      	str	r1, [r2, #0]
 80047fa:	d1e0      	bne.n	80047be <_free_r+0x26>
 80047fc:	681c      	ldr	r4, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	6053      	str	r3, [r2, #4]
 8004802:	4421      	add	r1, r4
 8004804:	6011      	str	r1, [r2, #0]
 8004806:	e7da      	b.n	80047be <_free_r+0x26>
 8004808:	d902      	bls.n	8004810 <_free_r+0x78>
 800480a:	230c      	movs	r3, #12
 800480c:	6003      	str	r3, [r0, #0]
 800480e:	e7d6      	b.n	80047be <_free_r+0x26>
 8004810:	6825      	ldr	r5, [r4, #0]
 8004812:	1961      	adds	r1, r4, r5
 8004814:	428b      	cmp	r3, r1
 8004816:	bf04      	itt	eq
 8004818:	6819      	ldreq	r1, [r3, #0]
 800481a:	685b      	ldreq	r3, [r3, #4]
 800481c:	6063      	str	r3, [r4, #4]
 800481e:	bf04      	itt	eq
 8004820:	1949      	addeq	r1, r1, r5
 8004822:	6021      	streq	r1, [r4, #0]
 8004824:	6054      	str	r4, [r2, #4]
 8004826:	e7ca      	b.n	80047be <_free_r+0x26>
 8004828:	b003      	add	sp, #12
 800482a:	bd30      	pop	{r4, r5, pc}
 800482c:	20000174 	.word	0x20000174

08004830 <sbrk_aligned>:
 8004830:	b570      	push	{r4, r5, r6, lr}
 8004832:	4e0e      	ldr	r6, [pc, #56]	; (800486c <sbrk_aligned+0x3c>)
 8004834:	460c      	mov	r4, r1
 8004836:	6831      	ldr	r1, [r6, #0]
 8004838:	4605      	mov	r5, r0
 800483a:	b911      	cbnz	r1, 8004842 <sbrk_aligned+0x12>
 800483c:	f000 f8bc 	bl	80049b8 <_sbrk_r>
 8004840:	6030      	str	r0, [r6, #0]
 8004842:	4621      	mov	r1, r4
 8004844:	4628      	mov	r0, r5
 8004846:	f000 f8b7 	bl	80049b8 <_sbrk_r>
 800484a:	1c43      	adds	r3, r0, #1
 800484c:	d00a      	beq.n	8004864 <sbrk_aligned+0x34>
 800484e:	1cc4      	adds	r4, r0, #3
 8004850:	f024 0403 	bic.w	r4, r4, #3
 8004854:	42a0      	cmp	r0, r4
 8004856:	d007      	beq.n	8004868 <sbrk_aligned+0x38>
 8004858:	1a21      	subs	r1, r4, r0
 800485a:	4628      	mov	r0, r5
 800485c:	f000 f8ac 	bl	80049b8 <_sbrk_r>
 8004860:	3001      	adds	r0, #1
 8004862:	d101      	bne.n	8004868 <sbrk_aligned+0x38>
 8004864:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004868:	4620      	mov	r0, r4
 800486a:	bd70      	pop	{r4, r5, r6, pc}
 800486c:	20000178 	.word	0x20000178

08004870 <_malloc_r>:
 8004870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004874:	1ccd      	adds	r5, r1, #3
 8004876:	f025 0503 	bic.w	r5, r5, #3
 800487a:	3508      	adds	r5, #8
 800487c:	2d0c      	cmp	r5, #12
 800487e:	bf38      	it	cc
 8004880:	250c      	movcc	r5, #12
 8004882:	2d00      	cmp	r5, #0
 8004884:	4607      	mov	r7, r0
 8004886:	db01      	blt.n	800488c <_malloc_r+0x1c>
 8004888:	42a9      	cmp	r1, r5
 800488a:	d905      	bls.n	8004898 <_malloc_r+0x28>
 800488c:	230c      	movs	r3, #12
 800488e:	603b      	str	r3, [r7, #0]
 8004890:	2600      	movs	r6, #0
 8004892:	4630      	mov	r0, r6
 8004894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004898:	4e2e      	ldr	r6, [pc, #184]	; (8004954 <_malloc_r+0xe4>)
 800489a:	f000 f89d 	bl	80049d8 <__malloc_lock>
 800489e:	6833      	ldr	r3, [r6, #0]
 80048a0:	461c      	mov	r4, r3
 80048a2:	bb34      	cbnz	r4, 80048f2 <_malloc_r+0x82>
 80048a4:	4629      	mov	r1, r5
 80048a6:	4638      	mov	r0, r7
 80048a8:	f7ff ffc2 	bl	8004830 <sbrk_aligned>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	4604      	mov	r4, r0
 80048b0:	d14d      	bne.n	800494e <_malloc_r+0xde>
 80048b2:	6834      	ldr	r4, [r6, #0]
 80048b4:	4626      	mov	r6, r4
 80048b6:	2e00      	cmp	r6, #0
 80048b8:	d140      	bne.n	800493c <_malloc_r+0xcc>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	4631      	mov	r1, r6
 80048be:	4638      	mov	r0, r7
 80048c0:	eb04 0803 	add.w	r8, r4, r3
 80048c4:	f000 f878 	bl	80049b8 <_sbrk_r>
 80048c8:	4580      	cmp	r8, r0
 80048ca:	d13a      	bne.n	8004942 <_malloc_r+0xd2>
 80048cc:	6821      	ldr	r1, [r4, #0]
 80048ce:	3503      	adds	r5, #3
 80048d0:	1a6d      	subs	r5, r5, r1
 80048d2:	f025 0503 	bic.w	r5, r5, #3
 80048d6:	3508      	adds	r5, #8
 80048d8:	2d0c      	cmp	r5, #12
 80048da:	bf38      	it	cc
 80048dc:	250c      	movcc	r5, #12
 80048de:	4629      	mov	r1, r5
 80048e0:	4638      	mov	r0, r7
 80048e2:	f7ff ffa5 	bl	8004830 <sbrk_aligned>
 80048e6:	3001      	adds	r0, #1
 80048e8:	d02b      	beq.n	8004942 <_malloc_r+0xd2>
 80048ea:	6823      	ldr	r3, [r4, #0]
 80048ec:	442b      	add	r3, r5
 80048ee:	6023      	str	r3, [r4, #0]
 80048f0:	e00e      	b.n	8004910 <_malloc_r+0xa0>
 80048f2:	6822      	ldr	r2, [r4, #0]
 80048f4:	1b52      	subs	r2, r2, r5
 80048f6:	d41e      	bmi.n	8004936 <_malloc_r+0xc6>
 80048f8:	2a0b      	cmp	r2, #11
 80048fa:	d916      	bls.n	800492a <_malloc_r+0xba>
 80048fc:	1961      	adds	r1, r4, r5
 80048fe:	42a3      	cmp	r3, r4
 8004900:	6025      	str	r5, [r4, #0]
 8004902:	bf18      	it	ne
 8004904:	6059      	strne	r1, [r3, #4]
 8004906:	6863      	ldr	r3, [r4, #4]
 8004908:	bf08      	it	eq
 800490a:	6031      	streq	r1, [r6, #0]
 800490c:	5162      	str	r2, [r4, r5]
 800490e:	604b      	str	r3, [r1, #4]
 8004910:	4638      	mov	r0, r7
 8004912:	f104 060b 	add.w	r6, r4, #11
 8004916:	f000 f865 	bl	80049e4 <__malloc_unlock>
 800491a:	f026 0607 	bic.w	r6, r6, #7
 800491e:	1d23      	adds	r3, r4, #4
 8004920:	1af2      	subs	r2, r6, r3
 8004922:	d0b6      	beq.n	8004892 <_malloc_r+0x22>
 8004924:	1b9b      	subs	r3, r3, r6
 8004926:	50a3      	str	r3, [r4, r2]
 8004928:	e7b3      	b.n	8004892 <_malloc_r+0x22>
 800492a:	6862      	ldr	r2, [r4, #4]
 800492c:	42a3      	cmp	r3, r4
 800492e:	bf0c      	ite	eq
 8004930:	6032      	streq	r2, [r6, #0]
 8004932:	605a      	strne	r2, [r3, #4]
 8004934:	e7ec      	b.n	8004910 <_malloc_r+0xa0>
 8004936:	4623      	mov	r3, r4
 8004938:	6864      	ldr	r4, [r4, #4]
 800493a:	e7b2      	b.n	80048a2 <_malloc_r+0x32>
 800493c:	4634      	mov	r4, r6
 800493e:	6876      	ldr	r6, [r6, #4]
 8004940:	e7b9      	b.n	80048b6 <_malloc_r+0x46>
 8004942:	230c      	movs	r3, #12
 8004944:	603b      	str	r3, [r7, #0]
 8004946:	4638      	mov	r0, r7
 8004948:	f000 f84c 	bl	80049e4 <__malloc_unlock>
 800494c:	e7a1      	b.n	8004892 <_malloc_r+0x22>
 800494e:	6025      	str	r5, [r4, #0]
 8004950:	e7de      	b.n	8004910 <_malloc_r+0xa0>
 8004952:	bf00      	nop
 8004954:	20000174 	.word	0x20000174

08004958 <_realloc_r>:
 8004958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800495c:	4680      	mov	r8, r0
 800495e:	4614      	mov	r4, r2
 8004960:	460e      	mov	r6, r1
 8004962:	b921      	cbnz	r1, 800496e <_realloc_r+0x16>
 8004964:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004968:	4611      	mov	r1, r2
 800496a:	f7ff bf81 	b.w	8004870 <_malloc_r>
 800496e:	b92a      	cbnz	r2, 800497c <_realloc_r+0x24>
 8004970:	f7ff ff12 	bl	8004798 <_free_r>
 8004974:	4625      	mov	r5, r4
 8004976:	4628      	mov	r0, r5
 8004978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800497c:	f000 f838 	bl	80049f0 <_malloc_usable_size_r>
 8004980:	4284      	cmp	r4, r0
 8004982:	4607      	mov	r7, r0
 8004984:	d802      	bhi.n	800498c <_realloc_r+0x34>
 8004986:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800498a:	d812      	bhi.n	80049b2 <_realloc_r+0x5a>
 800498c:	4621      	mov	r1, r4
 800498e:	4640      	mov	r0, r8
 8004990:	f7ff ff6e 	bl	8004870 <_malloc_r>
 8004994:	4605      	mov	r5, r0
 8004996:	2800      	cmp	r0, #0
 8004998:	d0ed      	beq.n	8004976 <_realloc_r+0x1e>
 800499a:	42bc      	cmp	r4, r7
 800499c:	4622      	mov	r2, r4
 800499e:	4631      	mov	r1, r6
 80049a0:	bf28      	it	cs
 80049a2:	463a      	movcs	r2, r7
 80049a4:	f7ff fed0 	bl	8004748 <memcpy>
 80049a8:	4631      	mov	r1, r6
 80049aa:	4640      	mov	r0, r8
 80049ac:	f7ff fef4 	bl	8004798 <_free_r>
 80049b0:	e7e1      	b.n	8004976 <_realloc_r+0x1e>
 80049b2:	4635      	mov	r5, r6
 80049b4:	e7df      	b.n	8004976 <_realloc_r+0x1e>
	...

080049b8 <_sbrk_r>:
 80049b8:	b538      	push	{r3, r4, r5, lr}
 80049ba:	4d06      	ldr	r5, [pc, #24]	; (80049d4 <_sbrk_r+0x1c>)
 80049bc:	2300      	movs	r3, #0
 80049be:	4604      	mov	r4, r0
 80049c0:	4608      	mov	r0, r1
 80049c2:	602b      	str	r3, [r5, #0]
 80049c4:	f7fc fd4a 	bl	800145c <_sbrk>
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	d102      	bne.n	80049d2 <_sbrk_r+0x1a>
 80049cc:	682b      	ldr	r3, [r5, #0]
 80049ce:	b103      	cbz	r3, 80049d2 <_sbrk_r+0x1a>
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	bd38      	pop	{r3, r4, r5, pc}
 80049d4:	2000017c 	.word	0x2000017c

080049d8 <__malloc_lock>:
 80049d8:	4801      	ldr	r0, [pc, #4]	; (80049e0 <__malloc_lock+0x8>)
 80049da:	f000 b811 	b.w	8004a00 <__retarget_lock_acquire_recursive>
 80049de:	bf00      	nop
 80049e0:	20000180 	.word	0x20000180

080049e4 <__malloc_unlock>:
 80049e4:	4801      	ldr	r0, [pc, #4]	; (80049ec <__malloc_unlock+0x8>)
 80049e6:	f000 b80c 	b.w	8004a02 <__retarget_lock_release_recursive>
 80049ea:	bf00      	nop
 80049ec:	20000180 	.word	0x20000180

080049f0 <_malloc_usable_size_r>:
 80049f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049f4:	1f18      	subs	r0, r3, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	bfbc      	itt	lt
 80049fa:	580b      	ldrlt	r3, [r1, r0]
 80049fc:	18c0      	addlt	r0, r0, r3
 80049fe:	4770      	bx	lr

08004a00 <__retarget_lock_acquire_recursive>:
 8004a00:	4770      	bx	lr

08004a02 <__retarget_lock_release_recursive>:
 8004a02:	4770      	bx	lr

08004a04 <_init>:
 8004a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a06:	bf00      	nop
 8004a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0a:	bc08      	pop	{r3}
 8004a0c:	469e      	mov	lr, r3
 8004a0e:	4770      	bx	lr

08004a10 <_fini>:
 8004a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a12:	bf00      	nop
 8004a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a16:	bc08      	pop	{r3}
 8004a18:	469e      	mov	lr, r3
 8004a1a:	4770      	bx	lr
