// Seed: 3280661528
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1 = id_2[-1];
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wand id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  wire id_9;
  or primCall (id_1, id_2, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
  wire id_10;
endmodule
module module_2;
  id_1(
      .id_0(id_2 - id_2), .id_1(1), .id_2(id_3), .id_3(""), .id_4(id_2), .id_5(-1 && id_2)
  );
  logic [7:0] id_4, id_5;
  wire id_6;
  assign id_4[-1] = 1'b0;
  wire id_7;
  wire id_8;
endmodule
