Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M4oM2uM5/W0.14_W0.14/S0.21_S0.21_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 12708
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 12708
Number of links to be computed: 28170
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 10 
GMRES Iterations: 11 
GMRES Iterations: 13 
GMRES Iterations: 13 
GMRES Iterations: 13 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -2.3582e-14 1.17397e-14 -2.55466e-16 -3.59423e-18 -2.71388e-16 
g2_wire_M5_w5  2.94505e-14 -1.27621e-14 7.81245e-17 9.44011e-18 8.9987e-17 
g3_wire_M4_w1  -1.43504e-15 1.12777e-15 5.25228e-16 -4.87848e-16 8.81628e-17 
g4_wire_M4_w2  2.47983e-15 -1.66191e-15 -4.50262e-16 9.54512e-16 -4.56031e-16 
g5_wire_M4_w3  -2.59974e-15 1.06211e-15 5.25076e-17 -4.77322e-16 4.98397e-16 


Solve statistics:
Number of input panels: 178 of which 54 conductors and 124 dielectric
Number of input panels to solver engine: 12708
Number of panels after refinement: 12708
Number of potential estimates: 27916
Number of links: 40878 (uncompressed 161493264, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0256191
Time for reading input file: 0.002109s
Time for building super hierarchy: 0.002142s
Time for discretization: 0.002572s
Time for building potential matrix: 0.050049s
Time for precond calculation: 0.000450s
Time for gmres solving: 0.123170s
Memory allocated for panel hierarchy: 5085108 bytes
Memory allocated for links structure: 1073843504 bytes
Memory allocated for conductor list: 265680 bytes
Memory allocated for Gmres: 2692248 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.180839s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056529 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13260, Links # 50820)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13856, Links # 75008)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.0090466
***************************************
Computing the links.. 
Number of panels after refinement: 15117
Number of links to be computed: 117502
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 95 
GMRES Iterations: 98 
GMRES Iterations: 95 
GMRES Iterations: 99 
GMRES Iterations: 77 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  4.29616e-15 -7.46034e-16 -2.76654e-17 8.61614e-17 -1.28779e-17 
g2_wire_M5_w5  -3.34006e-15 1.42088e-15 -1.3252e-16 6.5039e-17 -1.895e-16 
g3_wire_M4_w1  -2.4616e-17 5.66192e-18 5.53548e-16 -4.60936e-16 1.25619e-16 
g4_wire_M4_w2  2.51357e-16 7.56261e-17 -5.01571e-16 8.97413e-16 -5.64289e-16 
g5_wire_M4_w3  4.51725e-17 1.28314e-17 1.11281e-16 -5.26231e-16 6.37262e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 7.9883

Solve statistics:
Number of input panels: 178 of which 54 conductors and 124 dielectric
Number of input panels to solver engine: 12708
Number of panels after refinement: 15117
Number of potential estimates: 117114
Number of links: 132619 (uncompressed 228523689, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00904487
Time for reading input file: 0.001328s
Time for building super hierarchy: 0.001368s
Time for discretization: 0.019153s
Time for building potential matrix: 0.230257s
Time for precond calculation: 0.000507s
Time for gmres solving: 1.642741s
Memory allocated for panel hierarchy: 6051117 bytes
Memory allocated for links structure: 1073862776 bytes
Memory allocated for conductor list: 265680 bytes
Memory allocated for Gmres: 13634064 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.928521s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1068177 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00639569
***************************************
Computing the links.. 
Number of panels after refinement: 16798
Number of links to be computed: 209932
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small 