/dts-v1/;

/ {
	compatible = "xlnx,zynq-7000";
	#address-cells = <0x1>;
	#size-cells = <0x1>;

	ambda: amba {
		compatible = "simple-bus";
		ranges;
		interrupt-parent = <0x4>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0xc>;
		u-boot,dm-pre-reloc;

		dmac_s: dmac@f8003000 {
			#dma-cells = <0x1>;
			compatible = "arm,pl330", "arm,primecell";
			clocks = <0x1 0x1b>;
			clock-names = "apb_pclk";
			#dma-requests = <0x4>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0xd 0x4 0x0 0xe 0x4 0x0 0xf 0x4 0x0 0x10 0x4 0x0 0x11 0x4 0x0 0x28 0x4 0x0 0x29 0x4 0x0 0x2a 0x4 0x0 0x2b 0x4>;
			phandle = <0x24>;
			reg = <0xf8003000 0x1000>;
			#dma-channels = <0x8>;
			interrupt-names = "abort", "dma0", "dma1", "dma2", "dma3", "dma4", "dma5", "dma6", "dma7";
		};

		gpio0: gpio@e000a000 {
			compatible = "xlnx,zynq-gpio-1.0";
			clocks = <0x1 0x2a>;
			gpio-mask-low = <0x5600>;
			gpio-controller;
			gpio-mask-high = <0x0>;
			#interrupt-cells = <0x2>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x14 0x4>;
			phandle = <0x5>;
			reg = <0xe000a000 0x1000>;
			#gpio-cells = <0x2>;
			emio-gpio-width = <0x40>;
			interrupt-controller;
		};

		L2: cache-controller@f8f02000 {
			compatible = "arm,pl310-cache";
			cache-level = <0x2>;
			cache-unified;
			arm,data-latency = <0x3 0x2 0x2>;
			interrupts = <0x0 0x2 0x4>;
			phandle = <0x12>;
			reg = <0xf8f02000 0x1000>;
			arm,tag-latency = <0x2 0x2 0x2>;
		};

		i2c1: i2c@e0005000 {
			compatible = "cdns,i2c-r1p10";
			clocks = <0x1 0x27>;
			status = "okay";
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x30 0x4>;
			#size-cells = <0x0>;
			phandle = <0x11>;
			reg = <0xe0005000 0x1000>;
		};

		sdhci1: mmc@e0101000 {
			compatible = "arasan,sdhci-8.9a";
			clocks = <0x1 0x16 0x1 0x21>;
			clock-names = "clk_xin", "clk_ahb";
			status = "disabled";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x2f 0x4>;
			phandle = <0x21>;
			reg = <0xe0101000 0x1000>;
		};

		devcfg: devcfg@f8007000 {
			compatible = "xlnx,zynq-devcfg-1.0";
			clocks = <0x1 0xc 0x1 0xf 0x1 0x10 0x1 0x11 0x1 0x12>;
			clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x8 0x4>;
			phandle = <0x3>;
			reg = <0xf8007000 0x100>;
			syscon = <0x7>;
		};

		slcr: slcr@f8000000 {
			compatible = "xlnx,zynq-slcr", "syscon", "simple-mfd";
			ranges;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x7>;
			u-boot,dm-pre-reloc;
			reg = <0xf8000000 0x1000>;

			rstc: rstc@200 {
				compatible = "xlnx,zynq-reset";
				#reset-cells = <0x1>;
				phandle = <0x22>;
				reg = <0x200 0x48>;
				syscon = <0x7>;
			};

			pinctrl0: pinctrl@700 {
				compatible = "xlnx,pinctrl-zynq";
				phandle = <0x23>;
				reg = <0x700 0x200>;
				syscon = <0x7>;
			};

			clkc: clkc@100 {
				compatible = "xlnx,ps7-clkc";
				ps-clk-frequency = <0x2faf080>;
				#clock-cells = <0x1>;
				phandle = <0x1>;
				u-boot,dm-pre-reloc;
				reg = <0x100 0x100>;
				clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", "cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "dci", "lqspi", "smc", "pcap", "gem0", "gem1", "fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1", "sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1", "dma", "usb0_aper", "usb1_aper", "gem0_aper", "gem1_aper", "sdio0_aper", "sdio1_aper", "spi0_aper", "spi1_aper", "can0_aper", "can1_aper", "i2c0_aper", "i2c1_aper", "uart0_aper", "uart1_aper", "gpio_aper", "lqspi_aper", "smc_aper", "swdt", "dbg_trc", "dbg_apb";
				fclk-enable = <0x0>;
			};
		};

		gem1: ethernet@e000c000 {
			compatible = "cdns,zynq-gem", "cdns,gem";
			clocks = <0x1 0x1f 0x1 0x1f 0x1 0xe>;
			clock-names = "pclk", "hclk", "tx_clk";
			status = "disabled";
			#address-cells = <0x1>;
			interrupts = <0x0 0x2d 0x4>;
			#size-cells = <0x0>;
			phandle = <0x1f>;
			reg = <0xe000c000 0x1000>;
		};

		audio0: audio-codec-ctrl@43c00000 {
			compatible = "generic-uio";
			phandle = <0x2d>;
			reg = <0x43c00000 0x10000>;
		};

		usb1: usb@e0003000 {
			compatible = "xlnx,zynq-usb-2.20a", "chipidea,usb2";
			clocks = <0x1 0x1d>;
			status = "disabled";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x2c 0x4>;
			phandle = <0x2b>;
			reg = <0xe0003000 0x1000>;
			phy_type = "ulpi";
		};

		mc: memory-controller@f8006000 {
			compatible = "xlnx,zynq-ddrc-a05";
			phandle = <0x13>;
			reg = <0xf8006000 0x1000>;
		};

		ttc1: timer@f8002000 {
			compatible = "cdns,ttc";
			clocks = <0x1 0x6>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4>;
			phandle = <0x28>;
			reg = <0xf8002000 0x1000>;
		};

		uart1: serial@e0001000 {
			compatible = "xlnx,xuartps", "cdns,uart-r1p8";
			clocks = <0x1 0x18 0x1 0x29>;
			clock-names = "uart_clk", "pclk";
			status = "disabled";
			interrupts = <0x0 0x32 0x4>;
			phandle = <0x16>;
			reg = <0xe0001000 0x1000>;
		};

		qspi: spi@e000d000 {
			compatible = "xlnx,zynq-qspi-1.0";
			clocks = <0x1 0xa 0x1 0x2b>;
			clock-names = "ref_clk", "pclk";
			status = "okay";
			spi-rx-bus-width = <0x4>;
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x13 0x4>;
			#size-cells = <0x0>;
			phandle = <0x19>;
			is-dual = <0x0>;
			reg = <0xe000d000 0x1000>;
			num-cs = <0x1>;
			spi-tx-bus-width = <0x4>;

			flash0: flash@0 {
				compatible = "n25q512a", "micron,m25p80";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				phandle = <0x1a>;
				reg = <0x0>;
				spi-max-frequency = <0x2faf080>;

				partition@0x00520000 {
					label = "kernel";
					reg = <0x520000 0xa80000>;
				};

				partition@0x00000000 {
					label = "boot";
					reg = <0x0 0x500000>;
				};

				partition@0x00fa0000 {
					label = "spare";
					reg = <0xfa0000 0x0>;
				};

				partition@0x00500000 {
					label = "bootenv";
					reg = <0x500000 0x20000>;
				};
			};
		};

		can1: can@e0009000 {
			compatible = "xlnx,zynq-can-1.0";
			clocks = <0x1 0x14 0x1 0x25>;
			tx-fifo-depth = <0x40>;
			clock-names = "can_clk", "pclk";
			status = "disabled";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x33 0x4>;
			phandle = <0xf>;
			reg = <0xe0009000 0x1000>;
			rx-fifo-depth = <0x40>;
		};

		fabric@40000000 {
			compatible = "generic-uio";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x1d 0x4>;
			reg = <0x40000000 0x10000>;
		};

		i2c0: i2c@e0004000 {
			compatible = "cdns,i2c-r1p10";
			clocks = <0x1 0x26>;
			status = "okay";
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x19 0x4>;
			#size-cells = <0x0>;
			phandle = <0x10>;
			reg = <0xe0004000 0x1000>;
		};

		spi1: spi@e0007000 {
			compatible = "xlnx,zynq-spi-r1p6";
			clocks = <0x1 0x1a 0x1 0x23>;
			clock-names = "ref_clk", "pclk";
			status = "disabled";
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x31 0x4>;
			#size-cells = <0x0>;
			phandle = <0x18>;
			reg = <0xe0007000 0x1000>;
		};

		sdhci0: mmc@e0100000 {
			compatible = "arasan,sdhci-8.9a";
			clocks = <0x1 0x15 0x1 0x20>;
			xlnx,has-wp = <0x0>;
			clock-names = "clk_xin", "clk_ahb";
			status = "okay";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x18 0x4>;
			xlnx,has-cd = <0x1>;
			phandle = <0x20>;
			reg = <0xe0100000 0x1000>;
			xlnx,has-power = <0x0>;
		};

		ocmc: ocmc@f800c000 {
			compatible = "xlnx,zynq-ocmc-1.0";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x3 0x4>;
			phandle = <0x14>;
			reg = <0xf800c000 0x1000>;
		};

		scutimer: timer@f8f00600 {
			compatible = "arm,cortex-a9-twd-timer";
			clocks = <0x1 0x4>;
			interrupt-parent = <0x4>;
			interrupts = <0x1 0xd 0x301>;
			phandle = <0x29>;
			reg = <0xf8f00600 0x20>;
		};

		gem0: ethernet@e000b000 {
			xlnx,ptp-enet-clock = <0x6750918>;
			phy-handle = <0x6>;
			compatible = "cdns,zynq-gem", "cdns,gem";
			clocks = <0x1 0x1e 0x1 0x1e 0x1 0xd>;
			local-mac-address = [00 05 6b 01 03 53];
			clock-names = "pclk", "hclk", "tx_clk";
			status = "okay";
			#address-cells = <0x1>;
			interrupts = <0x0 0x16 0x4>;
			#size-cells = <0x0>;
			phandle = <0x1e>;
			reg = <0xe000b000 0x1000>;
			phy-mode = "rgmii-id";
			enet-reset = <0x5 0x9 0x0>;

			ethernet_phy: ethernet-phy@1 {
				phandle = <0x6>;
				reg = <0x1>;
			};
		};

		usb0: usb@e0002000 {
			usb-phy = <0x8>;
			compatible = "xlnx,zynq-usb-2.20a", "chipidea,usb2";
			clocks = <0x1 0x1c>;
			status = "okay";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x15 0x4>;
			phandle = <0x2a>;
			reg = <0xe0002000 0x1000>;
			usb-reset = <0x5 0x2e 0x0>;
			phy_type = "ulpi";
		};

		ttc0: timer@f8001000 {
			compatible = "cdns,ttc";
			clocks = <0x1 0x6>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0xa 0x4 0x0 0xb 0x4 0x0 0xc 0x4>;
			phandle = <0x27>;
			reg = <0xf8001000 0x1000>;
		};

		uart0: serial@e0000000 {
			port-number = <0x0>;
			compatible = "xlnx,xuartps", "cdns,uart-r1p8";
			clocks = <0x1 0x17 0x1 0x28>;
			device_type = "serial";
			cts-override;
			clock-names = "uart_clk", "pclk";
			status = "okay";
			interrupts = <0x0 0x1b 0x4>;
			phandle = <0x15>;
			reg = <0xe0000000 0x1000>;
		};

		efuse: efuse@f800d000 {
			compatible = "xlnx,zynq-efuse";
			phandle = <0x25>;
			reg = <0xf800d000 0x20>;
		};

		can0: can@e0008000 {
			compatible = "xlnx,zynq-can-1.0";
			clocks = <0x1 0x13 0x1 0x24>;
			tx-fifo-depth = <0x40>;
			clock-names = "can_clk", "pclk";
			status = "disabled";
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x1c 0x4>;
			phandle = <0xe>;
			reg = <0xe0008000 0x1000>;
			rx-fifo-depth = <0x40>;
		};

		adc: adc@f8007100 {
			compatible = "xlnx,zynq-xadc-1.00.a";
			clocks = <0x1 0xc>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x7 0x4>;
			phandle = <0xd>;
			reg = <0xf8007100 0x20>;
		};

		global_timer: timer@f8f00200 {
			compatible = "arm,cortex-a9-global-timer";
			clocks = <0x1 0x4>;
			interrupt-parent = <0x4>;
			interrupts = <0x1 0xb 0x301>;
			phandle = <0x26>;
			reg = <0xf8f00200 0x20>;
		};

		smcc: memory-controller@e000e000 {
			compatible = "arm,pl353-smc-r2p1", "arm,primecell";
			clocks = <0x1 0xb 0x1 0x2c>;
			clock-names = "memclk", "apb_pclk";
			ranges;
			status = "disabled";
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x12 0x4>;
			#size-cells = <0x1>;
			phandle = <0x1b>;
			reg = <0xe000e000 0x1000>;

			nand0: flash@e1000000 {
				compatible = "arm,pl353-nand-r2p1";
				status = "disabled";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				phandle = <0x1c>;
				reg = <0xe1000000 0x1000000>;
			};

			nor0: flash@e2000000 {
				compatible = "cfi-flash";
				status = "disabled";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				phandle = <0x1d>;
				reg = <0xe2000000 0x2000000>;
			};
		};

		watchdog0: watchdog@f8005000 {
			compatible = "cdns,wdt-r1p2";
			clocks = <0x1 0x2d>;
			interrupt-parent = <0x4>;
			interrupts = <0x0 0x9 0x1>;
			phandle = <0x2c>;
			reg = <0xf8005000 0x1000>;
			timeout-sec = <0xa>;
		};

		spi0: spi@e0006000 {
			compatible = "xlnx,zynq-spi-r1p6";
			clocks = <0x1 0x19 0x1 0x22>;
			clock-names = "ref_clk", "pclk";
			status = "disabled";
			interrupt-parent = <0x4>;
			#address-cells = <0x1>;
			interrupts = <0x0 0x1a 0x4>;
			#size-cells = <0x0>;
			phandle = <0x17>;
			reg = <0xe0006000 0x1000>;
		};

		intc: interrupt-controller@f8f01000 {
			compatible = "arm,cortex-a9-gic";
			num_cpus = <0x2>;
			num_interrupts = <0x60>;
			#interrupt-cells = <0x3>;
			phandle = <0x4>;
			reg = <0xf8f01000 0x1000 0xf8f00100 0x100>;
			interrupt-controller;
		};
	};

	fpga_full: fpga-full {
		compatible = "fpga-region";
		fpga-mgr = <0x3>;
		ranges;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0xb>;
	};

	pmu@f8891000 {
		compatible = "arm,cortex-a9-pmu";
		interrupt-parent = <0x4>;
		interrupts = <0x0 0x5 0x4 0x0 0x6 0x4>;
		reg = <0xf8891000 0x1000 0xf8893000 0x1000>;
	};

	aliases {
		spi0 = "/amba/spi@e000d000";
		ethernet0 = "/amba/ethernet@e000b000";
		serial0 = "/amba/serial@e0000000";
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs = "root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=1 uio_pdrv_genirq.of_id=\"generic-uio\" clk_ignore_unused";
		pynq_board = "Pynq-Z2";
	};

	xlnk {
		compatible = "xlnx,xlnk-1.0";
		clocks = <0x1 0xf 0x1 0x10 0x1 0x11 0x1 0x12>;
		clock-names = "xclk0", "xclk1", "xclk2", "xclk3";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	usb_phy0: phy0 {
		compatible = "ulpi-phy";
		drv-vbus;
		view-port = <0x170>;
		phandle = <0x8>;
		reg = <0xe0002000 0x1000>;
		#phy-cells = <0x0>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu1: cpu@1 {
			compatible = "arm,cortex-a9";
			clocks = <0x1 0x3>;
			device_type = "cpu";
			phandle = <0xa>;
			reg = <0x1>;
		};

		cpu0: cpu@0 {
			compatible = "arm,cortex-a9";
			clocks = <0x1 0x3>;
			device_type = "cpu";
			cpu0-supply = <0x2>;
			phandle = <0x9>;
			reg = <0x0>;
			operating-points = <0x9eb10 0xf4240 0x4f588 0xf4240>;
			clock-latency = <0x3e8>;
		};
	};

	regulator_vccpint: fixedregulator {
		compatible = "regulator-fixed";
		regulator-boot-on;
		phandle = <0x2>;
		regulator-min-microvolt = <0xf4240>;
		regulator-max-microvolt = <0xf4240>;
		regulator-always-on;
		regulator-name = "VCCPINT";
	};
};
