# Cache-memory

In this project cache memory is implemented on a pipeline processor. Here this cache memory works on modulous method and we can also calculate cache hit and cache miss through the perticular output bits given in cache component in the VHDL project.
