// Seed: 1977146985
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5
);
  always id_0 = -1;
  wire id_7;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output tri0 id_0
);
  wor id_2;
  final if (id_2 <= id_2) id_0 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
  always_latch id_3;
  wire id_4;
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output wand void id_3
);
  integer id_5, id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3
  );
endmodule
