<?xml version="1.0"?>
<dblpperson name="Haotian Zhu" pid="209/3089" n="4">
<person key="homepages/209/3089" mdate="2017-11-23">
<author pid="209/3089">Haotian Zhu</author>
</person>
<r><article key="journals/fgcs/LuZZZLX20" mdate="2021-02-09">
<author pid="203/0822">Jiawei Lu</author>
<author pid="78/6138">Huan Zhou</author>
<author pid="209/3089">Haotian Zhu</author>
<author pid="07/5704">Yuanming Zhang</author>
<author pid="a/QianhuiAltheaLiang">Qianhui Liang</author>
<author pid="11/2966-1">Gang Xiao 0001</author>
<title>DCEM: A data cell evolution model for service composition based on bigraph theory.</title>
<pages>330-347</pages>
<year>2020</year>
<volume>112</volume>
<journal>Future Gener. Comput. Syst.</journal>
<ee>https://doi.org/10.1016/j.future.2020.05.006</ee>
<url>db/journals/fgcs/fgcs112.html#LuZZZLX20</url>
</article>
</r>
<r><article key="journals/jcsc/NiHZZ20" mdate="2020-08-25">
<author pid="125/7586">Haiyan Ni</author>
<author orcid="0000-0002-6469-1061" pid="85/1917">Jianping Hu</author>
<author pid="268/9739">Xuqiang Zhang</author>
<author pid="209/3089">Haotian Zhu</author>
<title>The Optimizations of Dual-Threshold Independent-Gate FinFETs and Low-Power Circuit Designs.</title>
<pages>2050114:1-2050114:28</pages>
<year>2020</year>
<volume>29</volume>
<journal>J. Circuits Syst. Comput.</journal>
<number>7</number>
<ee>https://doi.org/10.1142/S0218126620501145</ee>
<url>db/journals/jcsc/jcsc29.html#NiHZZ20</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2011-13231" mdate="2020-12-01">
<author pid="209/3089">Haotian Zhu</author>
<author pid="276/5442">Denise Mak</author>
<author pid="279/6650">Jesse Gioannini</author>
<author pid="79/1081">Fei Xia</author>
<title>NLPStatTest: A Toolkit for Comparing NLP System Performance.</title>
<year>2020</year>
<volume>abs/2011.13231</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2011.13231</ee>
<url>db/journals/corr/corr2011.html#abs-2011-13231</url>
</article>
</r>
<r><inproceedings key="conf/patmos/ZhuHYXY17" mdate="2017-11-23">
<author pid="209/3089">Haotian Zhu</author>
<author pid="85/1917">Jianping Hu</author>
<author pid="07/1563">Huishan Yang</author>
<author pid="189/9945">Yang Xiong</author>
<author pid="209/3084">Tingfeng Yang</author>
<title>A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs.</title>
<pages>1-6</pages>
<year>2017</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1109/PATMOS.2017.8106953</ee>
<crossref>conf/patmos/2017</crossref>
<url>db/conf/patmos/patmos2017.html#ZhuHYXY17</url>
</inproceedings>
</r>
<coauthors n="14" nc="3">
<co c="2"><na f="g/Gioannini:Jesse" pid="279/6650">Jesse Gioannini</na></co>
<co c="0"><na f="h/Hu:Jianping" pid="85/1917">Jianping Hu</na></co>
<co c="1" n="2"><na f="l/Liang:Qianhui_Althea" pid="a/QianhuiAltheaLiang">Qianhui Althea Liang</na><na>Qianhui Liang</na></co>
<co c="1"><na f="l/Lu:Jiawei" pid="203/0822">Jiawei Lu</na></co>
<co c="2"><na f="m/Mak:Denise" pid="276/5442">Denise Mak</na></co>
<co c="0"><na f="n/Ni:Haiyan" pid="125/7586">Haiyan Ni</na></co>
<co c="2"><na f="x/Xia:Fei" pid="79/1081">Fei Xia</na></co>
<co c="1"><na f="x/Xiao_0001:Gang" pid="11/2966-1">Gang Xiao 0001</na></co>
<co c="0"><na f="x/Xiong:Yang" pid="189/9945">Yang Xiong</na></co>
<co c="0"><na f="y/Yang:Huishan" pid="07/1563">Huishan Yang</na></co>
<co c="0"><na f="y/Yang:Tingfeng" pid="209/3084">Tingfeng Yang</na></co>
<co c="0"><na f="z/Zhang:Xuqiang" pid="268/9739">Xuqiang Zhang</na></co>
<co c="1"><na f="z/Zhang:Yuanming" pid="07/5704">Yuanming Zhang</na></co>
<co c="1"><na f="z/Zhou:Huan" pid="78/6138">Huan Zhou</na></co>
</coauthors>
</dblpperson>

