#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Feb 10 17:29:01 2017
# Process ID: 6380
# Current directory: C:/Users/saina/Fifobuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7268 C:\Users\saina\Fifobuffer\Fifobuffer.xpr
# Log file: C:/Users/saina/Fifobuffer/vivado.log
# Journal file: C:/Users/saina/Fifobuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saina/Fifobuffer/Fifobuffer.xpr
launch_simulation
source Fifo_tb.tcl
close_sim
launch_simulation
source Fifo_tb.tcl
close_sim
launch_simulation
source Fifo_tb.tcl
close_sim
launch_simulation
source Fifo_tb.tcl
close_sim
launch_simulation
source Fifo_tb.tcl
create_project Registers C:/Users/saina/Registers -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
file mkdir C:/Users/saina/Registers/Registers.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v w ]
add_files C:/Users/saina/Registers/Registers.srcs/sources_1/new/Reg.v
file mkdir C:/Users/saina/Registers/Registers.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v w ]
add_files -fileset sim_1 C:/Users/saina/Registers/Registers.srcs/sim_1/new/reg_tb.v
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source reg_tb.tcl
current_project Fifobuffer
current_sim simulation_5
close_sim
launch_simulation
source Fifo_tb.tcl
close_sim
current_project Registers
close_sim
launch_simulation
source reg_tb.tcl
close_sim
close_project
create_project Fifo_test C:/Users/saina/Fifo_test -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
file mkdir C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new
close [ open C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v w ]
add_files C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v
file mkdir C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v w ]
add_files -fileset sim_1 C:/Users/saina/Fifo_test/Fifo_test.srcs/sim_1/new/Fifo_test_tb.v
update_compile_order -fileset sim_1
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
add_bp {C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v} 100
remove_bps -file {C:/Users/saina/Fifo_test/Fifo_test.srcs/sources_1/new/Fifo_test.v} -line 100
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
close_sim
launch_simulation
source Fifo_test_tb.tcl
