ncverilog(64): 15.20-s081: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s081: Started on Nov 26, 2020 at 09:46:32 IST
ncverilog
	+access+rw
	mux_tb.v
	mux.v
file: mux_tb.v
	module worklib.main:v
		errors: 0, warnings: 0
file: mux.v
	module worklib.mux1:v
		errors: 0, warnings: 0
	module worklib.mux2:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.main:v <0x5d8a85bb>
			streams:   5, words:  9486
		worklib.mux1:v <0x443c39b6>
			streams:   0, words:     0
		worklib.mux2:v <0x05f74ad8>
			streams:   1, words:   312
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             3       3
		Registers:           4       4
		Scalar wires:        8       -
		Always blocks:       1       1
		Initial blocks:      1       1
		Cont. assignments:   0       1
		Pseudo assignments:  3       3
	Writing initial simulation snapshot: worklib.main:v
Loading snapshot worklib.main:v .................... Done
ncsim> source /eda_disk/cadence/tools/INCISIV/152/tools/inca/files/ncsimrc
ncsim> run
time=                   0: a 0, b 0, select 0, mux1 0, mux2 0

time=                   5: a 0, b 0, select 1, mux1 0, mux2 0

time=                  10: a 0, b 1, select 0, mux1 0, mux2 0

time=                  15: a 0, b 1, select 1, mux1 1, mux2 1

time=                  20: a 1, b 0, select 0, mux1 1, mux2 1

time=                  25: a 1, b 0, select 1, mux1 0, mux2 0

time=                  30: a 1, b 1, select 0, mux1 1, mux2 1

time=                  35: a 1, b 1, select 1, mux1 1, mux2 1

Simulation complete via $finish(1) at time 40 NS + 0
./mux_tb.v:28 	$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s081: Exiting on Nov 26, 2020 at 09:46:34 IST  (total: 00:00:02)
