// Seed: 1688004483
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply0 id_1;
  assign module_1.id_3 = 0;
  assign module_2.id_1 = 0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 _id_3,
    input supply1 id_4
    , id_8,
    output supply0 id_5,
    input supply0 id_6
);
  assign id_8 = id_3;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire [1 'b0 ==  id_3 : 1] id_9;
  xor primCall (id_5, id_0, id_4, id_8);
endmodule
module module_2 #(
    parameter id_1 = 32'd36
) (
    output tri   id_0,
    input  uwire _id_1
);
  wire [id_1  ==  id_1 : id_1] id_3;
  wire id_4, id_5;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
