<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
Package thermal spec power: STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4297
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   856.99 --||-- Mem Ch  0: Reads (MB/s):  4612.82 --|
|--            Writes(MB/s):   868.64 --||--            Writes(MB/s):  3980.67 --|
|-- Mem Ch  1: Reads (MB/s):   869.41 --||-- Mem Ch  1: Reads (MB/s):  4618.50 --|
|--            Writes(MB/s):   867.70 --||--            Writes(MB/s):  3987.59 --|
|-- Mem Ch  2: Reads (MB/s):   848.12 --||-- Mem Ch  2: Reads (MB/s):  4646.12 --|
|--            Writes(MB/s):   862.61 --||--            Writes(MB/s):  3981.87 --|
|-- Mem Ch  3: Reads (MB/s):   853.71 --||-- Mem Ch  3: Reads (MB/s):  4643.88 --|
|--            Writes(MB/s):   867.80 --||--            Writes(MB/s):  3985.00 --|
|-- NODE 0 Mem Read (MB/s) :  3428.23 --||-- NODE 1 Mem Read (MB/s) : 18521.32 --|
|-- NODE 0 Mem Write(MB/s) :  3466.75 --||-- NODE 1 Mem Write(MB/s) : 15935.13 --|
|-- NODE 0 P. Write (T/s):     128935 --||-- NODE 1 P. Write (T/s):     179920 --|
|-- NODE 0 Memory (MB/s):     6894.98 --||-- NODE 1 Memory (MB/s):    34456.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21949.54                --|
            |--                System Write Throughput(MB/s):      19401.88                --|
            |--               System Memory Throughput(MB/s):      41351.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 436c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        60      25 M   253 M    672 K     0    1061 K
 1     399 K       988 K    24 M   227 M    220 M     0     474 K
-----------------------------------------------------------------------
 *     197 M       988 K    49 M   480 M    220 M     0    1535 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.54        Core1: 13.53        
Core2: 20.07        Core3: 31.67        
Core4: 14.52        Core5: 13.63        
Core6: 33.55        Core7: 14.39        
Core8: 13.41        Core9: 34.77        
Core10: 37.77        Core11: 14.09        
Core12: 13.86        Core13: 25.65        
Core14: 46.68        Core15: 26.11        
Core16: 26.70        Core17: 35.50        
Core18: 44.32        Core19: 23.99        
Core20: 34.63        Core21: 33.24        
Core22: 37.64        Core23: 28.88        
Core24: 22.91        Core25: 26.14        
Core26: 39.04        Core27: 24.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 21.29
DDR read Latency(ns)
Socket0: 3453.75
Socket1: 576.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.55        Core1: 12.69        
Core2: 19.84        Core3: 32.45        
Core4: 14.54        Core5: 13.78        
Core6: 32.68        Core7: 14.21        
Core8: 13.41        Core9: 25.58        
Core10: 35.08        Core11: 14.01        
Core12: 14.02        Core13: 24.56        
Core14: 46.60        Core15: 25.32        
Core16: 26.79        Core17: 35.20        
Core18: 33.64        Core19: 22.76        
Core20: 35.07        Core21: 30.06        
Core22: 40.99        Core23: 28.62        
Core24: 22.77        Core25: 29.50        
Core26: 38.95        Core27: 25.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 20.93
DDR read Latency(ns)
Socket0: 3407.24
Socket1: 584.63
irq_total: 367337.191850586
cpu_total: 26.87
cpu_0: 44.75
cpu_1: 43.28
cpu_2: 14.69
cpu_3: 2.19
cpu_4: 37.63
cpu_5: 35.84
cpu_6: 1.60
cpu_7: 35.77
cpu_8: 50.93
cpu_9: 1.20
cpu_10: 0.93
cpu_11: 37.97
cpu_12: 43.09
cpu_13: 7.11
cpu_14: 45.28
cpu_15: 28.12
cpu_16: 0.53
cpu_17: 6.65
cpu_18: 63.30
cpu_19: 32.78
cpu_20: 6.85
cpu_21: 31.98
cpu_22: 52.86
cpu_23: 2.39
cpu_24: 15.62
cpu_25: 48.07
cpu_26: 44.88
cpu_27: 16.29
enp130s0f0_tx_packets_phy: 99302
enp130s0f1_tx_packets_phy: 111903
enp4s0f0_tx_packets_phy: 662801
enp4s0f1_tx_packets_phy: 711347
Total_tx_packets_phy: 1585353
enp130s0f0_rx_packets_phy: 804932
enp130s0f1_rx_packets_phy: 748091
enp4s0f0_rx_packets_phy: 52935
enp4s0f1_rx_packets_phy: 17721
Total_rx_packets_phy: 1623679
enp130s0f0_rx_packets: 804930
enp130s0f1_rx_packets: 748086
enp4s0f0_rx_packets: 52920
enp4s0f1_rx_packets: 17720
Total_rx_packets: 1623656
enp130s0f0_rx_bytes_phy: 7258828708
enp130s0f1_rx_bytes_phy: 6746066565
enp4s0f0_rx_bytes_phy: 3705389
enp4s0f1_rx_bytes_phy: 1240521
Total_rx_bytes_phy: 14009841183
enp130s0f0_rx_bytes: 7210853931
enp130s0f1_rx_bytes: 6701800339
enp4s0f0_rx_bytes: 3492767
enp4s0f1_rx_bytes: 1169559
Total_rx_bytes: 13917316596
enp130s0f0_tx_bytes_phy: 6550242
enp130s0f1_tx_bytes_phy: 7488241
enp4s0f0_tx_bytes_phy: 5977140090
enp4s0f1_tx_bytes_phy: 6414894001
Total_tx_bytes_phy: 12406072574
enp130s0f0_tx_packets: 32477
enp130s0f1_tx_packets: 54398
enp4s0f0_tx_packets: 662796
enp4s0f1_tx_packets: 711341
Total_tx_packets: 1461012
enp130s0f0_tx_bytes: 2143519
enp130s0f1_tx_bytes: 3590294
enp4s0f0_tx_bytes: 5974449805
enp4s0f1_tx_bytes: 6411994289
Total_tx_bytes: 12392177907


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 12.50        
Core2: 19.70        Core3: 30.07        
Core4: 14.56        Core5: 13.36        
Core6: 29.56        Core7: 14.27        
Core8: 13.36        Core9: 24.60        
Core10: 31.44        Core11: 13.97        
Core12: 14.05        Core13: 23.88        
Core14: 46.43        Core15: 24.61        
Core16: 29.51        Core17: 34.21        
Core18: 31.75        Core19: 21.21        
Core20: 34.97        Core21: 27.53        
Core22: 44.53        Core23: 28.74        
Core24: 22.21        Core25: 25.79        
Core26: 38.97        Core27: 25.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.68
Socket1: 19.67
DDR read Latency(ns)
Socket0: 3507.02
Socket1: 601.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.40        Core1: 12.46        
Core2: 19.04        Core3: 18.48        
Core4: 14.63        Core5: 13.14        
Core6: 23.61        Core7: 14.17        
Core8: 13.69        Core9: 15.10        
Core10: 24.68        Core11: 13.92        
Core12: 14.09        Core13: 18.11        
Core14: 45.95        Core15: 26.01        
Core16: 24.26        Core17: 20.24        
Core18: 31.68        Core19: 21.09        
Core20: 31.91        Core21: 21.93        
Core22: 44.14        Core23: 16.50        
Core24: 19.69        Core25: 12.16        
Core26: 38.04        Core27: 18.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 16.81
DDR read Latency(ns)
Socket0: 3134.02
Socket1: 640.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.50        Core1: 12.25        
Core2: 20.11        Core3: 16.98        
Core4: 14.66        Core5: 13.87        
Core6: 21.36        Core7: 14.30        
Core8: 13.60        Core9: 10.80        
Core10: 22.81        Core11: 13.97        
Core12: 13.96        Core13: 18.55        
Core14: 46.59        Core15: 26.00        
Core16: 25.48        Core17: 16.89        
Core18: 31.82        Core19: 22.71        
Core20: 29.98        Core21: 13.52        
Core22: 44.80        Core23: 14.37        
Core24: 21.76        Core25: 26.11        
Core26: 40.28        Core27: 21.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.75
Socket1: 17.13
DDR read Latency(ns)
Socket0: 3227.62
Socket1: 632.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.74        Core1: 12.64        
Core2: 19.54        Core3: 30.02        
Core4: 14.62        Core5: 14.01        
Core6: 30.93        Core7: 14.22        
Core8: 13.70        Core9: 24.87        
Core10: 35.56        Core11: 14.23        
Core12: 13.99        Core13: 22.81        
Core14: 46.78        Core15: 25.69        
Core16: 17.05        Core17: 31.86        
Core18: 31.93        Core19: 23.15        
Core20: 34.72        Core21: 27.31        
Core22: 44.64        Core23: 29.42        
Core24: 22.91        Core25: 31.94        
Core26: 39.34        Core27: 25.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.99
Socket1: 21.13
DDR read Latency(ns)
Socket0: 3317.88
Socket1: 576.18
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18663
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412490654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412494406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206316763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206316763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206314882; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206314882; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206316356; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206316356; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206317153; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206317153; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005261554; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5579574; Consumed Joules: 340.55; Watts: 56.72; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 3073224; Consumed DRAM Joules: 47.02; DRAM Watts: 7.83
S1P0; QPIClocks: 14412536022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412539090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206330615; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206330615; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206330917; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206330917; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206335972; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206335972; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206336141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206336141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005277912; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5784254; Consumed Joules: 353.04; Watts: 58.80; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5451083; Consumed DRAM Joules: 83.40; DRAM Watts: 13.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49b8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.30   0.47    0.97      26 M     44 M    0.40    0.54    0.02    0.03     3808     3210      134     64
   1    1     0.12   0.34   0.34    0.82      20 M     31 M    0.35    0.61    0.02    0.03     3472     2512       48     61
   2    0     0.13   0.77   0.17    0.63    3210 K   6249 K    0.49    0.45    0.00    0.00       56      104       24     63
   3    1     0.01   0.40   0.02    0.60     752 K   1421 K    0.47    0.06    0.01    0.01      112       40       23     60
   4    0     0.06   0.21   0.27    0.72      23 M     33 M    0.30    0.59    0.04    0.06     4536     3074        4     64
   5    1     0.07   0.26   0.28    0.74      17 M     27 M    0.37    0.64    0.02    0.04     4704     2243       31     61
   6    0     0.01   0.63   0.02    0.60     424 K    685 K    0.38    0.16    0.00    0.01        0        5        2     63
   7    1     0.08   0.27   0.29    0.74      17 M     27 M    0.37    0.63    0.02    0.04     4256     2484       11     60
   8    0     0.26   0.39   0.66    1.19      33 M     55 M    0.39    0.48    0.01    0.02     5880     3513      480     62
   9    1     0.00   0.16   0.02    0.60     211 K    778 K    0.73    0.08    0.01    0.02      280        9        5     60
  10    0     0.01   0.58   0.01    0.60     205 K    324 K    0.37    0.17    0.00    0.01        0       37        0     62
  11    1     0.11   0.34   0.31    0.76      22 M     32 M    0.30    0.59    0.02    0.03     5152     2523       49     58
  12    0     0.16   0.36   0.45    0.92      29 M     44 M    0.34    0.53    0.02    0.03     4648     3391      124     63
  13    1     0.06   0.92   0.06    0.60    1270 K   3437 K    0.63    0.40    0.00    0.01      112       48        8     59
  14    0     0.04   0.08   0.43    0.91     119 M    131 M    0.09    0.13    0.33    0.36     3528       23     8916     64
  15    1     0.04   0.21   0.20    0.61      52 M     61 M    0.15    0.31    0.12    0.15      504     2523       12     59
  16    0     0.01   0.68   0.01    0.60     318 K    406 K    0.22    0.31    0.01    0.01       56        8        9     63
  17    1     0.05   0.84   0.06    0.60    2975 K   3935 K    0.24    0.23    0.01    0.01       56       78        4     59
  18    0     0.09   0.15   0.63    1.19     118 M    135 M    0.12    0.13    0.13    0.15     3920       93     7791     63
  19    1     0.11   0.41   0.26    0.70      43 M     55 M    0.22    0.37    0.04    0.05      504     2227        8     60
  20    0     0.03   0.57   0.05    0.60    3975 K   5234 K    0.24    0.16    0.01    0.02       56       72       82     63
  21    1     0.05   0.22   0.21    0.63      50 M     60 M    0.17    0.32    0.11    0.13     2240     2578        7     61
  22    0     0.08   0.12   0.65    1.20     127 M    144 M    0.12    0.13    0.17    0.19     4984      146    11234     64
  23    1     0.02   0.57   0.04    0.60     804 K   1424 K    0.44    0.08    0.00    0.01      168       74        0     61
  24    0     0.12   0.80   0.15    0.61    4324 K   6608 K    0.35    0.45    0.00    0.01      168      126      112     64
  25    1     0.16   0.27   0.60    1.20     128 M    148 M    0.13    0.15    0.08    0.09     7784     8745       15     60
  26    0     0.14   0.31   0.47    0.95      89 M    104 M    0.14    0.18    0.06    0.07     2576       57     9330     64
  27    1     0.08   0.83   0.10    0.60    1979 K   4276 K    0.54    0.41    0.00    0.01      224      169        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.29   0.32    0.96     581 M    713 M    0.18    0.29    0.05    0.06    34216    13859    38242     56
 SKT    1     0.07   0.34   0.20    0.77     361 M    460 M    0.22    0.40    0.04    0.05    29568    26253      224     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.26    0.88     942 M   1173 M    0.20    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.48 %

 C1 core residency: 56.51 %; C3 core residency: 5.92 %; C6 core residency: 8.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.99 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   17%    17%   
 SKT    1       51 G     51 G   |   53%    53%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.63    16.58     284.77      39.33         149.56
 SKT   1    95.41    81.18     294.66      69.53         117.70
---------------------------------------------------------------------------------------------------------------
       *    111.04    97.76     579.43     108.85         137.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a9d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   761.76 --||-- Mem Ch  0: Reads (MB/s):  4850.18 --|
|--            Writes(MB/s):   809.79 --||--            Writes(MB/s):  4113.97 --|
|-- Mem Ch  1: Reads (MB/s):   764.23 --||-- Mem Ch  1: Reads (MB/s):  4853.69 --|
|--            Writes(MB/s):   812.03 --||--            Writes(MB/s):  4116.52 --|
|-- Mem Ch  2: Reads (MB/s):   758.73 --||-- Mem Ch  2: Reads (MB/s):  4869.28 --|
|--            Writes(MB/s):   811.29 --||--            Writes(MB/s):  4113.59 --|
|-- Mem Ch  3: Reads (MB/s):   772.91 --||-- Mem Ch  3: Reads (MB/s):  4886.27 --|
|--            Writes(MB/s):   813.28 --||--            Writes(MB/s):  4120.06 --|
|-- NODE 0 Mem Read (MB/s) :  3057.63 --||-- NODE 1 Mem Read (MB/s) : 19459.43 --|
|-- NODE 0 Mem Write(MB/s) :  3246.40 --||-- NODE 1 Mem Write(MB/s) : 16464.14 --|
|-- NODE 0 P. Write (T/s):     128354 --||-- NODE 1 P. Write (T/s):     186589 --|
|-- NODE 0 Memory (MB/s):     6304.02 --||-- NODE 1 Memory (MB/s):    35923.57 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22517.05                --|
            |--                System Write Throughput(MB/s):      19710.54                --|
            |--               System Memory Throughput(MB/s):      42227.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b73
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     195 M        72      27 M   247 M    711 K   108    1082 K
 1     430 K       975 K    23 M   237 M    219 M    36     481 K
-----------------------------------------------------------------------
 *     196 M       975 K    51 M   485 M    220 M   144    1564 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 14.47        
Core2: 26.67        Core3: 36.04        
Core4: 14.19        Core5: 14.21        
Core6: 21.83        Core7: 14.45        
Core8: 13.57        Core9: 25.18        
Core10: 20.98        Core11: 14.11        
Core12: 13.21        Core13: 35.15        
Core14: 44.57        Core15: 23.82        
Core16: 35.93        Core17: 24.99        
Core18: 42.22        Core19: 31.34        
Core20: 33.99        Core21: 34.95        
Core22: 39.51        Core23: 26.49        
Core24: 31.55        Core25: 27.29        
Core26: 43.10        Core27: 26.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 23.07
DDR read Latency(ns)
Socket0: 3915.40
Socket1: 554.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.83        Core1: 14.38        
Core2: 26.54        Core3: 36.16        
Core4: 14.09        Core5: 14.13        
Core6: 22.03        Core7: 14.40        
Core8: 13.55        Core9: 24.50        
Core10: 21.02        Core11: 14.07        
Core12: 13.09        Core13: 34.96        
Core14: 44.62        Core15: 24.05        
Core16: 42.38        Core17: 25.34        
Core18: 43.08        Core19: 31.73        
Core20: 36.44        Core21: 35.00        
Core22: 39.65        Core23: 30.84        
Core24: 31.20        Core25: 27.29        
Core26: 43.05        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 23.13
DDR read Latency(ns)
Socket0: 3902.72
Socket1: 554.07
irq_total: 326343.863224416
cpu_total: 26.71
cpu_0: 41.76
cpu_1: 36.90
cpu_2: 19.41
cpu_3: 2.79
cpu_4: 37.43
cpu_5: 36.64
cpu_6: 9.51
cpu_7: 43.02
cpu_8: 43.28
cpu_9: 7.11
cpu_10: 5.65
cpu_11: 40.29
cpu_12: 43.42
cpu_13: 6.72
cpu_14: 50.33
cpu_15: 30.45
cpu_16: 0.27
cpu_17: 1.26
cpu_18: 37.83
cpu_19: 48.54
cpu_20: 0.20
cpu_21: 43.95
cpu_22: 47.01
cpu_23: 2.86
cpu_24: 16.36
cpu_25: 30.85
cpu_26: 59.04
cpu_27: 4.99
enp130s0f0_tx_bytes_phy: 6437202
enp130s0f1_tx_bytes_phy: 6249074
enp4s0f0_tx_bytes_phy: 5976800106
enp4s0f1_tx_bytes_phy: 6408390251
Total_tx_bytes_phy: 12397876633
enp130s0f0_tx_bytes: 2042394
enp130s0f1_tx_bytes: 2207883
enp4s0f0_tx_bytes: 5974147735
enp4s0f1_tx_bytes: 6405615908
Total_tx_bytes: 12384013920
enp130s0f0_tx_packets_phy: 97680
enp130s0f1_tx_packets_phy: 94505
enp4s0f0_tx_packets_phy: 662763
enp4s0f1_tx_packets_phy: 710626
Total_tx_packets_phy: 1565574
enp130s0f0_rx_packets_phy: 803833
enp130s0f1_rx_packets_phy: 747525
enp4s0f0_rx_packets_phy: 80640
enp4s0f1_rx_packets_phy: 19547
Total_rx_packets_phy: 1651545
enp130s0f0_rx_packets: 803826
enp130s0f1_rx_packets: 747538
enp4s0f0_rx_packets: 80634
enp4s0f1_rx_packets: 19545
Total_rx_packets: 1651543
enp130s0f0_tx_packets: 30945
enp130s0f1_tx_packets: 33452
enp4s0f0_tx_packets: 662763
enp4s0f1_tx_packets: 710634
Total_tx_packets: 1437794
enp130s0f0_rx_bytes_phy: 7248835172
enp130s0f1_rx_bytes_phy: 6741059570
enp4s0f0_rx_bytes_phy: 5644807
enp4s0f1_rx_bytes_phy: 1368356
Total_rx_bytes_phy: 13996907905
enp130s0f0_rx_bytes: 7200911565
enp130s0f1_rx_bytes: 6696936516
enp4s0f0_rx_bytes: 5321877
enp4s0f1_rx_bytes: 1290033
Total_rx_bytes: 13904459991


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 14.48        
Core2: 25.98        Core3: 35.77        
Core4: 14.20        Core5: 14.30        
Core6: 22.04        Core7: 14.36        
Core8: 13.44        Core9: 24.63        
Core10: 20.61        Core11: 14.09        
Core12: 13.23        Core13: 35.11        
Core14: 44.50        Core15: 23.67        
Core16: 23.70        Core17: 25.64        
Core18: 42.85        Core19: 31.39        
Core20: 28.72        Core21: 34.96        
Core22: 39.40        Core23: 30.93        
Core24: 30.21        Core25: 27.45        
Core26: 42.98        Core27: 30.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 23.09
DDR read Latency(ns)
Socket0: 3844.05
Socket1: 556.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 14.36        
Core2: 26.56        Core3: 36.13        
Core4: 14.18        Core5: 14.15        
Core6: 22.10        Core7: 14.39        
Core8: 13.50        Core9: 25.42        
Core10: 20.98        Core11: 14.04        
Core12: 13.09        Core13: 35.07        
Core14: 44.39        Core15: 23.76        
Core16: 37.74        Core17: 25.10        
Core18: 43.07        Core19: 30.64        
Core20: 37.43        Core21: 34.89        
Core22: 39.57        Core23: 31.01        
Core24: 30.38        Core25: 27.32        
Core26: 43.19        Core27: 30.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 22.89
DDR read Latency(ns)
Socket0: 3950.27
Socket1: 559.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.79        Core1: 14.37        
Core2: 26.47        Core3: 36.38        
Core4: 14.17        Core5: 14.14        
Core6: 21.80        Core7: 14.43        
Core8: 13.43        Core9: 24.77        
Core10: 21.14        Core11: 13.92        
Core12: 13.17        Core13: 35.06        
Core14: 44.48        Core15: 23.40        
Core16: 37.34        Core17: 25.09        
Core18: 42.77        Core19: 30.98        
Core20: 27.01        Core21: 34.97        
Core22: 39.47        Core23: 30.78        
Core24: 30.79        Core25: 27.21        
Core26: 43.19        Core27: 30.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 22.88
DDR read Latency(ns)
Socket0: 3935.81
Socket1: 558.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 14.36        
Core2: 26.39        Core3: 36.17        
Core4: 14.01        Core5: 14.09        
Core6: 21.95        Core7: 14.45        
Core8: 13.41        Core9: 25.04        
Core10: 21.20        Core11: 14.04        
Core12: 13.12        Core13: 35.03        
Core14: 44.35        Core15: 23.44        
Core16: 39.65        Core17: 25.11        
Core18: 42.27        Core19: 30.82        
Core20: 44.39        Core21: 34.89        
Core22: 39.43        Core23: 31.08        
Core24: 30.70        Core25: 27.03        
Core26: 42.89        Core27: 30.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 22.85
DDR read Latency(ns)
Socket0: 3990.08
Socket1: 559.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19731
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413657390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413671702; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206899279; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206899279; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206900563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206900563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206905763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206905763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206903906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206903906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005753119; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5448055; Consumed Joules: 332.52; Watts: 55.37; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3049045; Consumed DRAM Joules: 46.65; DRAM Watts: 7.77
S1P0; QPIClocks: 14412467038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412470566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206295263; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206295263; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206293170; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206293170; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206293961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206293961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206294533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206294533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005248749; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5822813; Consumed Joules: 355.40; Watts: 59.18; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5510082; Consumed DRAM Joules: 84.30; DRAM Watts: 14.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4de5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.31   0.40    0.88      24 M     40 M    0.39    0.56    0.02    0.03     3584     3840      146     64
   1    1     0.07   0.23   0.28    0.74      19 M     29 M    0.33    0.62    0.03    0.05     4200     1507       69     61
   2    0     0.13   0.75   0.18    0.61    5317 K   7765 K    0.32    0.43    0.00    0.01      168      206      106     63
   3    1     0.02   0.53   0.04    0.60    1806 K   2391 K    0.24    0.07    0.01    0.01      224       16       28     60
   4    0     0.06   0.22   0.28    0.73      22 M     32 M    0.33    0.61    0.04    0.05     5712     4125        7     64
   5    1     0.07   0.25   0.29    0.75      19 M     29 M    0.35    0.63    0.03    0.04     4088     1372       11     60
   6    0     0.07   0.93   0.08    0.60    1766 K   4329 K    0.59    0.36    0.00    0.01      224      178      101     63
   7    1     0.16   0.41   0.39    0.87      24 M     36 M    0.32    0.56    0.02    0.02     4144     1829      517     60
   8    0     0.17   0.37   0.46    0.93      27 M     43 M    0.37    0.54    0.02    0.03     4984     4602      334     63
   9    1     0.06   0.90   0.06    0.60    1366 K   3527 K    0.61    0.40    0.00    0.01      112        6        7     60
  10    0     0.04   0.72   0.05    0.60    1690 K   3763 K    0.55    0.25    0.00    0.01      112       51       19     62
  11    1     0.12   0.34   0.34    0.81      21 M     34 M    0.37    0.58    0.02    0.03     4256     1731       45     59
  12    0     0.17   0.38   0.46    0.94      27 M     43 M    0.37    0.54    0.02    0.02     5264     4481      167     63
  13    1     0.05   0.82   0.06    0.60    3081 K   4003 K    0.23    0.24    0.01    0.01      112        9        7     59
  14    0     0.07   0.12   0.60    1.17     121 M    137 M    0.11    0.12    0.17    0.20     3864       33    10114     63
  15    1     0.06   0.29   0.22    0.64      38 M     49 M    0.23    0.39    0.06    0.08      840     1508        7     59
  16    0     0.00   0.68   0.00    0.60     101 K    176 K    0.43    0.30    0.00    0.01       56        7        0     64
  17    1     0.01   0.38   0.03    0.60     242 K   1217 K    0.80    0.05    0.00    0.01        0       35        1     59
  18    0     0.06   0.19   0.30    0.76      91 M    100 M    0.09    0.16    0.16    0.17     2744       46    10761     64
  19    1     0.19   0.37   0.51    1.01     105 M    122 M    0.14    0.18    0.06    0.06     3416     6207       22     59
  20    0     0.00   0.38   0.00    0.60      48 K     63 K    0.24    0.10    0.02    0.02        0        2        1     64
  21    1     0.05   0.13   0.40    0.88     137 M    150 M    0.09    0.14    0.27    0.29     4424     6651       14     60
  22    0     0.16   0.33   0.48    0.96      90 M    105 M    0.14    0.16    0.06    0.07     1960      210     9830     65
  23    1     0.03   0.62   0.04    0.60     955 K   1491 K    0.36    0.09    0.00    0.01      168      203        1     61
  24    0     0.12   0.82   0.15    0.60    6725 K   7310 K    0.08    0.36    0.01    0.01      168      257      217     64
  25    1     0.05   0.23   0.20    0.62      47 M     57 M    0.17    0.34    0.10    0.12     2128     2275        5     61
  26    0     0.14   0.18   0.74    1.20     131 M    153 M    0.14    0.14    0.10    0.11     4928      105    11234     62
  27    1     0.04   0.61   0.07    0.61    1604 K   2306 K    0.30    0.15    0.00    0.01      112       20        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.32   0.30    0.91     551 M    679 M    0.19    0.31    0.04    0.05    33768    18143    43037     57
 SKT    1     0.07   0.33   0.21    0.78     423 M    524 M    0.19    0.37    0.04    0.05    28224    23369      735     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.25    0.85     974 M   1203 M    0.19    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.97 %

 C1 core residency: 56.25 %; C3 core residency: 5.48 %; C6 core residency: 8.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.24    16.36     278.96      39.09         147.49
 SKT   1    96.70    82.73     298.09      70.35         118.14
---------------------------------------------------------------------------------------------------------------
       *    111.94    99.09     577.06     109.43         134.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ecd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   665.17 --||-- Mem Ch  0: Reads (MB/s):  4194.58 --|
|--            Writes(MB/s):   660.87 --||--            Writes(MB/s):  3785.37 --|
|-- Mem Ch  1: Reads (MB/s):   670.01 --||-- Mem Ch  1: Reads (MB/s):  4179.62 --|
|--            Writes(MB/s):   664.47 --||--            Writes(MB/s):  3788.43 --|
|-- Mem Ch  2: Reads (MB/s):   668.88 --||-- Mem Ch  2: Reads (MB/s):  4205.00 --|
|--            Writes(MB/s):   661.79 --||--            Writes(MB/s):  3783.75 --|
|-- Mem Ch  3: Reads (MB/s):   668.51 --||-- Mem Ch  3: Reads (MB/s):  4219.64 --|
|--            Writes(MB/s):   663.19 --||--            Writes(MB/s):  3791.91 --|
|-- NODE 0 Mem Read (MB/s) :  2672.57 --||-- NODE 1 Mem Read (MB/s) : 16798.83 --|
|-- NODE 0 Mem Write(MB/s) :  2650.32 --||-- NODE 1 Mem Write(MB/s) : 15149.46 --|
|-- NODE 0 P. Write (T/s):     128442 --||-- NODE 1 P. Write (T/s):     174677 --|
|-- NODE 0 Memory (MB/s):     5322.90 --||-- NODE 1 Memory (MB/s):    31948.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19471.41                --|
            |--                System Write Throughput(MB/s):      17799.78                --|
            |--               System Memory Throughput(MB/s):      37271.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4fa2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        72      26 M   250 M    641 K     0    1061 K
 1     733 K       871 K    23 M   248 M    219 M     0     511 K
-----------------------------------------------------------------------
 *     197 M       871 K    50 M   499 M    219 M     0    1572 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 14.53        
Core2: 23.71        Core3: 31.04        
Core4: 14.36        Core5: 13.45        
Core6: 38.57        Core7: 14.75        
Core8: 13.66        Core9: 42.68        
Core10: 36.89        Core11: 15.21        
Core12: 13.45        Core13: 23.11        
Core14: 43.97        Core15: 21.62        
Core16: 31.81        Core17: 25.11        
Core18: 42.21        Core19: 34.25        
Core20: 34.15        Core21: 25.57        
Core22: 43.89        Core23: 31.88        
Core24: 22.63        Core25: 15.56        
Core26: 38.93        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 19.32
DDR read Latency(ns)
Socket0: 4457.84
Socket1: 609.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 14.16        
Core2: 23.54        Core3: 30.31        
Core4: 14.36        Core5: 12.88        
Core6: 41.53        Core7: 14.50        
Core8: 13.69        Core9: 41.05        
Core10: 37.59        Core11: 14.86        
Core12: 13.35        Core13: 23.16        
Core14: 44.08        Core15: 22.40        
Core16: 31.53        Core17: 25.38        
Core18: 32.03        Core19: 34.39        
Core20: 32.90        Core21: 24.86        
Core22: 43.86        Core23: 31.59        
Core24: 22.52        Core25: 9.95        
Core26: 38.60        Core27: 19.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 17.99
DDR read Latency(ns)
Socket0: 4311.97
Socket1: 643.98
irq_total: 393788.449983151
cpu_total: 27.26
cpu_0: 41.22
cpu_1: 36.44
cpu_2: 28.52
cpu_3: 1.80
cpu_4: 36.44
cpu_5: 42.15
cpu_6: 0.20
cpu_7: 40.09
cpu_8: 41.69
cpu_9: 0.20
cpu_10: 2.73
cpu_11: 35.97
cpu_12: 43.95
cpu_13: 1.26
cpu_14: 45.15
cpu_15: 49.93
cpu_16: 9.04
cpu_17: 7.05
cpu_18: 44.02
cpu_19: 35.57
cpu_20: 1.86
cpu_21: 28.86
cpu_22: 50.53
cpu_23: 6.85
cpu_24: 16.56
cpu_25: 46.28
cpu_26: 41.22
cpu_27: 27.53
enp130s0f0_rx_bytes: 7143346100
enp130s0f1_rx_bytes: 6699099197
enp4s0f0_rx_bytes: 3735663
enp4s0f1_rx_bytes: 1022276
Total_rx_bytes: 13847203236
enp130s0f0_tx_packets_phy: 126635
enp130s0f1_tx_packets_phy: 110018
enp4s0f0_tx_packets_phy: 665700
enp4s0f1_tx_packets_phy: 717660
Total_tx_packets_phy: 1620013
enp130s0f0_rx_packets_phy: 797397
enp130s0f1_rx_packets_phy: 745812
enp4s0f0_rx_packets_phy: 56611
enp4s0f1_rx_packets_phy: 15485
Total_rx_packets_phy: 1615305
enp130s0f0_tx_bytes_phy: 8462877
enp130s0f1_tx_bytes_phy: 7335022
enp4s0f0_tx_bytes_phy: 6003285586
enp4s0f1_tx_bytes_phy: 6471818528
Total_tx_bytes_phy: 12490902013
enp130s0f0_rx_packets: 797384
enp130s0f1_rx_packets: 745802
enp4s0f0_rx_packets: 56600
enp4s0f1_rx_packets: 15489
Total_rx_packets: 1615275
enp130s0f0_tx_packets: 59701
enp130s0f1_tx_packets: 48974
enp4s0f0_tx_packets: 665699
enp4s0f1_tx_packets: 717664
Total_tx_packets: 1492038
enp130s0f0_rx_bytes_phy: 7190901248
enp130s0f1_rx_bytes_phy: 6725478757
enp4s0f0_rx_bytes_phy: 3962713
enp4s0f1_rx_bytes_phy: 1083963
Total_rx_bytes_phy: 13921426681
enp130s0f0_tx_bytes: 3940325
enp130s0f1_tx_bytes: 3232349
enp4s0f0_tx_bytes: 6000611399
enp4s0f1_tx_bytes: 6468981440
Total_tx_bytes: 12476765513


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.07        Core1: 14.79        
Core2: 23.66        Core3: 32.53        
Core4: 14.05        Core5: 14.41        
Core6: 32.23        Core7: 15.08        
Core8: 14.03        Core9: 42.97        
Core10: 34.20        Core11: 15.38        
Core12: 13.50        Core13: 24.16        
Core14: 43.97        Core15: 21.27        
Core16: 32.30        Core17: 25.48        
Core18: 41.86        Core19: 34.79        
Core20: 27.62        Core21: 26.40        
Core22: 44.18        Core23: 32.15        
Core24: 22.78        Core25: 26.04        
Core26: 39.64        Core27: 25.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 21.59
DDR read Latency(ns)
Socket0: 4065.67
Socket1: 572.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.54        Core1: 14.33        
Core2: 23.52        Core3: 31.13        
Core4: 13.37        Core5: 12.91        
Core6: 36.76        Core7: 14.53        
Core8: 13.86        Core9: 36.40        
Core10: 34.90        Core11: 14.95        
Core12: 13.34        Core13: 22.80        
Core14: 43.79        Core15: 21.68        
Core16: 31.33        Core17: 24.84        
Core18: 37.04        Core19: 33.84        
Core20: 23.00        Core21: 25.45        
Core22: 43.82        Core23: 31.62        
Core24: 22.29        Core25: 10.04        
Core26: 39.11        Core27: 20.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.90
Socket1: 17.93
DDR read Latency(ns)
Socket0: 3953.08
Socket1: 645.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.85        Core1: 14.44        
Core2: 23.74        Core3: 31.55        
Core4: 14.23        Core5: 13.01        
Core6: 40.11        Core7: 14.66        
Core8: 13.90        Core9: 41.65        
Core10: 36.77        Core11: 15.04        
Core12: 13.35        Core13: 23.20        
Core14: 43.87        Core15: 19.65        
Core16: 31.57        Core17: 25.31        
Core18: 30.90        Core19: 31.84        
Core20: 27.09        Core21: 25.57        
Core22: 43.73        Core23: 31.89        
Core24: 22.44        Core25: 13.43        
Core26: 38.93        Core27: 21.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 18.16
DDR read Latency(ns)
Socket0: 3942.19
Socket1: 635.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.06        Core1: 14.46        
Core2: 24.02        Core3: 33.21        
Core4: 14.49        Core5: 15.04        
Core6: 41.12        Core7: 15.36        
Core8: 13.73        Core9: 44.44        
Core10: 36.39        Core11: 15.51        
Core12: 13.50        Core13: 23.33        
Core14: 44.34        Core15: 22.54        
Core16: 32.23        Core17: 26.10        
Core18: 43.48        Core19: 35.22        
Core20: 30.36        Core21: 26.44        
Core22: 44.49        Core23: 32.80        
Core24: 22.62        Core25: 34.17        
Core26: 39.87        Core27: 31.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 23.33
DDR read Latency(ns)
Socket0: 4235.75
Socket1: 547.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20804
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417528622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417533206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208828244; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208828244; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208828969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208828969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208829427; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208829427; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208830430; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208830430; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007365793; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5378773; Consumed Joules: 328.29; Watts: 54.65; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 2959581; Consumed DRAM Joules: 45.28; DRAM Watts: 7.54
S1P0; QPIClocks: 14417544506; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417548082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208855539; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208855539; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208857016; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208857016; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208854771; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208854771; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208861341; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208861341; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007389907; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5887466; Consumed Joules: 359.34; Watts: 59.82; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5258766; Consumed DRAM Joules: 80.46; DRAM Watts: 13.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5215
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.32   0.39    0.87      22 M     37 M    0.41    0.58    0.02    0.03     5096     1670      125     64
   1    1     0.07   0.26   0.28    0.74      16 M     26 M    0.38    0.65    0.02    0.04     3696      736       22     60
   2    0     0.20   0.78   0.26    0.69    9645 K     14 M    0.35    0.41    0.00    0.01      224      124      403     63
   3    1     0.01   0.43   0.03    0.60     724 K   1687 K    0.57    0.08    0.01    0.01       56        8       22     60
   4    0     0.06   0.22   0.27    0.71      19 M     29 M    0.34    0.63    0.03    0.05     4200     1668       13     64
   5    1     0.17   0.37   0.47    0.96      20 M     36 M    0.42    0.60    0.01    0.02     3360      742        5     60
   6    0     0.00   0.35   0.00    0.60     164 K    239 K    0.31    0.08    0.02    0.03      224        6        4     64
   7    1     0.13   0.38   0.34    0.81      21 M     33 M    0.35    0.59    0.02    0.03     4760      810       11     59
   8    0     0.16   0.38   0.43    0.91      25 M     40 M    0.38    0.56    0.02    0.02     6048     2086      314     63
   9    1     0.00   0.29   0.00    0.60      92 K    166 K    0.44    0.10    0.01    0.03       56        2        3     60
  10    0     0.01   0.55   0.03    0.60     666 K    900 K    0.26    0.14    0.00    0.01      224       44        7     63
  11    1     0.06   0.22   0.27    0.71      19 M     28 M    0.31    0.63    0.03    0.05     4760      795       17     59
  12    0     0.19   0.41   0.47    0.95      25 M     42 M    0.40    0.55    0.01    0.02     3920     1896      133     64
  13    1     0.01   0.35   0.03    0.60     247 K   1343 K    0.82    0.06    0.00    0.01       56       16        2     59
  14    0     0.08   0.19   0.43    0.93     115 M    127 M    0.09    0.14    0.14    0.16      168        3      270     64
  15    1     0.36   0.63   0.57    1.12      64 M     88 M    0.27    0.31    0.02    0.02     1232      568        1     58
  16    0     0.05   0.63   0.08    0.60    3831 K   7265 K    0.47    0.14    0.01    0.01        0       32      200     64
  17    1     0.06   0.89   0.06    0.60    1152 K   3505 K    0.67    0.35    0.00    0.01       56        4       26     59
  18    0     0.16   0.31   0.52    1.03     103 M    115 M    0.11    0.24    0.06    0.07     3416       53    13083     64
  19    1     0.03   0.12   0.26    0.70      98 M    106 M    0.07    0.17    0.33    0.35     7168     6177        8     60
  20    0     0.01   0.61   0.02    0.60     418 K    666 K    0.37    0.16    0.00    0.01        0       11        0     64
  21    1     0.05   0.24   0.19    0.60      38 M     47 M    0.19    0.38    0.08    0.11     1400     1384        3     61
  22    0     0.07   0.12   0.57    1.12     122 M    138 M    0.11    0.12    0.18    0.20     6272       28    11325     64
  23    1     0.06   0.61   0.09    0.60    2433 K   3253 K    0.25    0.09    0.00    0.01      168       96        0     61
  24    0     0.13   0.83   0.15    0.61    4425 K   6665 K    0.34    0.42    0.00    0.01      448      127      126     64
  25    1     0.29   0.45   0.64    1.20      11 M     38 M    0.71    0.73    0.00    0.01      504      187        2     59
  26    0     0.13   0.31   0.41    0.88      84 M     96 M    0.13    0.20    0.07    0.08     2072       53     7456     64
  27    1     0.28   0.66   0.42    0.90      10 M     20 M    0.50    0.49    0.00    0.01      448      198        3     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.88     538 M    659 M    0.18    0.33    0.04    0.05    32312     7801    33459     57
 SKT    1     0.11   0.43   0.26    0.86     306 M    435 M    0.30    0.49    0.02    0.03    27720    11723      124     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.38   0.27    0.87     844 M   1095 M    0.23    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.44 %

 C1 core residency: 53.61 %; C3 core residency: 3.73 %; C6 core residency: 11.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  141 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    13.59    13.47     276.75      37.82         142.26
 SKT   1    84.08    75.65     300.30      66.89         118.35
---------------------------------------------------------------------------------------------------------------
       *    97.67    89.12     577.05     104.71         133.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52f9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   723.35 --||-- Mem Ch  0: Reads (MB/s):  4534.73 --|
|--            Writes(MB/s):   476.10 --||--            Writes(MB/s):  3892.32 --|
|-- Mem Ch  1: Reads (MB/s):   715.83 --||-- Mem Ch  1: Reads (MB/s):  4515.77 --|
|--            Writes(MB/s):   477.27 --||--            Writes(MB/s):  3895.88 --|
|-- Mem Ch  2: Reads (MB/s):   711.41 --||-- Mem Ch  2: Reads (MB/s):  4552.72 --|
|--            Writes(MB/s):   472.35 --||--            Writes(MB/s):  3896.04 --|
|-- Mem Ch  3: Reads (MB/s):   723.48 --||-- Mem Ch  3: Reads (MB/s):  4573.13 --|
|--            Writes(MB/s):   477.62 --||--            Writes(MB/s):  3903.77 --|
|-- NODE 0 Mem Read (MB/s) :  2874.07 --||-- NODE 1 Mem Read (MB/s) : 18176.35 --|
|-- NODE 0 Mem Write(MB/s) :  1903.34 --||-- NODE 1 Mem Write(MB/s) : 15588.00 --|
|-- NODE 0 P. Write (T/s):     130613 --||-- NODE 1 P. Write (T/s):     197685 --|
|-- NODE 0 Memory (MB/s):     4777.41 --||-- NODE 1 Memory (MB/s):    33764.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21050.43                --|
            |--                System Write Throughput(MB/s):      17491.34                --|
            |--               System Memory Throughput(MB/s):      38541.76                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53ce
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        60      27 M   261 M    710 K    72    1105 K
 1    1021 K       489 K    25 M   256 M    219 M   372     943 K
-----------------------------------------------------------------------
 *     197 M       489 K    53 M   518 M    220 M   444    2048 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.54        Core1: 12.87        
Core2: 24.44        Core3: 35.61        
Core4: 15.08        Core5: 14.53        
Core6: 25.51        Core7: 15.56        
Core8: 14.00        Core9: 47.50        
Core10: 37.80        Core11: 15.82        
Core12: 14.20        Core13: 38.52        
Core14: 49.34        Core15: 22.23        
Core16: 20.15        Core17: 40.04        
Core18: 48.08        Core19: 12.39        
Core20: 33.43        Core21: 17.63        
Core22: 45.44        Core23: 27.61        
Core24: 36.00        Core25: 13.68        
Core26: 33.20        Core27: 23.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 15.89
DDR read Latency(ns)
Socket0: 4076.64
Socket1: 657.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.53        Core1: 13.05        
Core2: 24.15        Core3: 35.56        
Core4: 15.16        Core5: 14.54        
Core6: 25.48        Core7: 15.58        
Core8: 13.73        Core9: 35.23        
Core10: 39.75        Core11: 15.83        
Core12: 14.13        Core13: 38.39        
Core14: 49.31        Core15: 22.34        
Core16: 20.02        Core17: 39.79        
Core18: 47.85        Core19: 12.27        
Core20: 33.33        Core21: 17.59        
Core22: 45.33        Core23: 27.62        
Core24: 34.90        Core25: 13.63        
Core26: 33.09        Core27: 23.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.55
Socket1: 15.88
DDR read Latency(ns)
Socket0: 4010.04
Socket1: 660.58
irq_total: 411008.533548554
cpu_total: 29.18
cpu_0: 41.62
cpu_1: 42.49
cpu_2: 8.64
cpu_3: 14.76
cpu_4: 39.76
cpu_5: 37.17
cpu_6: 19.28
cpu_7: 36.57
cpu_8: 42.62
cpu_9: 0.73
cpu_10: 0.20
cpu_11: 34.84
cpu_12: 41.22
cpu_13: 0.07
cpu_14: 49.80
cpu_15: 34.97
cpu_16: 8.44
cpu_17: 32.71
cpu_18: 54.72
cpu_19: 33.18
cpu_20: 6.65
cpu_21: 50.20
cpu_22: 62.77
cpu_23: 17.02
cpu_24: 9.31
cpu_25: 44.28
cpu_26: 45.08
cpu_27: 7.65
enp130s0f0_tx_packets: 84373
enp130s0f1_tx_packets: 69444
enp4s0f0_tx_packets: 663264
enp4s0f1_tx_packets: 714041
Total_tx_packets: 1531122
enp130s0f0_rx_packets_phy: 789690
enp130s0f1_rx_packets_phy: 750852
enp4s0f0_rx_packets_phy: 80824
enp4s0f1_rx_packets_phy: 16606
Total_rx_packets_phy: 1637972
enp130s0f0_rx_bytes_phy: 7121429235
enp130s0f1_rx_bytes_phy: 6770708163
enp4s0f0_rx_bytes_phy: 5657706
enp4s0f1_rx_bytes_phy: 1162460
Total_rx_bytes_phy: 13898957564
enp130s0f0_tx_packets_phy: 151246
enp130s0f1_tx_packets_phy: 130684
enp4s0f0_tx_packets_phy: 663262
enp4s0f1_tx_packets_phy: 714040
Total_tx_packets_phy: 1659232
enp130s0f0_rx_bytes: 7102032734
enp130s0f1_rx_bytes: 6745509097
enp4s0f0_rx_bytes: 5334063
enp4s0f1_rx_bytes: 1096007
Total_rx_bytes: 13853971901
enp130s0f0_tx_bytes_phy: 10186059
enp130s0f1_tx_bytes_phy: 8780565
enp4s0f0_tx_bytes_phy: 5981300903
enp4s0f1_tx_bytes_phy: 6439188064
Total_tx_bytes_phy: 12439455591
enp130s0f0_rx_packets: 789689
enp130s0f1_rx_packets: 750830
enp4s0f0_rx_packets: 80819
enp4s0f1_rx_packets: 16606
Total_rx_packets: 1637944
enp130s0f0_tx_bytes: 5568702
enp130s0f1_tx_bytes: 4583413
enp4s0f0_tx_bytes: 5978667134
enp4s0f1_tx_bytes: 6436340746
Total_tx_bytes: 12425159995


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.60        Core1: 13.85        
Core2: 23.45        Core3: 36.28        
Core4: 15.16        Core5: 14.74        
Core6: 26.06        Core7: 16.00        
Core8: 13.99        Core9: 32.53        
Core10: 40.92        Core11: 15.92        
Core12: 14.07        Core13: 30.99        
Core14: 48.97        Core15: 22.05        
Core16: 19.54        Core17: 39.60        
Core18: 48.61        Core19: 26.81        
Core20: 33.83        Core21: 17.77        
Core22: 46.05        Core23: 27.89        
Core24: 32.00        Core25: 13.93        
Core26: 33.64        Core27: 31.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.02
Socket1: 17.93
DDR read Latency(ns)
Socket0: 4049.26
Socket1: 615.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.49        Core1: 14.20        
Core2: 24.04        Core3: 37.06        
Core4: 15.12        Core5: 14.88        
Core6: 25.31        Core7: 16.11        
Core8: 13.96        Core9: 34.04        
Core10: 41.81        Core11: 16.16        
Core12: 14.13        Core13: 44.71        
Core14: 49.26        Core15: 22.59        
Core16: 19.60        Core17: 40.60        
Core18: 49.10        Core19: 32.78        
Core20: 33.80        Core21: 17.82        
Core22: 46.14        Core23: 27.87        
Core24: 33.33        Core25: 14.05        
Core26: 33.43        Core27: 34.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.07
Socket1: 18.73
DDR read Latency(ns)
Socket0: 4164.98
Socket1: 600.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.39        Core1: 14.15        
Core2: 23.20        Core3: 36.77        
Core4: 15.13        Core5: 14.82        
Core6: 25.73        Core7: 15.77        
Core8: 14.00        Core9: 32.41        
Core10: 36.62        Core11: 16.19        
Core12: 14.14        Core13: 46.10        
Core14: 49.31        Core15: 22.51        
Core16: 20.24        Core17: 39.10        
Core18: 48.99        Core19: 31.52        
Core20: 33.73        Core21: 17.82        
Core22: 46.10        Core23: 27.73        
Core24: 34.30        Core25: 14.01        
Core26: 33.37        Core27: 33.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.07
Socket1: 18.53
DDR read Latency(ns)
Socket0: 4196.03
Socket1: 603.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.16        Core1: 13.14        
Core2: 23.14        Core3: 36.02        
Core4: 15.06        Core5: 14.56        
Core6: 25.38        Core7: 15.86        
Core8: 13.89        Core9: 38.27        
Core10: 37.27        Core11: 15.90        
Core12: 14.12        Core13: 40.37        
Core14: 48.66        Core15: 22.09        
Core16: 20.06        Core17: 38.62        
Core18: 48.17        Core19: 12.69        
Core20: 33.53        Core21: 17.88        
Core22: 45.61        Core23: 27.20        
Core24: 32.66        Core25: 13.91        
Core26: 33.49        Core27: 24.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 16.11
DDR read Latency(ns)
Socket0: 4198.84
Socket1: 654.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21871
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414594146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414598714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207366111; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207366111; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207368124; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207368124; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207370466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207370466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207371783; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207371783; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006153252; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5551501; Consumed Joules: 338.84; Watts: 56.42; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 2877431; Consumed DRAM Joules: 44.02; DRAM Watts: 7.33
S1P0; QPIClocks: 14414474170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414477002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207352800; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207352800; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207335307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207335307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207340604; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207340604; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207341064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207341064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006102542; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5755779; Consumed Joules: 351.30; Watts: 58.49; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5084089; Consumed DRAM Joules: 77.79; DRAM Watts: 12.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5640
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.34   0.40    0.87      24 M     39 M    0.38    0.56    0.02    0.03     4032      578      102     64
   1    1     0.15   0.37   0.42    0.91      21 M     36 M    0.41    0.58    0.01    0.02     3752     1595       26     60
   2    0     0.08   0.77   0.10    0.60    1889 K   2901 K    0.35    0.30    0.00    0.00      168      159        6     63
   3    1     0.10   0.69   0.15    0.60    6889 K   7761 K    0.11    0.26    0.01    0.01      448       89        6     60
   4    0     0.12   0.33   0.36    0.82      23 M     39 M    0.40    0.57    0.02    0.03     4200      628      213     64
   5    1     0.10   0.30   0.33    0.80      21 M     32 M    0.35    0.61    0.02    0.03     3752     1298       10     60
   6    0     0.14   1.02   0.14    0.60    5156 K   9053 K    0.43    0.35    0.00    0.01       56       10      121     63
   7    1     0.08   0.28   0.30    0.76      22 M     32 M    0.31    0.58    0.03    0.04     4704     1498        8     60
   8    0     0.21   0.44   0.47    0.95      24 M     42 M    0.43    0.55    0.01    0.02     4984      674      203     63
   9    1     0.00   0.20   0.02    0.60     250 K    832 K    0.70    0.08    0.01    0.02       56        5        4     60
  10    0     0.00   0.27   0.00    0.60      97 K    134 K    0.28    0.11    0.03    0.04        0        7        1     63
  11    1     0.07   0.26   0.26    0.71      22 M     31 M    0.31    0.59    0.03    0.05     4144     1483       13     59
  12    0     0.18   0.41   0.44    0.91      24 M     40 M    0.40    0.56    0.01    0.02     4200      669      106     63
  13    1     0.00   0.38   0.00    0.60      67 K     88 K    0.24    0.14    0.02    0.02       56        5        2     59
  14    0     0.08   0.13   0.61    1.18     118 M    133 M    0.11    0.12    0.15    0.17      616        9      356     63
  15    1     0.05   0.19   0.25    0.68      41 M     52 M    0.21    0.43    0.09    0.11     1792     1477       23     59
  16    0     0.06   0.79   0.08    0.60    1376 K   4899 K    0.72    0.28    0.00    0.01      280       27        3     63
  17    1     0.31   1.28   0.24    0.67      13 M     17 M    0.23    0.15    0.00    0.01      336      476        7     59
  18    0     0.11   0.16   0.68    1.20     122 M    138 M    0.12    0.13    0.11    0.13      448       25      444     63
  19    1     0.05   0.24   0.23    0.67      57 M     65 M    0.12    0.34    0.10    0.12     6720     2576       19     60
  20    0     0.03   0.58   0.05    0.60    3928 K   5236 K    0.25    0.16    0.01    0.02        0       66      132     63
  21    1     0.50   0.80   0.62    1.20      32 M     53 M    0.39    0.39    0.01    0.01     1848     3266       20     60
  22    0     0.11   0.15   0.78    1.20     159 M    178 M    0.11    0.13    0.14    0.16      392        0     4994     64
  23    1     0.10   0.82   0.12    0.60    3325 K   5338 K    0.38    0.34    0.00    0.01      224       68        0     61
  24    0     0.08   0.71   0.11    0.61    4091 K   4661 K    0.12    0.25    0.01    0.01      112       26      122     64
  25    1     0.12   0.34   0.37    0.84      18 M     52 M    0.64    0.53    0.01    0.04      280      545       12     60
  26    0     0.20   0.38   0.51    0.99      80 M     94 M    0.15    0.25    0.04    0.05     9352       59     9707     64
  27    1     0.05   0.60   0.08    0.60    2766 K   3332 K    0.17    0.10    0.01    0.01      224       26        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.32   0.34    0.96     594 M    734 M    0.19    0.30    0.04    0.05    28840     2937    16510     57
 SKT    1     0.12   0.50   0.24    0.79     264 M    392 M    0.33    0.48    0.02    0.02    28336    14407      152     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.40   0.29    0.88     858 M   1127 M    0.24    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.89 %

 C1 core residency: 53.27 %; C3 core residency: 3.26 %; C6 core residency: 10.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.55     9.27     283.69      36.56         151.25
 SKT   1    85.78    68.89     293.64      65.07         121.12
---------------------------------------------------------------------------------------------------------------
       *    100.33    78.17     577.33     101.63         142.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5727
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   852.12 --||-- Mem Ch  0: Reads (MB/s):  4545.54 --|
|--            Writes(MB/s):   652.21 --||--            Writes(MB/s):  3972.36 --|
|-- Mem Ch  1: Reads (MB/s):   854.31 --||-- Mem Ch  1: Reads (MB/s):  4544.10 --|
|--            Writes(MB/s):   655.05 --||--            Writes(MB/s):  3975.94 --|
|-- Mem Ch  2: Reads (MB/s):   841.69 --||-- Mem Ch  2: Reads (MB/s):  4574.69 --|
|--            Writes(MB/s):   649.59 --||--            Writes(MB/s):  3974.75 --|
|-- Mem Ch  3: Reads (MB/s):   861.01 --||-- Mem Ch  3: Reads (MB/s):  4585.07 --|
|--            Writes(MB/s):   657.13 --||--            Writes(MB/s):  3976.69 --|
|-- NODE 0 Mem Read (MB/s) :  3409.13 --||-- NODE 1 Mem Read (MB/s) : 18249.39 --|
|-- NODE 0 Mem Write(MB/s) :  2613.98 --||-- NODE 1 Mem Write(MB/s) : 15899.73 --|
|-- NODE 0 P. Write (T/s):     130789 --||-- NODE 1 P. Write (T/s):     184972 --|
|-- NODE 0 Memory (MB/s):     6023.11 --||-- NODE 1 Memory (MB/s):    34149.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21658.53                --|
            |--                System Write Throughput(MB/s):      18513.71                --|
            |--               System Memory Throughput(MB/s):      40172.24                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 57fd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        24      31 M   247 M    816 K     0    1194 K
 1     657 K       958 K    25 M   246 M    220 M     0     721 K
-----------------------------------------------------------------------
 *     196 M       958 K    57 M   494 M    220 M     0    1915 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.96        Core1: 12.26        
Core2: 24.70        Core3: 38.03        
Core4: 15.66        Core5: 12.39        
Core6: 31.66        Core7: 14.89        
Core8: 13.48        Core9: 22.67        
Core10: 20.69        Core11: 14.66        
Core12: 13.42        Core13: 25.36        
Core14: 46.84        Core15: 23.38        
Core16: 33.70        Core17: 38.80        
Core18: 40.18        Core19: 20.38        
Core20: 34.98        Core21: 32.94        
Core22: 45.03        Core23: 25.93        
Core24: 33.53        Core25: 20.72        
Core26: 41.73        Core27: 28.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 19.69
DDR read Latency(ns)
Socket0: 3423.12
Socket1: 566.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.29        Core1: 11.86        
Core2: 23.94        Core3: 38.26        
Core4: 15.93        Core5: 12.75        
Core6: 29.84        Core7: 15.04        
Core8: 13.00        Core9: 22.44        
Core10: 20.51        Core11: 14.81        
Core12: 13.47        Core13: 25.20        
Core14: 46.55        Core15: 27.29        
Core16: 32.76        Core17: 41.40        
Core18: 42.51        Core19: 20.20        
Core20: 30.86        Core21: 33.44        
Core22: 45.16        Core23: 27.44        
Core24: 33.64        Core25: 21.09        
Core26: 41.78        Core27: 29.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 20.31
DDR read Latency(ns)
Socket0: 3481.57
Socket1: 555.26
irq_total: 394615.381687956
cpu_total: 27.43
cpu_0: 46.34
cpu_1: 46.01
cpu_2: 8.71
cpu_3: 4.39
cpu_4: 37.10
cpu_5: 43.95
cpu_6: 9.18
cpu_7: 36.10
cpu_8: 42.55
cpu_9: 1.73
cpu_10: 7.85
cpu_11: 37.70
cpu_12: 46.74
cpu_13: 1.06
cpu_14: 42.75
cpu_15: 38.43
cpu_16: 7.85
cpu_17: 0.13
cpu_18: 38.23
cpu_19: 34.44
cpu_20: 2.73
cpu_21: 48.01
cpu_22: 46.21
cpu_23: 3.32
cpu_24: 11.77
cpu_25: 50.07
cpu_26: 67.82
cpu_27: 7.18
enp130s0f0_tx_packets_phy: 116476
enp130s0f1_tx_packets_phy: 113803
enp4s0f0_tx_packets_phy: 662556
enp4s0f1_tx_packets_phy: 712743
Total_tx_packets_phy: 1605578
enp130s0f0_rx_bytes_phy: 7198155517
enp130s0f1_rx_bytes_phy: 6757088636
enp4s0f0_rx_bytes_phy: 5222114
enp4s0f1_rx_bytes_phy: 2837925
Total_rx_bytes_phy: 13963304192
enp130s0f0_rx_packets_phy: 798199
enp130s0f1_rx_packets_phy: 749318
enp4s0f0_rx_packets_phy: 74602
enp4s0f1_rx_packets_phy: 40541
Total_rx_packets_phy: 1662660
enp130s0f0_tx_bytes: 3264297
enp130s0f1_tx_bytes: 3388886
enp4s0f0_tx_bytes: 5972311001
enp4s0f1_tx_bytes: 6424604941
Total_tx_bytes: 12403569125
enp130s0f0_tx_packets: 49459
enp130s0f1_tx_packets: 51346
enp4s0f0_tx_packets: 662559
enp4s0f1_tx_packets: 712739
Total_tx_packets: 1476103
enp130s0f0_tx_bytes_phy: 7751228
enp130s0f1_tx_bytes_phy: 7591521
enp4s0f0_tx_bytes_phy: 5974931891
enp4s0f1_tx_bytes_phy: 6427483814
Total_tx_bytes_phy: 12417758454
enp130s0f0_rx_bytes: 7165266518
enp130s0f1_rx_bytes: 6712826577
enp4s0f0_rx_bytes: 4923329
enp4s0f1_rx_bytes: 2675424
Total_rx_bytes: 13885691848
enp130s0f0_rx_packets: 798205
enp130s0f1_rx_packets: 749321
enp4s0f0_rx_packets: 74595
enp4s0f1_rx_packets: 40536
Total_rx_packets: 1662657


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.27        Core1: 11.87        
Core2: 23.66        Core3: 36.95        
Core4: 15.74        Core5: 12.65        
Core6: 29.89        Core7: 15.04        
Core8: 13.46        Core9: 22.98        
Core10: 20.68        Core11: 14.67        
Core12: 13.18        Core13: 29.24        
Core14: 47.08        Core15: 31.63        
Core16: 33.10        Core17: 37.90        
Core18: 46.18        Core19: 13.54        
Core20: 31.34        Core21: 31.97        
Core22: 45.07        Core23: 28.00        
Core24: 32.46        Core25: 21.09        
Core26: 41.55        Core27: 23.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.78
Socket1: 19.54
DDR read Latency(ns)
Socket0: 3481.81
Socket1: 562.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.21        Core1: 12.39        
Core2: 23.37        Core3: 38.56        
Core4: 15.76        Core5: 12.24        
Core6: 31.86        Core7: 14.95        
Core8: 13.21        Core9: 22.57        
Core10: 20.90        Core11: 14.78        
Core12: 13.46        Core13: 26.55        
Core14: 47.19        Core15: 35.80        
Core16: 32.00        Core17: 39.80        
Core18: 44.45        Core19: 15.98        
Core20: 32.68        Core21: 32.71        
Core22: 45.27        Core23: 31.59        
Core24: 33.88        Core25: 21.96        
Core26: 42.02        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.82
Socket1: 20.68
DDR read Latency(ns)
Socket0: 3476.90
Socket1: 546.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.15        Core1: 12.44        
Core2: 23.23        Core3: 38.16        
Core4: 15.68        Core5: 12.45        
Core6: 32.20        Core7: 15.07        
Core8: 13.23        Core9: 22.68        
Core10: 20.68        Core11: 14.81        
Core12: 13.54        Core13: 29.17        
Core14: 47.33        Core15: 36.08        
Core16: 32.96        Core17: 38.70        
Core18: 46.67        Core19: 14.99        
Core20: 31.29        Core21: 32.47        
Core22: 45.25        Core23: 29.93        
Core24: 28.70        Core25: 21.94        
Core26: 41.99        Core27: 24.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.91
Socket1: 20.61
DDR read Latency(ns)
Socket0: 3473.01
Socket1: 552.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.84        Core1: 12.25        
Core2: 23.35        Core3: 38.41        
Core4: 15.49        Core5: 12.85        
Core6: 31.30        Core7: 14.96        
Core8: 13.33        Core9: 22.60        
Core10: 20.72        Core11: 14.76        
Core12: 13.59        Core13: 25.59        
Core14: 47.19        Core15: 33.63        
Core16: 33.56        Core17: 39.96        
Core18: 43.46        Core19: 18.32        
Core20: 33.54        Core21: 33.24        
Core22: 45.26        Core23: 29.59        
Core24: 32.63        Core25: 21.81        
Core26: 42.02        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.55
Socket1: 21.04
DDR read Latency(ns)
Socket0: 3488.79
Socket1: 552.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22946
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412195946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412199494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206162857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206162857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206167532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206167532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206169209; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206169209; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206168198; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206168198; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005177021; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5574790; Consumed Joules: 340.26; Watts: 56.66; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3027225; Consumed DRAM Joules: 46.32; DRAM Watts: 7.71
S1P0; QPIClocks: 14412329902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412333282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206226553; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206226553; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206226961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206226961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206228108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206228108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206226618; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206226618; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005200421; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5913115; Consumed Joules: 360.91; Watts: 60.10; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5471436; Consumed DRAM Joules: 83.71; DRAM Watts: 13.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a74
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.41   0.53    1.04      32 M     50 M    0.36    0.48    0.02    0.02     4144     2012      333     64
   1    1     0.19   0.38   0.51    1.04      20 M     39 M    0.47    0.60    0.01    0.02     4200     3789       62     59
   2    0     0.08   0.77   0.10    0.60    2041 K   3185 K    0.36    0.28    0.00    0.00      112      236       43     63
   3    1     0.03   0.58   0.06    0.60    2781 K   3104 K    0.10    0.07    0.01    0.01      168       35        9     60
   4    0     0.10   0.35   0.29    0.75      25 M     38 M    0.33    0.53    0.02    0.04     4648     1983       51     64
   5    1     0.16   0.33   0.49    1.00      21 M     38 M    0.43    0.60    0.01    0.02     5208     3587       47     60
   6    0     0.05   0.66   0.08    0.60    3780 K   6622 K    0.43    0.20    0.01    0.01      112      216      158     63
   7    1     0.08   0.27   0.29    0.75      22 M     32 M    0.29    0.58    0.03    0.04     3808     3797      348     59
   8    0     0.19   0.37   0.51    1.02      26 M     43 M    0.39    0.54    0.01    0.02     5656     2486      346     62
   9    1     0.01   0.46   0.03    0.60     371 K   1465 K    0.75    0.09    0.00    0.01        0       41        4     59
  10    0     0.07   0.99   0.07    0.60    1547 K   3945 K    0.61    0.35    0.00    0.01      112       26       20     63
  11    1     0.10   0.33   0.30    0.76      23 M     33 M    0.31    0.57    0.02    0.03     4368     3206       41     59
  12    0     0.22   0.37   0.58    1.11      29 M     47 M    0.39    0.52    0.01    0.02     5544     2349      376     63
  13    1     0.01   0.37   0.02    0.60     310 K    960 K    0.68    0.10    0.00    0.01      224       72        3     59
  14    0     0.03   0.09   0.39    0.87     111 M    122 M    0.09    0.13    0.33    0.36     5600       19     7405     63
  15    1     0.05   0.15   0.32    0.78     103 M    113 M    0.09    0.20    0.23    0.25     3808     6456       17     59
  16    0     0.05   0.69   0.07    0.60    4368 K   5833 K    0.25    0.20    0.01    0.01      112       83      163     63
  17    1     0.00   0.25   0.00    0.60      45 K     57 K    0.21    0.06    0.03    0.04       56        2        1     59
  18    0     0.08   0.23   0.34    0.83      93 M    101 M    0.08    0.19    0.12    0.13     3416       29     8649     64
  19    1     0.11   0.36   0.30    0.76      33 M     46 M    0.28    0.53    0.03    0.04      448     1659        9     60
  20    0     0.02   0.61   0.03    0.60     774 K   1056 K    0.27    0.21    0.00    0.01       56       17       33     64
  21    1     0.13   0.24   0.52    1.04     121 M    140 M    0.13    0.16    0.10    0.11     6496    13626       68     60
  22    0     0.14   0.30   0.45    0.94      93 M    107 M    0.12    0.15    0.07    0.08      336      150      139     64
  23    1     0.02   0.52   0.04    0.60     742 K   1432 K    0.48    0.08    0.00    0.01      168       60        1     61
  24    0     0.09   0.66   0.13    0.62    3846 K   4508 K    0.15    0.27    0.00    0.01       56       67      160     64
  25    1     0.36   0.68   0.52    1.01      45 M     62 M    0.27    0.34    0.01    0.02      448     1628       11     60
  26    0     0.15   0.17   0.84    1.20     159 M    183 M    0.13    0.15    0.11    0.12     2968       46     9008     63
  27    1     0.06   0.59   0.10    0.62    2064 K   3090 K    0.33    0.13    0.00    0.01      224       39        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.93     587 M    719 M    0.18    0.29    0.04    0.05    32872     9719    26884     56
 SKT    1     0.09   0.37   0.25    0.88     399 M    516 M    0.23    0.40    0.03    0.04    29624    37997      624     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.28    0.90     986 M   1235 M    0.20    0.34    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.21 %

 C1 core residency: 56.43 %; C3 core residency: 4.91 %; C6 core residency: 7.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     22 G   |   22%    22%   
 SKT    1       53 G     52 G   |   55%    55%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  150 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.37    13.21     285.18      38.58         148.16
 SKT   1    96.99    81.45     303.45      69.79         120.10
---------------------------------------------------------------------------------------------------------------
       *    114.36    94.66     588.63     108.37         137.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b59
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   774.62 --||-- Mem Ch  0: Reads (MB/s):  4883.67 --|
|--            Writes(MB/s):   764.64 --||--            Writes(MB/s):  4141.74 --|
|-- Mem Ch  1: Reads (MB/s):   772.06 --||-- Mem Ch  1: Reads (MB/s):  4879.17 --|
|--            Writes(MB/s):   765.38 --||--            Writes(MB/s):  4146.06 --|
|-- Mem Ch  2: Reads (MB/s):   764.29 --||-- Mem Ch  2: Reads (MB/s):  4897.25 --|
|--            Writes(MB/s):   761.08 --||--            Writes(MB/s):  4140.13 --|
|-- Mem Ch  3: Reads (MB/s):   791.81 --||-- Mem Ch  3: Reads (MB/s):  4915.80 --|
|--            Writes(MB/s):   769.89 --||--            Writes(MB/s):  4147.39 --|
|-- NODE 0 Mem Read (MB/s) :  3102.78 --||-- NODE 1 Mem Read (MB/s) : 19575.89 --|
|-- NODE 0 Mem Write(MB/s) :  3060.98 --||-- NODE 1 Mem Write(MB/s) : 16575.32 --|
|-- NODE 0 P. Write (T/s):     128332 --||-- NODE 1 P. Write (T/s):     196274 --|
|-- NODE 0 Memory (MB/s):     6163.76 --||-- NODE 1 Memory (MB/s):    36151.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22678.67                --|
            |--                System Write Throughput(MB/s):      19636.30                --|
            |--               System Memory Throughput(MB/s):      42314.97                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c2e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     191 M        12      29 M   249 M    800 K     0    1268 K
 1     588 K      1075 K    25 M   234 M    219 M     0     345 K
-----------------------------------------------------------------------
 *     192 M      1075 K    54 M   484 M    220 M     0    1614 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.98        Core1: 14.51        
Core2: 24.64        Core3: 29.51        
Core4: 13.53        Core5: 13.94        
Core6: 20.65        Core7: 14.63        
Core8: 12.83        Core9: 39.68        
Core10: 25.69        Core11: 15.26        
Core12: 13.20        Core13: 34.71        
Core14: 48.38        Core15: 35.29        
Core16: 35.88        Core17: 45.86        
Core18: 49.03        Core19: 38.59        
Core20: 34.55        Core21: 20.34        
Core22: 45.22        Core23: 25.95        
Core24: 37.13        Core25: 26.32        
Core26: 40.95        Core27: 40.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.81
Socket1: 23.22
DDR read Latency(ns)
Socket0: 3865.40
Socket1: 542.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.77        Core1: 14.70        
Core2: 24.73        Core3: 30.43        
Core4: 13.67        Core5: 14.39        
Core6: 21.07        Core7: 14.44        
Core8: 13.10        Core9: 48.15        
Core10: 26.95        Core11: 15.33        
Core12: 13.36        Core13: 34.27        
Core14: 46.78        Core15: 35.22        
Core16: 29.89        Core17: 47.24        
Core18: 49.74        Core19: 39.09        
Core20: 34.88        Core21: 18.62        
Core22: 45.42        Core23: 30.92        
Core24: 36.41        Core25: 34.74        
Core26: 41.57        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.95
Socket1: 24.51
DDR read Latency(ns)
Socket0: 3804.91
Socket1: 534.07
irq_total: 328584.410613736
cpu_total: 27.09
cpu_0: 40.98
cpu_1: 37.79
cpu_2: 8.25
cpu_3: 2.20
cpu_4: 43.58
cpu_5: 41.05
cpu_6: 6.65
cpu_7: 45.91
cpu_8: 44.51
cpu_9: 0.20
cpu_10: 14.30
cpu_11: 36.53
cpu_12: 43.78
cpu_13: 0.67
cpu_14: 46.31
cpu_15: 38.06
cpu_16: 0.73
cpu_17: 0.07
cpu_18: 44.38
cpu_19: 36.99
cpu_20: 9.65
cpu_21: 34.13
cpu_22: 57.35
cpu_23: 11.04
cpu_24: 9.25
cpu_25: 46.77
cpu_26: 42.38
cpu_27: 14.90
enp130s0f0_rx_bytes_phy: 7265156500
enp130s0f1_rx_bytes_phy: 6611547103
enp4s0f0_rx_bytes_phy: 6630024
enp4s0f1_rx_bytes_phy: 2851460
Total_rx_bytes_phy: 13886185087
enp130s0f0_tx_packets: 44052
enp130s0f1_tx_packets: 15969
enp4s0f0_tx_packets: 653245
enp4s0f1_tx_packets: 701383
Total_tx_packets: 1414649
enp130s0f0_rx_packets_phy: 805633
enp130s0f1_rx_packets_phy: 733157
enp4s0f0_rx_packets_phy: 94714
enp4s0f1_rx_packets_phy: 40735
Total_rx_packets_phy: 1674239
enp130s0f0_rx_bytes: 7217125756
enp130s0f1_rx_bytes: 6568426751
enp4s0f0_rx_bytes: 6251068
enp4s0f1_rx_bytes: 2687997
Total_rx_bytes: 13794491572
enp130s0f0_rx_packets: 805630
enp130s0f1_rx_packets: 733173
enp4s0f0_rx_packets: 94713
enp4s0f1_rx_packets: 40727
Total_rx_packets: 1674243
enp130s0f0_tx_bytes_phy: 7276768
enp130s0f1_tx_bytes_phy: 5316214
enp4s0f0_tx_bytes_phy: 5890962533
enp4s0f1_tx_bytes_phy: 6325006732
Total_tx_bytes_phy: 12228562247
enp130s0f0_tx_packets_phy: 109569
enp130s0f1_tx_packets_phy: 81568
enp4s0f0_tx_packets_phy: 653245
enp4s0f1_tx_packets_phy: 701380
Total_tx_packets_phy: 1545762
enp130s0f0_tx_bytes: 2907435
enp130s0f1_tx_bytes: 1053956
enp4s0f0_tx_bytes: 5888351415
enp4s0f1_tx_bytes: 6322228783
Total_tx_bytes: 12214541589


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.36        Core1: 15.02        
Core2: 22.76        Core3: 29.38        
Core4: 13.44        Core5: 14.45        
Core6: 20.83        Core7: 14.54        
Core8: 13.38        Core9: 35.38        
Core10: 26.74        Core11: 15.27        
Core12: 13.23        Core13: 35.11        
Core14: 48.51        Core15: 34.76        
Core16: 35.02        Core17: 43.44        
Core18: 49.50        Core19: 39.19        
Core20: 34.62        Core21: 21.27        
Core22: 45.58        Core23: 31.83        
Core24: 34.99        Core25: 35.76        
Core26: 40.87        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 25.09
DDR read Latency(ns)
Socket0: 3816.10
Socket1: 523.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.20        Core1: 14.52        
Core2: 24.48        Core3: 29.46        
Core4: 13.88        Core5: 14.67        
Core6: 22.36        Core7: 14.63        
Core8: 12.66        Core9: 48.47        
Core10: 26.41        Core11: 15.33        
Core12: 13.55        Core13: 36.08        
Core14: 48.50        Core15: 35.06        
Core16: 34.32        Core17: 47.06        
Core18: 50.00        Core19: 39.10        
Core20: 34.59        Core21: 20.67        
Core22: 45.55        Core23: 32.21        
Core24: 34.55        Core25: 35.51        
Core26: 40.87        Core27: 40.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.90
Socket1: 25.02
DDR read Latency(ns)
Socket0: 3782.12
Socket1: 525.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.17        Core1: 14.52        
Core2: 23.63        Core3: 28.50        
Core4: 13.97        Core5: 14.88        
Core6: 20.62        Core7: 15.14        
Core8: 12.85        Core9: 50.08        
Core10: 26.87        Core11: 15.35        
Core12: 13.50        Core13: 34.79        
Core14: 48.74        Core15: 37.23        
Core16: 32.35        Core17: 47.92        
Core18: 50.28        Core19: 39.11        
Core20: 34.94        Core21: 21.00        
Core22: 45.39        Core23: 32.14        
Core24: 33.88        Core25: 35.52        
Core26: 41.01        Core27: 40.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.04
Socket1: 25.46
DDR read Latency(ns)
Socket0: 3889.56
Socket1: 517.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.64        Core1: 14.61        
Core2: 23.16        Core3: 29.65        
Core4: 13.77        Core5: 14.58        
Core6: 21.02        Core7: 15.09        
Core8: 12.98        Core9: 42.03        
Core10: 26.20        Core11: 15.42        
Core12: 13.30        Core13: 35.20        
Core14: 48.82        Core15: 35.92        
Core16: 31.39        Core17: 50.22        
Core18: 49.67        Core19: 39.26        
Core20: 34.65        Core21: 21.17        
Core22: 45.55        Core23: 31.03        
Core24: 34.79        Core25: 35.53        
Core26: 41.23        Core27: 40.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 25.21
DDR read Latency(ns)
Socket0: 3854.69
Socket1: 519.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24014
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415814226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415818374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207968264; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207968264; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207969996; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207969996; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207971508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207971508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207972892; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207972892; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006646149; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5572955; Consumed Joules: 340.15; Watts: 56.62; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 3058854; Consumed DRAM Joules: 46.80; DRAM Watts: 7.79
S1P0; QPIClocks: 14415845958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415848886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207990891; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207990891; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207990987; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207990987; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207991686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207991686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207993965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207993965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006671028; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5683957; Consumed Joules: 346.92; Watts: 57.75; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5505289; Consumed DRAM Joules: 84.23; DRAM Watts: 14.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e9f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.32   0.38    0.85      27 M     41 M    0.34    0.52    0.02    0.04     4088     5448      143     64
   1    1     0.09   0.27   0.34    0.82      21 M     33 M    0.37    0.58    0.02    0.04     3640     3525       26     61
   2    0     0.08   0.77   0.10    0.60    2004 K   2995 K    0.33    0.28    0.00    0.00      336      348       20     63
   3    1     0.01   0.42   0.04    0.60     930 K   1847 K    0.50    0.07    0.01    0.01       56       34       14     60
   4    0     0.12   0.31   0.40    0.88      23 M     39 M    0.40    0.58    0.02    0.03     6216     5580      297     64
   5    1     0.12   0.34   0.36    0.83      22 M     34 M    0.35    0.59    0.02    0.03     4424     3916       16     60
   6    0     0.04   0.81   0.05    0.60    1613 K   3606 K    0.55    0.29    0.00    0.01      168      168       16     63
   7    1     0.20   0.39   0.50    1.02      25 M     43 M    0.42    0.52    0.01    0.02     4536     3744       87     59
   8    0     0.20   0.40   0.51    1.04      26 M     44 M    0.41    0.53    0.01    0.02     5096     5411      341     63
   9    1     0.00   0.29   0.00    0.60      72 K    109 K    0.34    0.08    0.02    0.03        0        2        2     60
  10    0     0.10   0.84   0.12    0.60    5481 K   8175 K    0.33    0.32    0.01    0.01      112       62      220     62
  11    1     0.06   0.20   0.27    0.72      22 M     31 M    0.28    0.59    0.04    0.06     5152     3697       40     59
  12    0     0.18   0.37   0.48    0.97      28 M     44 M    0.36    0.53    0.02    0.02     4984     5551      180     63
  13    1     0.00   0.13   0.02    0.60     113 K    537 K    0.79    0.08    0.01    0.03      112        9        3     60
  14    0     0.07   0.17   0.44    0.93      99 M    111 M    0.10    0.14    0.14    0.15     4200       69     9523     63
  15    1     0.06   0.18   0.31    0.77      97 M    107 M    0.10    0.19    0.18    0.19     5208     8046       17     58
  16    0     0.00   0.49   0.01    0.60     480 K    666 K    0.28    0.19    0.01    0.01       56       19       32     64
  17    1     0.00   0.31   0.00    0.60      34 K     51 K    0.33    0.09    0.02    0.03       56        1        1     60
  18    0     0.07   0.16   0.44    0.94      95 M    106 M    0.10    0.14    0.14    0.15     3248       60     7386     63
  19    1     0.03   0.09   0.28    0.73     107 M    115 M    0.07    0.14    0.40    0.43     2968     6334        4     60
  20    0     0.06   0.80   0.08    0.60    3945 K   6346 K    0.38    0.17    0.01    0.01      280      260      136     63
  21    1     0.14   0.40   0.34    0.84      26 M     42 M    0.37    0.52    0.02    0.03      504     1218       17     61
  22    0     0.13   0.19   0.69    1.19     123 M    141 M    0.13    0.14    0.09    0.11     3360      197    10341     63
  23    1     0.08   0.88   0.09    0.63    2361 K   4694 K    0.50    0.30    0.00    0.01      168       64        4     62
  24    0     0.07   0.72   0.10    0.60    3816 K   4283 K    0.11    0.23    0.01    0.01      168       70      156     64
  25    1     0.10   0.22   0.46    0.95     113 M    128 M    0.11    0.21    0.11    0.12     4312     8167       14     60
  26    0     0.15   0.30   0.50    0.98      95 M    108 M    0.12    0.22    0.06    0.07     2296       44     9930     63
  27    1     0.10   0.89   0.11    0.61    7822 K   9399 K    0.17    0.15    0.01    0.01      168      431        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.92     537 M    664 M    0.19    0.31    0.04    0.05    34608    23287    38721     56
 SKT    1     0.07   0.32   0.22    0.82     446 M    551 M    0.19    0.36    0.05    0.06    31304    39188      248     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.26    0.87     984 M   1216 M    0.19    0.34    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.35 %

 C1 core residency: 48.06 %; C3 core residency: 5.95 %; C6 core residency: 15.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.71    15.39     283.30      38.85         154.41
 SKT   1    96.29    81.84     291.81      69.46         123.83
---------------------------------------------------------------------------------------------------------------
       *    112.00    97.23     575.11     108.31         140.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f88
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   907.11 --||-- Mem Ch  0: Reads (MB/s):  4703.84 --|
|--            Writes(MB/s):   816.69 --||--            Writes(MB/s):  4046.29 --|
|-- Mem Ch  1: Reads (MB/s):   892.16 --||-- Mem Ch  1: Reads (MB/s):  4695.37 --|
|--            Writes(MB/s):   811.90 --||--            Writes(MB/s):  4052.68 --|
|-- Mem Ch  2: Reads (MB/s):   887.97 --||-- Mem Ch  2: Reads (MB/s):  4740.83 --|
|--            Writes(MB/s):   809.74 --||--            Writes(MB/s):  4050.82 --|
|-- Mem Ch  3: Reads (MB/s):   932.49 --||-- Mem Ch  3: Reads (MB/s):  4744.29 --|
|--            Writes(MB/s):   819.65 --||--            Writes(MB/s):  4052.17 --|
|-- NODE 0 Mem Read (MB/s) :  3619.73 --||-- NODE 1 Mem Read (MB/s) : 18884.33 --|
|-- NODE 0 Mem Write(MB/s) :  3257.98 --||-- NODE 1 Mem Write(MB/s) : 16201.96 --|
|-- NODE 0 P. Write (T/s):     128903 --||-- NODE 1 P. Write (T/s):     181659 --|
|-- NODE 0 Memory (MB/s):     6877.71 --||-- NODE 1 Memory (MB/s):    35086.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22504.06                --|
            |--                System Write Throughput(MB/s):      19459.94                --|
            |--               System Memory Throughput(MB/s):      41964.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 605d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     194 M        12      30 M   250 M    811 K     0    1095 K
 1     622 K      1058 K    26 M   233 M    219 M     0     837 K
-----------------------------------------------------------------------
 *     195 M      1058 K    56 M   483 M    220 M     0    1932 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.55        Core1: 13.61        
Core2: 25.12        Core3: 28.05        
Core4: 13.08        Core5: 13.56        
Core6: 21.48        Core7: 14.24        
Core8: 13.64        Core9: 26.62        
Core10: 21.87        Core11: 14.27        
Core12: 13.85        Core13: 26.40        
Core14: 36.90        Core15: 21.40        
Core16: 36.51        Core17: 41.81        
Core18: 34.14        Core19: 28.17        
Core20: 31.92        Core21: 23.70        
Core22: 38.24        Core23: 31.78        
Core24: 30.44        Core25: 34.34        
Core26: 43.46        Core27: 29.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.48
Socket1: 21.41
DDR read Latency(ns)
Socket0: 3204.40
Socket1: 570.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.80        Core1: 13.65        
Core2: 25.52        Core3: 27.00        
Core4: 13.13        Core5: 13.29        
Core6: 21.54        Core7: 14.29        
Core8: 13.77        Core9: 27.18        
Core10: 21.98        Core11: 14.35        
Core12: 13.96        Core13: 26.84        
Core14: 35.57        Core15: 23.47        
Core16: 40.53        Core17: 40.79        
Core18: 34.53        Core19: 24.98        
Core20: 32.37        Core21: 24.12        
Core22: 40.04        Core23: 31.54        
Core24: 31.21        Core25: 34.76        
Core26: 43.64        Core27: 29.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 21.23
DDR read Latency(ns)
Socket0: 3177.96
Socket1: 574.66
irq_total: 403271.62931429
cpu_total: 27.65
cpu_0: 41.95
cpu_1: 42.95
cpu_2: 11.57
cpu_3: 11.70
cpu_4: 43.75
cpu_5: 46.01
cpu_6: 6.18
cpu_7: 40.16
cpu_8: 43.02
cpu_9: 1.20
cpu_10: 7.18
cpu_11: 39.30
cpu_12: 45.08
cpu_13: 0.93
cpu_14: 46.94
cpu_15: 34.11
cpu_16: 0.40
cpu_17: 0.13
cpu_18: 45.15
cpu_19: 38.56
cpu_20: 9.24
cpu_21: 37.63
cpu_22: 41.95
cpu_23: 7.58
cpu_24: 18.68
cpu_25: 43.09
cpu_26: 61.44
cpu_27: 8.58
enp130s0f0_tx_packets_phy: 101180
enp130s0f1_tx_packets_phy: 126309
enp4s0f0_tx_packets_phy: 659485
enp4s0f1_tx_packets_phy: 708655
Total_tx_packets_phy: 1595629
enp130s0f0_rx_packets: 803373
enp130s0f1_rx_packets: 745222
enp4s0f0_rx_packets: 48552
enp4s0f1_rx_packets: 67069
Total_rx_packets: 1664216
enp130s0f0_rx_bytes: 7196899549
enp130s0f1_rx_bytes: 6675198495
enp4s0f0_rx_bytes: 3204492
enp4s0f1_rx_bytes: 4426583
Total_rx_bytes: 13879729119
enp130s0f0_tx_packets: 34545
enp130s0f1_tx_packets: 65683
enp4s0f0_tx_packets: 659479
enp4s0f1_tx_packets: 708661
Total_tx_packets: 1468368
enp130s0f0_tx_bytes: 2279980
enp130s0f1_tx_bytes: 4335102
enp4s0f0_tx_bytes: 5944550767
enp4s0f1_tx_bytes: 6387861054
Total_tx_bytes: 12339026903
enp130s0f0_tx_bytes_phy: 6682801
enp130s0f1_tx_bytes_phy: 8477862
enp4s0f0_tx_bytes_phy: 5947236709
enp4s0f1_tx_bytes_phy: 6390639945
Total_tx_bytes_phy: 12353037317
enp130s0f0_rx_packets_phy: 803361
enp130s0f1_rx_packets_phy: 745206
enp4s0f0_rx_packets_phy: 48560
enp4s0f1_rx_packets_phy: 67070
Total_rx_packets_phy: 1664197
enp130s0f0_rx_bytes_phy: 7244642376
enp130s0f1_rx_bytes_phy: 6719248311
enp4s0f0_rx_bytes_phy: 3399215
enp4s0f1_rx_bytes_phy: 4694963
Total_rx_bytes_phy: 13971984865


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 13.68        
Core2: 25.00        Core3: 26.57        
Core4: 13.03        Core5: 13.40        
Core6: 21.76        Core7: 14.58        
Core8: 13.83        Core9: 27.44        
Core10: 21.96        Core11: 14.43        
Core12: 13.82        Core13: 27.98        
Core14: 32.98        Core15: 30.22        
Core16: 31.29        Core17: 43.33        
Core18: 36.12        Core19: 21.49        
Core20: 32.50        Core21: 24.07        
Core22: 41.04        Core23: 33.79        
Core24: 31.40        Core25: 34.37        
Core26: 43.59        Core27: 24.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 21.73
DDR read Latency(ns)
Socket0: 3179.46
Socket1: 567.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.03        Core1: 13.03        
Core2: 25.50        Core3: 27.84        
Core4: 15.50        Core5: 12.67        
Core6: 21.12        Core7: 15.00        
Core8: 13.48        Core9: 28.35        
Core10: 21.53        Core11: 14.76        
Core12: 12.42        Core13: 27.04        
Core14: 37.17        Core15: 28.28        
Core16: 33.19        Core17: 45.11        
Core18: 36.94        Core19: 25.80        
Core20: 32.39        Core21: 23.65        
Core22: 40.66        Core23: 34.15        
Core24: 28.84        Core25: 34.46        
Core26: 43.54        Core27: 28.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 21.68
DDR read Latency(ns)
Socket0: 3211.44
Socket1: 551.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.49        Core1: 12.71        
Core2: 24.48        Core3: 27.69        
Core4: 15.15        Core5: 12.65        
Core6: 21.20        Core7: 14.64        
Core8: 13.57        Core9: 27.21        
Core10: 21.77        Core11: 14.72        
Core12: 12.52        Core13: 25.86        
Core14: 34.87        Core15: 24.29        
Core16: 36.15        Core17: 44.02        
Core18: 38.01        Core19: 27.05        
Core20: 32.46        Core21: 23.64        
Core22: 40.59        Core23: 32.13        
Core24: 28.51        Core25: 34.65        
Core26: 43.51        Core27: 29.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 21.23
DDR read Latency(ns)
Socket0: 3187.06
Socket1: 557.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.01        Core1: 13.58        
Core2: 24.60        Core3: 25.32        
Core4: 13.40        Core5: 12.94        
Core6: 21.29        Core7: 13.77        
Core8: 13.71        Core9: 30.17        
Core10: 21.89        Core11: 14.28        
Core12: 13.19        Core13: 39.00        
Core14: 31.00        Core15: 15.34        
Core16: 34.70        Core17: 36.81        
Core18: 31.86        Core19: 17.68        
Core20: 32.10        Core21: 22.75        
Core22: 40.42        Core23: 30.12        
Core24: 24.47        Core25: 33.18        
Core26: 43.03        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 18.65
DDR read Latency(ns)
Socket0: 3108.15
Socket1: 610.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25089
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412889742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412892862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206522953; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206522953; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206519085; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206519085; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206524597; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206524597; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206529458; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206529458; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004995834; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5615975; Consumed Joules: 342.77; Watts: 57.08; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 3119921; Consumed DRAM Joules: 47.73; DRAM Watts: 7.95
S1P0; QPIClocks: 14411888622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411891774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206005603; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206005603; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206006130; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206006130; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206007178; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206007178; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206005877; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206005877; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005016956; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5856833; Consumed Joules: 357.47; Watts: 59.53; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5482120; Consumed DRAM Joules: 83.88; DRAM Watts: 13.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 62d2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.32   0.40    0.88      27 M     42 M    0.36    0.53    0.02    0.03     4648     4934      133     64
   1    1     0.15   0.33   0.46    0.97      21 M     36 M    0.40    0.59    0.01    0.02     5040     4627       27     60
   2    0     0.09   0.71   0.12    0.60    2326 K   3557 K    0.35    0.33    0.00    0.00       56      352       48     63
   3    1     0.08   0.84   0.10    0.60    2732 K   4924 K    0.45    0.37    0.00    0.01      224      650       10     60
   4    0     0.16   0.41   0.38    0.87      27 M     42 M    0.35    0.53    0.02    0.03     4816     5084       13     64
   5    1     0.16   0.33   0.50    1.02      24 M     40 M    0.41    0.58    0.01    0.02     4424     5845       33     59
   6    0     0.04   0.64   0.06    0.60    1488 K   4646 K    0.68    0.27    0.00    0.01       56      126       23     63
   7    1     0.13   0.36   0.35    0.83      20 M     34 M    0.41    0.58    0.02    0.03     5096     5099       25     59
   8    0     0.16   0.36   0.45    0.93      27 M     43 M    0.36    0.54    0.02    0.03     5040     5151      402     62
   9    1     0.01   0.38   0.02    0.60     434 K   1165 K    0.63    0.09    0.01    0.01      224       24        9     60
  10    0     0.05   0.77   0.07    0.60    1603 K   5108 K    0.69    0.24    0.00    0.01      224       79        9     62
  11    1     0.16   0.39   0.40    0.89      21 M     37 M    0.41    0.57    0.01    0.02     4984     4640       24     58
  12    0     0.20   0.36   0.55    1.07      29 M     47 M    0.36    0.52    0.02    0.02     5096     4911      203     62
  13    1     0.01   0.37   0.02    0.61     357 K   1088 K    0.67    0.11    0.00    0.01      168       68        5     59
  14    0     0.09   0.20   0.42    0.92     112 M    122 M    0.09    0.18    0.13    0.14     4368       15    12244     63
  15    1     0.07   0.26   0.26    0.71      55 M     66 M    0.17    0.35    0.08    0.10     3584     3910       14     58
  16    0     0.00   0.37   0.00    0.60     204 K    314 K    0.35    0.12    0.01    0.02        0       15       28     63
  17    1     0.00   0.28   0.00    0.60      49 K     75 K    0.34    0.08    0.02    0.03       56        2        0     60
  18    0     0.10   0.22   0.48    0.98     117 M    128 M    0.09    0.20    0.11    0.12     1680       76     9927     64
  19    1     0.11   0.32   0.34    0.82      67 M     81 M    0.17    0.30    0.06    0.07      504     2958        5     60
  20    0     0.05   0.63   0.08    0.60    3759 K   7158 K    0.47    0.14    0.01    0.01      224       10      177     63
  21    1     0.14   0.47   0.30    0.76      47 M     59 M    0.19    0.36    0.03    0.04      448     2321       84     61
  22    0     0.09   0.25   0.36    0.83      93 M    104 M    0.10    0.16    0.10    0.12     3640       37     7473     64
  23    1     0.05   0.60   0.08    0.60    2215 K   2861 K    0.23    0.09    0.00    0.01      224       79        0     61
  24    0     0.13   0.79   0.16    0.60    7353 K   8982 K    0.18    0.36    0.01    0.01      112      113      529     64
  25    1     0.10   0.24   0.43    0.91      94 M    109 M    0.14    0.33    0.09    0.11     5880    10033       21     60
  26    0     0.15   0.20   0.76    1.20     126 M    147 M    0.14    0.16    0.08    0.10     3864       93     9560     63
  27    1     0.06   0.59   0.10    0.62    2610 K   3492 K    0.25    0.15    0.00    0.01        0       26        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.33   0.31    0.91     578 M    708 M    0.18    0.31    0.04    0.05    33824    20996    40769     56
 SKT    1     0.09   0.37   0.24    0.84     362 M    478 M    0.24    0.44    0.03    0.04    30856    40282      257     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.27    0.87     941 M   1187 M    0.21    0.37    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.33 %

 C1 core residency: 55.60 %; C3 core residency: 4.43 %; C6 core residency: 8.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.69 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       52 G     52 G   |   54%    54%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  150 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.69    16.23     284.37      39.46         143.08
 SKT   1    91.48    81.10     299.64      69.32         118.80
---------------------------------------------------------------------------------------------------------------
       *    109.17    97.32     584.01     108.78         133.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63b6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   691.38 --||-- Mem Ch  0: Reads (MB/s):  5290.92 --|
|--            Writes(MB/s):   540.56 --||--            Writes(MB/s):  4297.37 --|
|-- Mem Ch  1: Reads (MB/s):   680.53 --||-- Mem Ch  1: Reads (MB/s):  5292.54 --|
|--            Writes(MB/s):   540.17 --||--            Writes(MB/s):  4303.53 --|
|-- Mem Ch  2: Reads (MB/s):   668.34 --||-- Mem Ch  2: Reads (MB/s):  5319.97 --|
|--            Writes(MB/s):   534.33 --||--            Writes(MB/s):  4300.22 --|
|-- Mem Ch  3: Reads (MB/s):   700.51 --||-- Mem Ch  3: Reads (MB/s):  5333.99 --|
|--            Writes(MB/s):   544.93 --||--            Writes(MB/s):  4304.45 --|
|-- NODE 0 Mem Read (MB/s) :  2740.76 --||-- NODE 1 Mem Read (MB/s) : 21237.42 --|
|-- NODE 0 Mem Write(MB/s) :  2159.99 --||-- NODE 1 Mem Write(MB/s) : 17205.57 --|
|-- NODE 0 P. Write (T/s):     129769 --||-- NODE 1 P. Write (T/s):     210246 --|
|-- NODE 0 Memory (MB/s):     4900.74 --||-- NODE 1 Memory (MB/s):    38442.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23978.18                --|
            |--                System Write Throughput(MB/s):      19365.55                --|
            |--               System Memory Throughput(MB/s):      43343.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 648b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     191 M       108      29 M   243 M    720 K     0    1070 K
 1     626 K       846 K    22 M   242 M    219 M     0     508 K
-----------------------------------------------------------------------
 *     192 M       846 K    52 M   486 M    220 M     0    1578 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.62        Core1: 14.00        
Core2: 22.04        Core3: 37.89        
Core4: 14.15        Core5: 14.91        
Core6: 41.47        Core7: 15.54        
Core8: 14.05        Core9: 34.11        
Core10: 46.83        Core11: 15.76        
Core12: 14.07        Core13: 39.47        
Core14: 42.89        Core15: 36.38        
Core16: 19.77        Core17: 36.34        
Core18: 40.08        Core19: 36.95        
Core20: 43.31        Core21: 36.10        
Core22: 46.27        Core23: 37.62        
Core24: 31.75        Core25: 35.17        
Core26: 44.92        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 27.33
DDR read Latency(ns)
Socket0: 4294.53
Socket1: 479.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.70        Core1: 13.72        
Core2: 22.22        Core3: 37.77        
Core4: 14.26        Core5: 14.82        
Core6: 43.88        Core7: 15.53        
Core8: 14.11        Core9: 33.97        
Core10: 51.90        Core11: 15.75        
Core12: 14.13        Core13: 44.39        
Core14: 42.68        Core15: 36.20        
Core16: 19.79        Core17: 36.47        
Core18: 40.14        Core19: 36.84        
Core20: 42.68        Core21: 35.84        
Core22: 46.23        Core23: 37.82        
Core24: 31.43        Core25: 35.09        
Core26: 44.86        Core27: 35.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 27.16
DDR read Latency(ns)
Socket0: 4282.45
Socket1: 482.68
irq_total: 315883.61600553
cpu_total: 27.47
cpu_0: 39.23
cpu_1: 45.08
cpu_2: 9.18
cpu_3: 4.85
cpu_4: 47.94
cpu_5: 39.23
cpu_6: 0.07
cpu_7: 43.02
cpu_8: 44.08
cpu_9: 1.13
cpu_10: 0.13
cpu_11: 37.30
cpu_12: 40.69
cpu_13: 0.13
cpu_14: 35.24
cpu_15: 45.28
cpu_16: 6.18
cpu_17: 6.85
cpu_18: 43.68
cpu_19: 41.69
cpu_20: 0.27
cpu_21: 37.77
cpu_22: 57.58
cpu_23: 3.46
cpu_24: 10.64
cpu_25: 57.05
cpu_26: 61.30
cpu_27: 9.97
enp130s0f0_tx_bytes_phy: 7771533
enp130s0f1_tx_bytes_phy: 6101397
enp4s0f0_tx_bytes_phy: 5856485761
enp4s0f1_tx_bytes_phy: 6243432328
Total_tx_bytes_phy: 12113791019
enp130s0f0_rx_bytes: 7120784964
enp130s0f1_rx_bytes: 6665692725
enp4s0f0_rx_bytes: 5680438
enp4s0f1_rx_bytes: 1491063
Total_rx_bytes: 13793649190
enp130s0f0_tx_packets: 49936
enp130s0f1_tx_packets: 30433
enp4s0f0_tx_packets: 649424
enp4s0f1_tx_packets: 692339
Total_tx_packets: 1422132
enp130s0f0_rx_packets_phy: 792464
enp130s0f1_rx_packets_phy: 744028
enp4s0f0_rx_packets_phy: 86072
enp4s0f1_rx_packets_phy: 22598
Total_rx_packets_phy: 1645162
enp130s0f0_tx_bytes: 3295865
enp130s0f1_tx_bytes: 2008612
enp4s0f0_tx_bytes: 5853914834
enp4s0f1_tx_bytes: 6240693945
Total_tx_bytes: 12099913256
enp130s0f0_rx_bytes_phy: 7146412345
enp130s0f1_rx_bytes_phy: 6709648748
enp4s0f0_rx_bytes_phy: 6025027
enp4s0f1_rx_bytes_phy: 1581877
Total_rx_bytes_phy: 13863667997
enp130s0f0_rx_packets: 792440
enp130s0f1_rx_packets: 744045
enp4s0f0_rx_packets: 86067
enp4s0f1_rx_packets: 22591
Total_rx_packets: 1645143
enp130s0f0_tx_packets_phy: 116748
enp130s0f1_tx_packets_phy: 92481
enp4s0f0_tx_packets_phy: 649421
enp4s0f1_tx_packets_phy: 692336
Total_tx_packets_phy: 1550986


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.74        Core1: 14.54        
Core2: 22.36        Core3: 36.82        
Core4: 14.18        Core5: 14.64        
Core6: 48.85        Core7: 15.52        
Core8: 14.05        Core9: 34.65        
Core10: 46.74        Core11: 15.74        
Core12: 13.97        Core13: 43.14        
Core14: 42.81        Core15: 35.95        
Core16: 19.83        Core17: 36.92        
Core18: 40.23        Core19: 36.66        
Core20: 21.15        Core21: 35.91        
Core22: 46.13        Core23: 37.25        
Core24: 31.26        Core25: 34.75        
Core26: 44.76        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 27.17
DDR read Latency(ns)
Socket0: 4201.64
Socket1: 481.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.58        Core1: 14.10        
Core2: 22.05        Core3: 37.86        
Core4: 14.24        Core5: 14.97        
Core6: 46.38        Core7: 15.61        
Core8: 13.79        Core9: 34.08        
Core10: 39.58        Core11: 15.86        
Core12: 13.99        Core13: 40.81        
Core14: 42.89        Core15: 36.00        
Core16: 19.99        Core17: 37.11        
Core18: 39.72        Core19: 36.61        
Core20: 38.73        Core21: 35.87        
Core22: 46.15        Core23: 37.16        
Core24: 30.97        Core25: 35.16        
Core26: 44.87        Core27: 35.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 27.24
DDR read Latency(ns)
Socket0: 4209.50
Socket1: 482.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.47        Core1: 13.95        
Core2: 22.10        Core3: 37.18        
Core4: 14.34        Core5: 14.98        
Core6: 46.15        Core7: 15.56        
Core8: 14.00        Core9: 34.65        
Core10: 47.70        Core11: 15.76        
Core12: 14.05        Core13: 38.65        
Core14: 42.63        Core15: 36.27        
Core16: 19.75        Core17: 37.03        
Core18: 40.13        Core19: 36.81        
Core20: 41.09        Core21: 36.00        
Core22: 46.34        Core23: 37.70        
Core24: 29.16        Core25: 35.19        
Core26: 44.96        Core27: 35.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 27.28
DDR read Latency(ns)
Socket0: 4277.66
Socket1: 480.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.59        Core1: 14.25        
Core2: 22.26        Core3: 37.65        
Core4: 14.42        Core5: 14.83        
Core6: 43.55        Core7: 15.66        
Core8: 14.00        Core9: 34.36        
Core10: 42.41        Core11: 15.76        
Core12: 14.19        Core13: 41.23        
Core14: 43.06        Core15: 36.54        
Core16: 20.01        Core17: 36.95        
Core18: 40.19        Core19: 37.13        
Core20: 41.47        Core21: 36.07        
Core22: 46.28        Core23: 37.28        
Core24: 29.93        Core25: 35.20        
Core26: 45.01        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 27.37
DDR read Latency(ns)
Socket0: 4158.82
Socket1: 479.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26157
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414220190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414224398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207177517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207177517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207179837; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207179837; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207186161; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207186161; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207187746; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207187746; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005993460; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5413461; Consumed Joules: 330.41; Watts: 55.01; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 2942185; Consumed DRAM Joules: 45.02; DRAM Watts: 7.50
S1P0; QPIClocks: 14414274542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414278314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207207238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207207238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207205305; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207205305; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207207276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207207276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207208668; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207208668; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006021136; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5921572; Consumed Joules: 361.42; Watts: 60.18; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5610451; Consumed DRAM Joules: 85.84; DRAM Watts: 14.29
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66fe
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.33   0.37    0.84      23 M     38 M    0.38    0.57    0.02    0.03     5824     1715      125     64
   1    1     0.18   0.40   0.44    0.94      24 M     39 M    0.38    0.56    0.01    0.02     4088     2965       27     60
   2    0     0.09   0.74   0.12    0.61    2036 K   3125 K    0.35    0.34    0.00    0.00      168      148       11     62
   3    1     0.03   0.58   0.06    0.60    2923 K   3250 K    0.10    0.07    0.01    0.01        0       16       13     60
   4    0     0.23   0.47   0.50    1.00      28 M     45 M    0.39    0.53    0.01    0.02     3808     1770      418     64
   5    1     0.09   0.27   0.34    0.82      23 M     35 M    0.34    0.58    0.03    0.04     4592     2923       11     60
   6    0     0.00   0.31   0.00    0.60      69 K     88 K    0.21    0.05    0.04    0.04      168        3        0     64
   7    1     0.16   0.34   0.47    0.97      28 M     45 M    0.36    0.51    0.02    0.03     4648     3028       23     59
   8    0     0.19   0.39   0.49    0.98      27 M     44 M    0.39    0.53    0.01    0.02     4312     1960      536     63
   9    1     0.00   0.18   0.02    0.60     316 K   1094 K    0.71    0.07    0.01    0.02        0        6        5     60
  10    0     0.00   0.28   0.00    0.60      92 K    114 K    0.19    0.06    0.04    0.05      112        7        0     63
  11    1     0.06   0.20   0.28    0.73      25 M     33 M    0.26    0.57    0.04    0.06     4984     3102       48     59
  12    0     0.17   0.39   0.43    0.90      26 M     42 M    0.36    0.54    0.02    0.03     5488     1918      128     63
  13    1     0.00   0.39   0.00    0.60      45 K     64 K    0.30    0.16    0.01    0.02      112        4        2     59
  14    0     0.05   0.20   0.27    0.71      90 M     98 M    0.08    0.16    0.17    0.19     5432       11     9723     64
  15    1     0.11   0.25   0.43    0.91     127 M    140 M    0.10    0.14    0.12    0.13     3192     8345       16     59
  16    0     0.05   0.83   0.06    0.60    1688 K   3476 K    0.51    0.29    0.00    0.01      112       97        8     64
  17    1     0.05   0.80   0.06    0.60    2983 K   4099 K    0.27    0.21    0.01    0.01      112       55      120     59
  18    0     0.15   0.36   0.42    0.90      86 M    101 M    0.15    0.17    0.06    0.07     4704      137     9071     64
  19    1     0.03   0.09   0.36    0.83     127 M    138 M    0.08    0.14    0.38    0.41     6104    12043        9     60
  20    0     0.00   0.34   0.00    0.60     107 K    141 K    0.24    0.08    0.02    0.03        0        4        1     65
  21    1     0.05   0.13   0.36    0.83     115 M    127 M    0.09    0.19    0.24    0.26     2464     6787        6     61
  22    0     0.12   0.16   0.77    1.20     152 M    172 M    0.12    0.13    0.13    0.15      728       57     7065     64
  23    1     0.03   0.59   0.05    0.60    1643 K   1997 K    0.18    0.09    0.01    0.01      112      149        0     61
  24    0     0.09   0.70   0.12    0.61    3694 K   4404 K    0.16    0.32    0.00    0.01      168       49      118     64
  25    1     0.33   0.65   0.50    1.00      41 M     58 M    0.29    0.39    0.01    0.02      224     1165        8     60
  26    0     0.15   0.27   0.55    1.04      95 M    110 M    0.14    0.17    0.07    0.08      224       41       95     63
  27    1     0.07   0.79   0.09    0.60    4339 K   4877 K    0.11    0.29    0.01    0.01        0      174        3     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.93     538 M    665 M    0.19    0.31    0.04    0.05    31248     7917    27299     57
 SKT    1     0.08   0.34   0.25    0.85     525 M    633 M    0.17    0.33    0.04    0.05    30632    40762      291     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.27    0.89    1063 M   1298 M    0.18    0.32    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.34 %

 C1 core residency: 49.02 %; C3 core residency: 1.96 %; C6 core residency: 18.68 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       49 G     49 G   |   51%    51%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.10    12.24     276.19      37.55         146.36
 SKT   1    100.39    84.67     301.37      71.13         121.09
---------------------------------------------------------------------------------------------------------------
       *    114.49    96.91     577.56     108.68         133.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67e4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   678.72 --||-- Mem Ch  0: Reads (MB/s):  4575.85 --|
|--            Writes(MB/s):   678.01 --||--            Writes(MB/s):  4080.55 --|
|-- Mem Ch  1: Reads (MB/s):   693.33 --||-- Mem Ch  1: Reads (MB/s):  4573.82 --|
|--            Writes(MB/s):   680.76 --||--            Writes(MB/s):  4086.21 --|
|-- Mem Ch  2: Reads (MB/s):   686.90 --||-- Mem Ch  2: Reads (MB/s):  4598.64 --|
|--            Writes(MB/s):   678.28 --||--            Writes(MB/s):  4082.79 --|
|-- Mem Ch  3: Reads (MB/s):   687.33 --||-- Mem Ch  3: Reads (MB/s):  4613.46 --|
|--            Writes(MB/s):   679.89 --||--            Writes(MB/s):  4086.06 --|
|-- NODE 0 Mem Read (MB/s) :  2746.29 --||-- NODE 1 Mem Read (MB/s) : 18361.77 --|
|-- NODE 0 Mem Write(MB/s) :  2716.94 --||-- NODE 1 Mem Write(MB/s) : 16335.61 --|
|-- NODE 0 P. Write (T/s):     128259 --||-- NODE 1 P. Write (T/s):     186215 --|
|-- NODE 0 Memory (MB/s):     5463.23 --||-- NODE 1 Memory (MB/s):    34697.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21108.05                --|
            |--                System Write Throughput(MB/s):      19052.55                --|
            |--               System Memory Throughput(MB/s):      40160.60                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68b9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M        96      25 M   236 M    697 K     0    1089 K
 1     643 K       797 K    29 M   259 M    220 M     0     596 K
-----------------------------------------------------------------------
 *     197 M       797 K    55 M   495 M    220 M     0    1685 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.61        Core1: 13.24        
Core2: 19.38        Core3: 34.72        
Core4: 12.49        Core5: 15.25        
Core6: 31.73        Core7: 16.08        
Core8: 12.84        Core9: 23.94        
Core10: 37.89        Core11: 15.17        
Core12: 13.27        Core13: 40.02        
Core14: 39.74        Core15: 21.52        
Core16: 29.15        Core17: 37.13        
Core18: 45.56        Core19: 20.16        
Core20: 20.15        Core21: 35.21        
Core22: 44.49        Core23: 26.16        
Core24: 26.02        Core25: 24.08        
Core26: 39.86        Core27: 30.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 21.00
DDR read Latency(ns)
Socket0: 4386.09
Socket1: 587.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 13.41        
Core2: 19.01        Core3: 35.23        
Core4: 13.44        Core5: 14.28        
Core6: 31.74        Core7: 15.87        
Core8: 13.03        Core9: 24.21        
Core10: 35.57        Core11: 15.38        
Core12: 13.25        Core13: 42.96        
Core14: 38.58        Core15: 21.83        
Core16: 30.41        Core17: 36.41        
Core18: 45.93        Core19: 20.09        
Core20: 19.87        Core21: 35.11        
Core22: 44.45        Core23: 26.04        
Core24: 24.29        Core25: 24.01        
Core26: 40.08        Core27: 30.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 20.92
DDR read Latency(ns)
Socket0: 4455.36
Socket1: 584.48
irq_total: 361560.249047527
cpu_total: 26.90
cpu_0: 41.42
cpu_1: 48.20
cpu_2: 15.23
cpu_3: 1.93
cpu_4: 42.55
cpu_5: 38.63
cpu_6: 7.38
cpu_7: 36.37
cpu_8: 46.01
cpu_9: 2.19
cpu_10: 0.20
cpu_11: 36.77
cpu_12: 42.75
cpu_13: 0.13
cpu_14: 39.89
cpu_15: 53.32
cpu_16: 0.73
cpu_17: 6.85
cpu_18: 37.30
cpu_19: 42.49
cpu_20: 7.45
cpu_21: 41.36
cpu_22: 50.53
cpu_23: 6.18
cpu_24: 21.88
cpu_25: 35.84
cpu_26: 42.62
cpu_27: 6.98
enp130s0f0_rx_packets: 795150
enp130s0f1_rx_packets: 753131
enp4s0f0_rx_packets: 72013
enp4s0f1_rx_packets: 48686
Total_rx_packets: 1668980
enp130s0f0_rx_packets_phy: 795114
enp130s0f1_rx_packets_phy: 753147
enp4s0f0_rx_packets_phy: 72017
enp4s0f1_rx_packets_phy: 48698
Total_rx_packets_phy: 1668976
enp130s0f0_tx_packets: 30831
enp130s0f1_tx_packets: 62535
enp4s0f0_tx_packets: 663716
enp4s0f1_tx_packets: 713993
Total_tx_packets: 1471075
enp130s0f0_rx_bytes_phy: 7170281647
enp130s0f1_rx_bytes_phy: 6791676350
enp4s0f0_rx_bytes_phy: 5041207
enp4s0f1_rx_bytes_phy: 3408897
Total_rx_bytes_phy: 13970408101
enp130s0f0_tx_bytes_phy: 6434955
enp130s0f1_tx_bytes_phy: 8445822
enp4s0f0_tx_bytes_phy: 5985361253
enp4s0f1_tx_bytes_phy: 6438859239
Total_tx_bytes_phy: 12439101269
enp130s0f0_tx_bytes: 2034902
enp130s0f1_tx_bytes: 4127329
enp4s0f0_tx_bytes: 5982736013
enp4s0f1_tx_bytes: 6435880990
Total_tx_bytes: 12424779234
enp130s0f0_rx_bytes: 7123309794
enp130s0f1_rx_bytes: 6759149518
enp4s0f0_rx_bytes: 4752922
enp4s0f1_rx_bytes: 3213304
Total_rx_bytes: 13890425538
enp130s0f0_tx_packets_phy: 97655
enp130s0f1_tx_packets_phy: 126103
enp4s0f0_tx_packets_phy: 663713
enp4s0f1_tx_packets_phy: 714007
Total_tx_packets_phy: 1601478


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.78        Core1: 13.39        
Core2: 19.18        Core3: 35.34        
Core4: 13.08        Core5: 14.74        
Core6: 31.67        Core7: 15.98        
Core8: 12.99        Core9: 24.45        
Core10: 34.33        Core11: 15.25        
Core12: 13.43        Core13: 32.51        
Core14: 40.50        Core15: 22.01        
Core16: 23.77        Core17: 36.05        
Core18: 46.03        Core19: 20.83        
Core20: 19.99        Core21: 35.21        
Core22: 44.54        Core23: 26.20        
Core24: 26.91        Core25: 24.14        
Core26: 40.05        Core27: 30.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 21.12
DDR read Latency(ns)
Socket0: 4401.85
Socket1: 582.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 13.32        
Core2: 19.02        Core3: 35.40        
Core4: 12.93        Core5: 14.77        
Core6: 31.65        Core7: 15.93        
Core8: 13.03        Core9: 24.10        
Core10: 48.82        Core11: 15.27        
Core12: 13.34        Core13: 45.54        
Core14: 40.34        Core15: 21.92        
Core16: 30.31        Core17: 36.18        
Core18: 45.80        Core19: 20.37        
Core20: 19.91        Core21: 35.21        
Core22: 44.44        Core23: 25.96        
Core24: 26.16        Core25: 24.03        
Core26: 40.05        Core27: 30.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 21.04
DDR read Latency(ns)
Socket0: 4539.40
Socket1: 585.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.59        Core1: 13.21        
Core2: 19.25        Core3: 35.23        
Core4: 13.01        Core5: 14.76        
Core6: 31.76        Core7: 15.89        
Core8: 13.31        Core9: 23.64        
Core10: 39.19        Core11: 15.29        
Core12: 13.37        Core13: 43.00        
Core14: 37.19        Core15: 21.85        
Core16: 31.42        Core17: 36.82        
Core18: 45.92        Core19: 20.73        
Core20: 19.96        Core21: 35.19        
Core22: 44.44        Core23: 26.47        
Core24: 26.00        Core25: 23.99        
Core26: 40.18        Core27: 30.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 21.04
DDR read Latency(ns)
Socket0: 4412.28
Socket1: 587.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 13.50        
Core2: 18.89        Core3: 34.99        
Core4: 12.80        Core5: 14.87        
Core6: 31.97        Core7: 15.94        
Core8: 13.11        Core9: 23.89        
Core10: 38.48        Core11: 15.27        
Core12: 13.26        Core13: 42.61        
Core14: 40.02        Core15: 21.42        
Core16: 31.30        Core17: 36.75        
Core18: 45.64        Core19: 20.58        
Core20: 20.34        Core21: 35.14        
Core22: 44.45        Core23: 25.93        
Core24: 26.24        Core25: 24.23        
Core26: 39.99        Core27: 30.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.98
Socket1: 21.00
DDR read Latency(ns)
Socket0: 4436.22
Socket1: 588.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27226
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414915014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414921074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207525403; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207525403; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207528472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207528472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207531233; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207531233; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207538315; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207538315; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006288682; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5432675; Consumed Joules: 331.58; Watts: 55.21; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 2971899; Consumed DRAM Joules: 45.47; DRAM Watts: 7.57
S1P0; QPIClocks: 14414985842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414989170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207561557; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207561557; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207562128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207562128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207563004; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207563004; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207564401; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207564401; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006316109; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5890361; Consumed Joules: 359.52; Watts: 59.86; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5372813; Consumed DRAM Joules: 82.20; DRAM Watts: 13.69
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b2c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.34   0.42    0.90      22 M     39 M    0.42    0.57    0.02    0.03     4424     2293      134     64
   1    1     0.23   0.44   0.52    1.04      27 M     42 M    0.35    0.54    0.01    0.02     3808     3652      124     60
   2    0     0.12   0.86   0.15    0.60    2604 K   5529 K    0.53    0.46    0.00    0.00      280      181       57     64
   3    1     0.01   0.49   0.03    0.60    1182 K   1726 K    0.32    0.07    0.01    0.01      168       54       51     60
   4    0     0.14   0.38   0.38    0.87      20 M     36 M    0.44    0.59    0.01    0.03     4424     2317       18     64
   5    1     0.09   0.28   0.33    0.80      21 M     33 M    0.35    0.59    0.02    0.04     5152     3493       28     60
   6    0     0.04   0.57   0.07    0.60    3674 K   5986 K    0.39    0.20    0.01    0.02       56       39      119     63
   7    1     0.07   0.25   0.28    0.73      24 M     33 M    0.28    0.57    0.04    0.05     6440     3469       15     59
   8    0     0.23   0.40   0.59    1.14      26 M     46 M    0.42    0.52    0.01    0.02     4536     2479      534     63
   9    1     0.02   0.57   0.04    0.60     651 K   1460 K    0.55    0.13    0.00    0.01       56       20        4     60
  10    0     0.00   0.28   0.00    0.60     102 K    150 K    0.32    0.09    0.02    0.03       56        9        4     63
  11    1     0.06   0.22   0.27    0.72      22 M     30 M    0.28    0.60    0.04    0.05     4816     3549       34     59
  12    0     0.18   0.39   0.46    0.94      25 M     41 M    0.40    0.56    0.01    0.02     5712     2424      131     64
  13    1     0.00   0.54   0.00    0.60      73 K     90 K    0.19    0.10    0.02    0.02      448        7        3     59
  14    0     0.11   0.29   0.38    0.87      93 M    103 M    0.10    0.19    0.08    0.09     3080       60     7873     64
  15    1     0.15   0.23   0.64    1.17     101 M    131 M    0.23    0.30    0.07    0.09     1232     2944       15     57
  16    0     0.00   0.44   0.00    0.60     183 K    264 K    0.31    0.15    0.01    0.02      112       12       15     65
  17    1     0.05   0.83   0.06    0.60    3151 K   4125 K    0.24    0.21    0.01    0.01      168       89        5     59
  18    0     0.06   0.22   0.29    0.74      88 M     96 M    0.08    0.14    0.14    0.15      168        5      230     64
  19    1     0.29   0.74   0.39    0.86      32 M     48 M    0.33    0.39    0.01    0.02     1456     1149        8     60
  20    0     0.05   0.77   0.07    0.61    1831 K   4172 K    0.56    0.32    0.00    0.01      280      117        5     64
  21    1     0.03   0.09   0.36    0.82     127 M    137 M    0.08    0.15    0.38    0.42     5096    11199       52     60
  22    0     0.06   0.09   0.63    1.20     129 M    145 M    0.11    0.13    0.22    0.24     5768       70    10818     64
  23    1     0.06   0.63   0.09    0.60    1581 K   2728 K    0.42    0.17    0.00    0.00      112      108        1     61
  24    0     0.16   0.88   0.19    0.62    7968 K     11 M    0.29    0.34    0.00    0.01      224      150      209     64
  25    1     0.11   0.38   0.29    0.75      44 M     59 M    0.25    0.36    0.04    0.05     2016     2630       11     60
  26    0     0.12   0.29   0.42    0.89      90 M    102 M    0.12    0.18    0.08    0.09     3584       19     9542     64
  27    1     0.06   0.61   0.09    0.60    2124 K   3038 K    0.30    0.12    0.00    0.01        0       32        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.35   0.29    0.90     512 M    638 M    0.20    0.32    0.04    0.04    32704    10175    29689     56
 SKT    1     0.09   0.36   0.24    0.85     410 M    530 M    0.23    0.39    0.03    0.04    30968    32395      351     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.36   0.27    0.87     923 M   1169 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.40 %

 C1 core residency: 52.93 %; C3 core residency: 4.00 %; C6 core residency: 12.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       48 G     48 G   |   50%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    13.57    13.55     276.90      38.02         144.00
 SKT   1    90.44    80.85     300.05      68.67         119.90
---------------------------------------------------------------------------------------------------------------
       *    104.01    94.40     576.95     106.69         133.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c12
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   720.11 --||-- Mem Ch  0: Reads (MB/s):  4905.73 --|
|--            Writes(MB/s):   796.02 --||--            Writes(MB/s):  4156.26 --|
|-- Mem Ch  1: Reads (MB/s):   726.98 --||-- Mem Ch  1: Reads (MB/s):  4906.80 --|
|--            Writes(MB/s):   797.84 --||--            Writes(MB/s):  4159.80 --|
|-- Mem Ch  2: Reads (MB/s):   722.59 --||-- Mem Ch  2: Reads (MB/s):  4930.05 --|
|--            Writes(MB/s):   798.79 --||--            Writes(MB/s):  4155.67 --|
|-- Mem Ch  3: Reads (MB/s):   732.74 --||-- Mem Ch  3: Reads (MB/s):  4946.63 --|
|--            Writes(MB/s):   802.75 --||--            Writes(MB/s):  4161.95 --|
|-- NODE 0 Mem Read (MB/s) :  2902.43 --||-- NODE 1 Mem Read (MB/s) : 19689.20 --|
|-- NODE 0 Mem Write(MB/s) :  3195.39 --||-- NODE 1 Mem Write(MB/s) : 16633.68 --|
|-- NODE 0 P. Write (T/s):     127864 --||-- NODE 1 P. Write (T/s):     189027 --|
|-- NODE 0 Memory (MB/s):     6097.82 --||-- NODE 1 Memory (MB/s):    36322.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22591.63                --|
            |--                System Write Throughput(MB/s):      19829.08                --|
            |--               System Memory Throughput(MB/s):      42420.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ce7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     195 M        36      28 M   243 M    605 K     0    1058 K
 1     389 K       670 K    23 M   235 M    220 M    36     484 K
-----------------------------------------------------------------------
 *     195 M       670 K    52 M   479 M    220 M    36    1543 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 14.28        
Core2: 23.76        Core3: 36.12        
Core4: 14.31        Core5: 13.87        
Core6: 20.98        Core7: 14.26        
Core8: 13.71        Core9: 41.98        
Core10: 40.08        Core11: 14.61        
Core12: 13.02        Core13: 27.77        
Core14: 42.49        Core15: 36.37        
Core16: 35.43        Core17: 40.59        
Core18: 48.85        Core19: 37.25        
Core20: 32.32        Core21: 27.63        
Core22: 43.08        Core23: 33.15        
Core24: 30.98        Core25: 26.92        
Core26: 39.39        Core27: 29.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 23.92
DDR read Latency(ns)
Socket0: 4007.31
Socket1: 536.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.54        Core1: 14.25        
Core2: 23.96        Core3: 36.37        
Core4: 14.51        Core5: 13.68        
Core6: 21.30        Core7: 14.33        
Core8: 13.33        Core9: 39.63        
Core10: 41.02        Core11: 14.70        
Core12: 13.11        Core13: 27.85        
Core14: 40.77        Core15: 36.02        
Core16: 31.61        Core17: 48.60        
Core18: 48.73        Core19: 37.14        
Core20: 35.46        Core21: 27.83        
Core22: 43.29        Core23: 33.31        
Core24: 30.89        Core25: 27.21        
Core26: 39.40        Core27: 27.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 23.85
DDR read Latency(ns)
Socket0: 4020.09
Socket1: 536.62
irq_total: 319775.531736925
cpu_total: 26.18
cpu_0: 41.78
cpu_1: 37.46
cpu_2: 20.03
cpu_3: 2.79
cpu_4: 36.73
cpu_5: 41.52
cpu_6: 5.66
cpu_7: 45.38
cpu_8: 46.24
cpu_9: 0.13
cpu_10: 0.13
cpu_11: 42.45
cpu_12: 44.71
cpu_13: 5.72
cpu_14: 46.97
cpu_15: 41.05
cpu_16: 2.26
cpu_17: 0.07
cpu_18: 41.58
cpu_19: 37.26
cpu_20: 1.66
cpu_21: 36.26
cpu_22: 44.38
cpu_23: 3.79
cpu_24: 15.50
cpu_25: 39.92
cpu_26: 50.43
cpu_27: 1.53
enp130s0f0_tx_packets_phy: 112337
enp130s0f1_tx_packets_phy: 83646
enp4s0f0_tx_packets_phy: 659110
enp4s0f1_tx_packets_phy: 706101
Total_tx_packets_phy: 1561194
enp130s0f0_rx_bytes: 7190163038
enp130s0f1_rx_bytes: 6706240468
enp4s0f0_rx_bytes: 3276908
enp4s0f1_rx_bytes: 1529427
Total_rx_bytes: 13901209841
enp130s0f0_tx_bytes: 3012892
enp130s0f1_tx_bytes: 1282527
enp4s0f0_tx_bytes: 5941195050
enp4s0f1_tx_bytes: 6364826601
Total_tx_bytes: 12310317070
enp130s0f0_rx_packets: 802732
enp130s0f1_rx_packets: 748563
enp4s0f0_rx_packets: 49650
enp4s0f1_rx_packets: 23173
Total_rx_packets: 1624118
enp130s0f0_tx_bytes_phy: 7463503
enp130s0f1_tx_bytes_phy: 5469999
enp4s0f0_tx_bytes_phy: 5943856834
enp4s0f1_tx_bytes_phy: 6367592970
Total_tx_bytes_phy: 12324383306
enp130s0f0_rx_packets_phy: 802787
enp130s0f1_rx_packets_phy: 748562
enp4s0f0_rx_packets_phy: 49654
enp4s0f1_rx_packets_phy: 23176
Total_rx_packets_phy: 1624179
enp130s0f0_tx_packets: 45649
enp130s0f1_tx_packets: 19432
enp4s0f0_tx_packets: 659107
enp4s0f1_tx_packets: 706107
Total_tx_packets: 1430295
enp130s0f0_rx_bytes_phy: 7239149650
enp130s0f1_rx_bytes_phy: 6750450828
enp4s0f0_rx_bytes_phy: 3475817
enp4s0f1_rx_bytes_phy: 1622389
Total_rx_bytes_phy: 13994698684


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.76        Core1: 14.78        
Core2: 23.77        Core3: 35.96        
Core4: 14.55        Core5: 13.30        
Core6: 20.78        Core7: 14.45        
Core8: 13.18        Core9: 32.43        
Core10: 40.90        Core11: 14.80        
Core12: 12.87        Core13: 27.81        
Core14: 40.82        Core15: 36.03        
Core16: 28.59        Core17: 53.66        
Core18: 48.71        Core19: 37.26        
Core20: 33.15        Core21: 28.06        
Core22: 43.56        Core23: 32.72        
Core24: 31.00        Core25: 27.69        
Core26: 39.37        Core27: 28.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 23.98
DDR read Latency(ns)
Socket0: 4002.64
Socket1: 532.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.58        Core1: 14.35        
Core2: 24.13        Core3: 36.45        
Core4: 14.28        Core5: 13.87        
Core6: 20.95        Core7: 14.39        
Core8: 13.50        Core9: 40.68        
Core10: 40.86        Core11: 14.76        
Core12: 13.25        Core13: 27.40        
Core14: 41.62        Core15: 36.15        
Core16: 35.57        Core17: 43.35        
Core18: 48.75        Core19: 37.35        
Core20: 30.11        Core21: 27.50        
Core22: 43.33        Core23: 32.57        
Core24: 29.88        Core25: 27.49        
Core26: 39.25        Core27: 28.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 23.99
DDR read Latency(ns)
Socket0: 4061.70
Socket1: 536.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 14.45        
Core2: 23.95        Core3: 36.23        
Core4: 14.31        Core5: 13.91        
Core6: 21.02        Core7: 14.34        
Core8: 13.68        Core9: 40.59        
Core10: 39.72        Core11: 14.68        
Core12: 13.23        Core13: 27.67        
Core14: 41.34        Core15: 36.40        
Core16: 34.13        Core17: 38.06        
Core18: 48.75        Core19: 37.25        
Core20: 34.34        Core21: 27.51        
Core22: 43.40        Core23: 33.44        
Core24: 29.86        Core25: 27.17        
Core26: 38.79        Core27: 28.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 23.97
DDR read Latency(ns)
Socket0: 4072.15
Socket1: 537.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 14.25        
Core2: 24.03        Core3: 36.93        
Core4: 14.06        Core5: 14.02        
Core6: 20.91        Core7: 14.46        
Core8: 13.46        Core9: 40.65        
Core10: 41.32        Core11: 14.74        
Core12: 13.03        Core13: 27.54        
Core14: 43.84        Core15: 35.91        
Core16: 32.28        Core17: 44.31        
Core18: 48.38        Core19: 36.95        
Core20: 30.76        Core21: 27.99        
Core22: 43.29        Core23: 31.57        
Core24: 29.78        Core25: 27.01        
Core26: 39.15        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 23.94
DDR read Latency(ns)
Socket0: 4058.27
Socket1: 536.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28297
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413237390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413242318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206702357; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206702357; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206704814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206704814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206702147; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206702147; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206699257; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206699257; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005579599; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5446268; Consumed Joules: 332.41; Watts: 55.37; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3053029; Consumed DRAM Joules: 46.71; DRAM Watts: 7.78
S1P0; QPIClocks: 14413291466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413301530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206705420; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206705420; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206705715; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206705715; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206706241; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206706241; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206706491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206706491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005622283; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5784645; Consumed Joules: 353.07; Watts: 58.81; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5549333; Consumed DRAM Joules: 84.90; DRAM Watts: 14.14
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f5a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.31   0.40    0.87      25 M     40 M    0.37    0.55    0.02    0.03     5096     3538      160     65
   1    1     0.08   0.25   0.31    0.78      20 M     31 M    0.34    0.61    0.03    0.04     4088     5250       46     60
   2    0     0.15   0.89   0.17    0.60    6030 K   9111 K    0.34    0.40    0.00    0.01      392      121      141     63
   3    1     0.02   0.53   0.04    0.60    1743 K   2227 K    0.22    0.07    0.01    0.01      336       22       26     60
   4    0     0.06   0.22   0.28    0.73      22 M     32 M    0.32    0.60    0.04    0.05     4760     3663       10     64
   5    1     0.13   0.35   0.36    0.84      22 M     34 M    0.35    0.59    0.02    0.03     4816     5019       24     60
   6    0     0.04   0.72   0.05    0.60    1669 K   3761 K    0.56    0.26    0.00    0.01       56       52        2     63
   7    1     0.18   0.39   0.46    0.95      27 M     42 M    0.36    0.53    0.02    0.02     5488     5300      110     60
   8    0     0.19   0.37   0.53    1.02      29 M     46 M    0.37    0.52    0.02    0.02     4872     3786      574     63
   9    1     0.00   0.25   0.00    0.60      95 K    136 K    0.30    0.06    0.02    0.04       56        1        2     60
  10    0     0.00   0.25   0.00    0.60      56 K     88 K    0.36    0.08    0.02    0.03       56        7        1     63
  11    1     0.15   0.39   0.38    0.85      27 M     39 M    0.30    0.54    0.02    0.03     5936     5818       58     58
  12    0     0.19   0.39   0.49    0.97      28 M     45 M    0.38    0.53    0.01    0.02     3640     4012      176     64
  13    1     0.04   0.80   0.05    0.61    1665 K   3637 K    0.54    0.14    0.00    0.01      280       63       92     58
  14    0     0.10   0.19   0.51    1.04     110 M    124 M    0.11    0.15    0.11    0.12     3472      109    11794     64
  15    1     0.10   0.27   0.36    0.84     104 M    115 M    0.10    0.15    0.11    0.12     4704    10467       75     58
  16    0     0.02   0.59   0.03    0.60     884 K   1197 K    0.26    0.22    0.00    0.01        0       16       28     64
  17    1     0.00   0.24   0.00    0.60      75 K     93 K    0.19    0.04    0.04    0.05       56        2        3     59
  18    0     0.03   0.08   0.35    0.82     103 M    113 M    0.08    0.12    0.38    0.41     3864       17     6811     64
  19    1     0.04   0.14   0.29    0.74     111 M    120 M    0.07    0.14    0.27    0.30     3472     7213       15     60
  20    0     0.01   0.64   0.02    0.60     547 K    833 K    0.34    0.22    0.00    0.01      280       12        7     64
  21    1     0.05   0.18   0.28    0.73      75 M     86 M    0.13    0.28    0.15    0.17     1960     4476       16     61
  22    0     0.06   0.15   0.42    0.91     112 M    124 M    0.10    0.14    0.18    0.20     1904       76    11006     64
  23    1     0.03   0.57   0.05    0.61    1592 K   2140 K    0.26    0.10    0.01    0.01      112      124        2     61
  24    0     0.11   0.76   0.15    0.60    6598 K   7188 K    0.08    0.40    0.01    0.01      224       59      205     64
  25    1     0.10   0.31   0.34    0.81      73 M     88 M    0.17    0.28    0.07    0.08      840     3698       23     61
  26    0     0.17   0.26   0.64    1.19     107 M    126 M    0.15    0.17    0.06    0.08     4816      128    11346     63
  27    1     0.01   0.38   0.03    0.61     434 K   1255 K    0.65    0.06    0.00    0.01      112       15        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.31   0.29    0.90     555 M    676 M    0.18    0.31    0.04    0.05    33432    15596    42261     56
 SKT    1     0.07   0.31   0.21    0.81     468 M    568 M    0.18    0.35    0.05    0.06    32256    47468      496     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.25    0.86    1023 M   1244 M    0.18    0.33    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.13 %

 C1 core residency: 49.90 %; C3 core residency: 6.00 %; C6 core residency: 14.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   21%    21%   
 SKT    1       50 G     50 G   |   52%    52%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  143 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    14.64    15.99     278.41      38.93         147.83
 SKT   1    98.95    83.46     294.86      70.66         119.87
---------------------------------------------------------------------------------------------------------------
       *    113.58    99.45     573.27     109.59         135.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
