

================================================================
== Vitis HLS Report for 'insert_sort_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%item_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %item"   --->   Operation 10 'read' 'item_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%icmp_ln7_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln7_4"   --->   Operation 11 'read' 'icmp_ln7_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%A_load_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %A_load"   --->   Operation 12 'read' 'A_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln4_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln4_1"   --->   Operation 13 'read' 'zext_ln4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln4_1_cast = zext i14 %zext_ln4_1_read"   --->   Operation 14 'zext' 'zext_ln4_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 %zext_ln4_1_cast, i15 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j"   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i15 %j_1"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.66ns)   --->   "%icmp_ln7 = icmp_eq  i15 %j_1, i15 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %land.rhs, void %while.cond.for.inc_crit_edge.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 24 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln9 = add i15 %j_1, i15 32767" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9]   --->   Operation 25 'add' 'add_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i15 %add_ln9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i14 %trunc_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 27 'zext' 'zext_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 28 'getelementptr' 'A_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 29 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.24ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 30 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 31 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 31 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %A_load_read, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln7_3 = icmp_ne  i8 %tmp_1, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 33 'icmp' 'icmp_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 34 'load' 'reuse_reg_load' <Predicate = (!icmp_ln7 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.24ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 35 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_3 : Operation 36 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 36 'select' 'reuse_select' <Predicate = (!icmp_ln7)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 37 'bitcast' 'bitcast_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reuse_select, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 38 'partselect' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 39 'trunc' 'trunc_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln7_1 = icmp_ne  i8 %tmp, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 40 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln7_2 = icmp_eq  i23 %trunc_ln7_1, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 41 'icmp' 'icmp_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 %item_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 42 'fcmp' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.01>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%j_1_cast_cast = zext i14 %empty"   --->   Operation 43 'zext' 'j_1_cast_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 45 'or' 'or_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7_1 = or i1 %icmp_ln7_4_read, i1 %icmp_ln7_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 46 'or' 'or_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 %item_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 47 'fcmp' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%and_ln7 = and i1 %or_ln7, i1 %or_ln7_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 48 'and' 'and_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln7_1 = and i1 %and_ln7, i1 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 49 'and' 'and_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %and_ln7_1, void %land.rhs.for.inc_crit_edge.exitStub, void %while.body" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 50 'br' 'br_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %j_1_cast_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:8]   --->   Operation 51 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln8 = store i32 %reuse_select, i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_4 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln7 = store i32 %reuse_select, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 53 'store' 'store_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %j_1_cast_cast, i64 %reuse_addr_reg"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln7 = store i15 %add_ln9, i15 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 55 'store' 'store_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln7 = br void %while.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 56 'br' 'br_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %j_1_out, i14 %empty"   --->   Operation 57 'write' 'write_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %j_1_out, i14 0"   --->   Operation 60 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('j') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln4_1_cast' on local variable 'j' [16]  (0.387 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [21]  (0 ns)
	'add' operation ('add_ln9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9) [29]  (0.775 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [32]  (0 ns)
	'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) on array 'A' [35]  (1.25 ns)

 <State 3>: 3.12ns
The critical path consists of the following:
	'load' operation ('A_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) on array 'A' [35]  (1.25 ns)
	'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [37]  (0.227 ns)
	'fcmp' operation ('tmp_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [47]  (1.65 ns)

 <State 4>: 3.02ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [47]  (1.65 ns)
	'and' operation ('and_ln7_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7) [49]  (0.122 ns)
	blocking operation 1.25 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
