#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 04 19:00:49 2017
# Process ID: 6308
# Current directory: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1456 F:\FPGA_project\vivado\miz701n\7010\2016_4\PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.xpr
# Log file: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/vivado.log
# Journal file: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 842.449 ; gain = 237.313
open_bd_design {F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.0 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 900.066 ; gain = 57.617
set_property name mdio [get_bd_intf_ports mdio_rtl]
set_property name rgmii [get_bd_intf_ports rgmii_rtl]
set_property name reset [get_bd_ports reset_rtl]
set_property name phy_reset [get_bd_ports reset]
save_bd_design
Wrote  : <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name phy_reset_n [get_bd_ports phy_reset]
INFO: [Device 21-403] Loading part xc7z010clg400-1
save_bd_design
Wrote  : <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hw_handoff/system_axi_ethernet_0_0.hwh
Generated Block Design Tcl file f:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hw_handoff/system_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File f:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hdl/system_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1231.902 ; gain = 115.617
export_ip_user_files -of_objects [get_files F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v" into library work [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v:1]
[Thu May 04 19:35:16 2017] Launched synth_1...
Run output will be captured here: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 04 19:39:10 2017] Launched synth_1...
Run output will be captured here: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu May 04 19:39:10 2017] Launched impl_1...
Run output will be captured here: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 04 20:23:33 2017] Launched synth_1...
Run output will be captured here: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu May 04 20:23:33 2017] Launched impl_1...
Run output will be captured here: F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'rgmii_rx_clk' completely overrides clock 'rgmii_rxc'.
New: create_clock -period 8.000 -name rgmii_rx_clk [get_ports rgmii_rxc], [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/system.xdc:60]
Previous: create_clock -period 8.000 [get_ports rgmii_rxc], [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.xdc:12]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper.xdc]
Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc:64]
INFO: [Timing 38-2] Deriving generated clocks [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc:64]
all_fanin: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1869.898 ; gain = 496.484
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'system_i/axi_ethernet_0/inst/eth_mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_clocks.xdc:29]
Finished Parsing XDC File [F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/.Xil/Vivado-6308-asus-PC/dcp/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.234 ; gain = 19.121
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.234 ; gain = 19.121
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1987.945 ; gain = 740.945
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2129.203 ; gain = 141.258
report_timing -to [get_ports {rgmii_tx_ctl {rgmii_td[0]} {rgmii_td[1]} {rgmii_td[2]} {rgmii_td[3]}}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_71
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -to_pins  -max_paths 10 -nworst 1 -delay_type min_max -sort_by group.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.402 ; gain = 0.000
file copy -force F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk -hwspec F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk -hwspec F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk
file copy -force F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk -hwspec F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk -hwspec F:/FPGA_project/vivado/miz701n/7010/2016_4/PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 04 21:28:39 2017...
