<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2682987-A2" country="EP" doc-number="2682987" kind="A2" date="20140108" family-id="48446170" file-reference-id="318318" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146584765" ucid="EP-2682987-A2"><document-id><country>EP</country><doc-number>2682987</doc-number><kind>A2</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13168598-A" is-representative="YES"><document-id mxw-id="PAPP154846957" load-source="docdb" format="epo"><country>EP</country><doc-number>13168598</doc-number><kind>A</kind><date>20130521</date><lang>EN</lang></document-id><document-id mxw-id="PAPP186634488" load-source="docdb" format="original"><country>EP</country><doc-number>13168598.4</doc-number><date>20130521</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140553509" ucid="KR-20120073696-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20120073696</doc-number><kind>A</kind><date>20120706</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1761069725" load-source="docdb">H01L  25/075       20060101AFI20170921BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1761069726" load-source="docdb">H01L  23/544       20060101ALI20170921BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1761069727" load-source="docdb">H01L  23/00        20060101ALN20170921BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1761069728" load-source="docdb">H01L  33/60        20100101ALN20170921BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1761069729" load-source="docdb">H01L  33/62        20100101ALI20170921BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1909555121" load-source="docdb" scheme="CPC">H01L2924/181       20130101 LA20160808BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2012760973" load-source="docdb" scheme="CPC">H01L2924/12041     20130101 LA20151019BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2015165011" load-source="docdb" scheme="CPC">H01L2924/12035     20130101 LA20151016BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094105615" load-source="docdb" scheme="CPC">H01L  33/60        20130101 LI20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094105956" load-source="docdb" scheme="CPC">H01L  33/62        20130101 LI20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094106184" load-source="docdb" scheme="CPC">H01L2924/00014     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094106891" load-source="docdb" scheme="CPC">H01L2224/85122     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094107110" load-source="docdb" scheme="CPC">H01L2223/54426     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094107953" load-source="docdb" scheme="CPC">H01L2223/54486     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094108221" load-source="docdb" scheme="CPC">H01L2224/48091     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094108701" load-source="docdb" scheme="CPC">H01L2224/73265     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094110417" load-source="docdb" scheme="CPC">H01L  25/0753      20130101 LI20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094111062" load-source="docdb" scheme="CPC">H01L2224/48137     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094114093" load-source="docdb" scheme="CPC">H01L  24/48        20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094115988" load-source="docdb" scheme="CPC">H01L  24/49        20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094116450" load-source="docdb" scheme="CPC">H01L  24/85        20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094117623" load-source="docdb" scheme="CPC">H01L  23/544       20130101 LI20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094118745" load-source="docdb" scheme="CPC">H01L2223/5442      20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2094118983" load-source="docdb" scheme="CPC">H01L2224/49109     20130101 LA20150204BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001017053" load-source="docdb" scheme="CPC">F21V  19/0015      20130101 FI20140102BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132358928" lang="DE" load-source="patent-office">Lichtemittierende Vorrichtungsverpackung</invention-title><invention-title mxw-id="PT132358929" lang="EN" load-source="patent-office">Light emitting device package</invention-title><invention-title mxw-id="PT132358930" lang="FR" load-source="patent-office">Emballage de dispositif électroluminescent</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45210493" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919508074" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LG INNOTEK CO LTD</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR919525975" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LG INNOTEK CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR919010012" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LG Innotek Co., Ltd.</last-name><iid>101182401</iid><address><street>Seoul Square 541, Namdaemunno 5-ga Jung-gu</street><city>Seoul 100-714</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919541530" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CHO HYUN SEOK</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919511334" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CHO, HYUN SEOK</last-name></addressbook></inventor><inventor mxw-id="PPAR919010935" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CHO, HYUN SEOK</last-name><address><street>Seoul Square 20F, Namdaemunno 5-ga Jung-gu</street><city>100-714 Seoul</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919011980" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Cabinet Plasseraud</last-name><iid>100784233</iid><address><street>52, rue de la Victoire</street><city>75440 Paris Cedex 09</city><country>FR</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549736497" load-source="docdb">AL</country><country mxw-id="DS549736731" load-source="docdb">AT</country><country mxw-id="DS549906863" load-source="docdb">BE</country><country mxw-id="DS549736639" load-source="docdb">BG</country><country mxw-id="DS549737575" load-source="docdb">CH</country><country mxw-id="DS549906864" load-source="docdb">CY</country><country mxw-id="DS549736732" load-source="docdb">CZ</country><country mxw-id="DS549736499" load-source="docdb">DE</country><country mxw-id="DS549906865" load-source="docdb">DK</country><country mxw-id="DS549906866" load-source="docdb">EE</country><country mxw-id="DS549736831" load-source="docdb">ES</country><country mxw-id="DS549736640" load-source="docdb">FI</country><country mxw-id="DS549737576" load-source="docdb">FR</country><country mxw-id="DS549736500" load-source="docdb">GB</country><country mxw-id="DS549906867" load-source="docdb">GR</country><country mxw-id="DS549736501" load-source="docdb">HR</country><country mxw-id="DS549736733" load-source="docdb">HU</country><country mxw-id="DS549737577" load-source="docdb">IE</country><country mxw-id="DS549906868" load-source="docdb">IS</country><country mxw-id="DS549736645" load-source="docdb">IT</country><country mxw-id="DS549906869" load-source="docdb">LI</country><country mxw-id="DS549736646" load-source="docdb">LT</country><country mxw-id="DS549737380" load-source="docdb">LU</country><country mxw-id="DS549736647" load-source="docdb">LV</country><country mxw-id="DS549736648" load-source="docdb">MC</country><country mxw-id="DS549737533" load-source="docdb">MK</country><country mxw-id="DS549737534" load-source="docdb">MT</country><country mxw-id="DS549737535" load-source="docdb">NL</country><country mxw-id="DS549737578" load-source="docdb">NO</country><country mxw-id="DS549737536" load-source="docdb">PL</country><country mxw-id="DS549736832" load-source="docdb">PT</country><country mxw-id="DS549737214" load-source="docdb">RO</country><country mxw-id="DS549736833" load-source="docdb">RS</country><country mxw-id="DS549737705" load-source="docdb">SE</country><country mxw-id="DS549736503" load-source="docdb">SI</country><country mxw-id="DS549737579" load-source="docdb">SK</country><country mxw-id="DS549737580" load-source="docdb">SM</country><country mxw-id="DS549906870" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128672937" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Disclosed is a light emitting device package including a reflective substrate including a chip mounting region, a circuit substrate disposed on the reflective substrate, the circuit substrate including an inside edge defining the chip mounting region and at least one aligning hole disposed at a position spaced from the inside edge, and at least one light emitting diode chip disposed in the chip mounting region, the at least one light emitting diode chip being connected to the circuit substrate through a wire.
<img id="iaf01" file="imgaf001.tif" wi="165" he="99" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737082" lang="EN" source="EPO" load-source="docdb"><p>Disclosed is a light emitting device package including a reflective substrate including a chip mounting region, a circuit substrate disposed on the reflective substrate, the circuit substrate including an inside edge defining the chip mounting region and at least one aligning hole disposed at a position spaced from the inside edge, and at least one light emitting diode chip disposed in the chip mounting region, the at least one light emitting diode chip being connected to the circuit substrate through a wire.</p></abstract><description mxw-id="PDES63958925" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b><u>TECHNICAL FIELD</u></b></heading><p id="p0001" num="0001">Embodiments relate to a light emitting device package.</p><heading id="h0002"><b><u>BACKGROUND</u></b></heading><p id="p0002" num="0002">A light emitting device may be a light emitting diode (LED) chip. The light emitting diode is a semiconductor device which converts electrical energy into light. The light emitting diode has advantages such as low power consumption, semi-permanent lifespan, rapid response speed, safety and eco-friendliness, as compared to conventional light sources such as incandescent lamps or fluorescent lamps. A great deal of research to substitute conventional light sources by light emitting diodes has been made. Use of light emitting diodes as light sources for lighting devices such as various lamps, liquid crystal devices, electronic scoreboards and streetlamps is gradually increasing.</p><p id="p0003" num="0003">Meanwhile, a light emitting device package includes light emitting diode chips mounted on a printed circuit board (PCBs). When a plurality of light emitting diode chips are mounted on one PCB in a conventional light emitting device package, the light emitting diode chips need to be in accurate alignment with the position of wires.</p><heading id="h0003"><b><u>SUMMARY</u></b></heading><p id="p0004" num="0004">Embodiments provide a light emitting device package to accurately align both light emitting diode chips and wires.</p><p id="p0005" num="0005">In one embodiment, a light emitting device package includes a reflective substrate including a chip mounting region, a circuit substrate disposed on the reflective substrate, the circuit substrate including an inside edge defining the chip mounting region and at least one aligning hole disposed at a position spaced from the inside edge, and at least one light emitting diode chip disposed in the chip mounting region, the at least one light<!-- EPO <DP n="2"> --> emitting diode chip being connected to the circuit substrate through a wire.</p><p id="p0006" num="0006">For example, the inside edge of the circuit substrate may have a round shape.</p><p id="p0007" num="0007">The circuit substrate includes a first circuit substrate and a second circuit substrate facing each other with interposing the chip mounting region therebetween, the first circuit substrate has a first inside edge defining one part of the chip mounting region, the second circuit substrate has a second inside edge defining another part of the chip mounting region, and each of the first and second circuit substrates has the at least one aligning hole.</p><p id="p0008" num="0008">For example, a diameter, or a length of a side of the aligning hole may be 0.4 mm.</p><p id="p0009" num="0009">The circuit substrate may include a wiring layer, a first insulating layer disposed between the wiring layer and the reflective substrate, and a metal layer having a connection portion disposed on the wiring layer, the connection portion electrically connecting the wire connected to the light emitting diode chip to the wiring layer.</p><p id="p0010" num="0010">The light emitting device package may further include a second insulating layer disposed between the light emitting diode chip and the reflective substrate.</p><p id="p0011" num="0011">For example, the metal layer may include at least one metal selected from the group consisting of gold (Au), nickel (Ni), silver (Ag), copper (Cu) and palladium (Pd), or an alloy thereof.</p><p id="p0012" num="0012">The circuit substrate may further include a solder resist layer disposed on the metal layer such that the solder resist layer does not overlap the connection portion.</p><p id="p0013" num="0013">The at least one aligning hole may pass through the solder resist layer and expose the metal layer. In this case, reflectivity of the metal layer may be the same as or different from that of the reflective substrate.</p><p id="p0014" num="0014">Alternatively, the at least one aligning hole may pass through the circuit substrate and expose the reflective substrate.</p><p id="p0015" num="0015">Alternatively, the at least one aligning hole may pass through the metal layer and the wiring layer, and expose the first insulating layer.</p><p id="p0016" num="0016">The at least one aligning hole may be disposed in the connection portion, or may be disposed at a position spaced from the connection portion. In addition, the at least one aligning hole may include a first aligning hole disposed in the connection portion, and a second aligning hole disposed at a position spaced from<!-- EPO <DP n="3"> --> the connection portion.</p><p id="p0017" num="0017">For example, a distance from the first aligning hole to the inside edge may be 0.45 mm, and a distance from the second aligning hole to the inside edge may be 1.176 mm. A distance from the second aligning hole to an end of the solder resist layer may be 1.28 mm.</p><p id="p0018" num="0018">The aligning hole may have a round plane shape or a polygonal plane shape.</p><p id="p0019" num="0019">The light emitting device package may further include a barrier layer disposed on the circuit substrate such that the barrier layer embeds the at least one aligning hole.</p><p id="p0020" num="0020">The barrier layer may be disposed on the solder resist layer, be disposed on the connection portion or extend from the solder resist layer to the connection portion.</p><p id="p0021" num="0021">For example, the barrier layer may include a silicone or white epoxy resin.</p><p id="p0022" num="0022">The light emitting device package may further include a molding portion sealing the at least one light emitting diode chip and the wire on the chip mounting region. The molding portion may include a phosphor.</p><heading id="h0004"><b><u>BRIEF DESCRIPTION OF THE DRAWINGS</u></b></heading><p id="p0023" num="0023">Arrangements and embodiments may be described in detail with reference to the following drawings in which like reference numerals refer to like elements and wherein:
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a plan view illustrating a light emitting device package according to one embodiment;</li><li><figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref> are sectional views illustrating embodiments of the light emitting device package taken along the line II-II' shown in <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0003">FIG. 3</figref> is a plan view illustrating a light emitting device package according to another embodiment;</li><li><figref idrefs="f0003">FIGs. 4A</figref> and <figref idrefs="f0004">4B</figref> are sectional views illustrating embodiments of the light emitting device package taken along the line IV-IV' shown in <figref idrefs="f0003">FIG. 3</figref>;</li><li><figref idrefs="f0004">FIG. 5</figref> is a sectional view illustrating a light emitting device package according to another embodiment;</li><li><figref idrefs="f0005 f0006">FIGs. 6A to 6D</figref> are views illustrating the method for manufacturing the light emitting device package shown in <figref idrefs="f0001">FIG. 2A</figref>;<!-- EPO <DP n="4"> --></li><li><figref idrefs="f0007 f0008">FIGs. 7A to 7D</figref> are views illustrating the method for manufacturing the light emitting device package shown in <figref idrefs="f0003">FIG. 4A</figref>; and</li><li><figref idrefs="f0009">FIG. 8</figref> is a view illustrating a headlamp using the light emitting device package according to one embodiment.</li></ul></p><heading id="h0005"><b><u>DESCRIPTION OF SPECIFIC EMBODIMENTS</u></b></heading><p id="p0024" num="0024">Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings for better understanding. However, the present disclosure may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a plan view illustrating a light emitting device package 100A according to one embodiment.</li><li><figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref> are sectional views of embodiments of the light emitting device package 100A taken along the line II-II' shown in <figref idrefs="f0001">FIG. 1</figref>.</li></ul></p><p id="p0025" num="0025">The light emitting device package 100A shown in <figref idrefs="f0001 f0002">FIGs. 1 to 2C</figref> includes a reflective substrate 110, circuit substrates 120A and 120B, and light emitting diode chips 170.</p><p id="p0026" num="0026">The reflective substrate 110 functions to support the circuit substrates 120A and 120B of the light emitting device package 100A and includes a chip mounting region corresponding to a portion of the reflective substrate 110 defined and exposed by the circuit substrates 120A and 120B. For example, the chip mounting region means an upper surface 110A of the reflective substrate 110 on which the light emitting diode chip 170 is mounted.</p><p id="p0027" num="0027">The reflective substrate 110 includes a material having both light reflection property and light radiation property. For example, the reflective substrate 110 has a reflectivity of 95% and is formed of a metal selected from the group consisting of aluminum (Al), silver (Ag), platinum (Pt), rhodium (Rh), radium (Rd) and palladium (Pd), or an alloy thereof, but the embodiment is not limited thereto.<!-- EPO <DP n="5"> --></p><p id="p0028" num="0028">In this case, when a desired level of reflectivity cannot be obtained with only the reflective substrate 110, a reflective coating layer (not shown) to improve reflectivity of the reflective substrate 110 may be further disposed in an upper part of the reflective substrate 110. The reflective coating layer may be formed of a material which is the same as or different from a material constituting the reflective substrate 110.</p><p id="p0029" num="0029">In addition, when the reflective coating layer is not disposed in the upper part of the reflective substrate 110, an anti-corrosion layer (not shown) to prevent corrosion of the reflective substrate 110 may be further disposed in the upper part of the reflective substrate 110.</p><p id="p0030" num="0030">In addition, when the reflective coating layer is disposed in the upper part of the reflective substrate 110, an anti-corrosion layer (not shown) to prevent corrosion of the reflective coating layer may be disposed in the upper part of the reflective coating layer.</p><p id="p0031" num="0031">The anti-corrosion layer may comprise a light-transmitting resin.</p><p id="p0032" num="0032">The circuit substrates 120A and 120B are disposed on the reflective substrate 110 and include first and second inside edges 152A and 152B and at least one aligning holes 102A, 102B and 102C. The first and second inside edges 152A and 152B define the chip mounting region 110A and the aligning holes 102A, 102B, and 102C are spaced from the first and second inside edges 152A and 152B.</p><p id="p0033" num="0033">Here, the first and second inside edges 152A and 152B of the circuit substrates 120A and 120B may have a round shape, when seen from the top vertical to X and Y axes shown in <figref idrefs="f0001">FIG. 1</figref>. For example, the first and second inside edges 152A and 152B may have a circular shape, an oval shape or a polygonal shape having a round edge, as shown in <figref idrefs="f0001">FIG. 1</figref>. Alternatively, the first and second inside edges 152A and 152B may have a polygonal shape, when seen from the top vertical to X and Y axes shown in <figref idrefs="f0001">FIG. 1</figref>.</p><p id="p0034" num="0034">The circuit substrate may include first and second circuit substrates 120A and 120B which face each other with interposing the chip mounting region 110A therebetween. The first circuit substrate 120A has a first inside edge 152A which defines one portion of the chip mounting region 110A and the second circuit substrate 120B has a second inside edge 152B which defines another portion of the chip mounting region 110A. Each of<!-- EPO <DP n="6"> --> the first and second circuit substrates 120A and 120B may have at least one aligning holes 102A, 102B, and 102C.</p><p id="p0035" num="0035">Referring to <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, the circuit substrates 120A and 120B may include a first insulating layer 122, a wiring layer 124 and metal layers 125A and 125B.</p><p id="p0036" num="0036">The wiring layer 124 has an electrical circuit pattern and is realized with copper (Cu) or the like.</p><p id="p0037" num="0037">The first insulating layer 122 is disposed between the wiring layer 124 and the reflective substrate 110 to insulate the wiring layer 124 from the reflective substrate 110. For example, the first insulating layer 122 may comprise an epoxy or polyamide resin, or oxide or nitride.</p><p id="p0038" num="0038">The metal layers 125A and 125B have a connection portion T11 which is disposed on the wiring layer 124 to electrically connect the wires 150A and 150B connected to the light emitting diode chip 170 to the wiring layers 125A and 125B.</p><p id="p0039" num="0039">For example, the metal layers 125A and 125B include first and second electrode layers 125A and 125B which are electrically separated from one another. The first and second electrode layers 125A and 125B may be symmetrical to each other, as shown in <figref idrefs="f0001">FIG. 1</figref>, but may have a variety of shapes without limitation thereto. The first electrode layer 125A is connected to the first electrode pad 180 and the second electrode layer 125B is connected to the second electrode pad 182. Accordingly, current may be supplied from the first and second electrode pads 180 and 182 to the light emitting diode chip 170 via the first and second electrode layers 125A and 125B and the wires 150A and 150B. That is, the first and second electrode pads 180 and 182 are connected to first and second electrode layers 125A and 125B, respectively, and the first and second electrode layers 125A and 125B are connected to the corresponding light emitting diode chips 170 via the wires 150A and 150B, respectively.</p><p id="p0040" num="0040">The metal layers 125A and 125B may for example be formed of a metal selected from the group consisting of gold (Au), nickel (Ni), silver (Ag), copper (Cu) and palladium (Pd), or an alloy thereof, but the embodiment is not limited thereto.<!-- EPO <DP n="7"> --></p><p id="p0041" num="0041">Meanwhile, the circuit substrates 120A and 120B may further include first and second adhesive layers 121 and 123. The first adhesive layer 121 functions to adhere the first insulating layer 122 to the reflective substrate 110 and the second adhesive layer 123 functions to adhere the first insulating layer 122 to the wiring layer 124. The first and second adhesive layers 121 and 123 may have conductive adhesivity or insulating transparent adhesivity. The first and second adhesive layers 121 and 123 having conductive adhesivity may be for example formed of a metal selected from the group consisting of lead (Pb), gold (Au), tin (Sn), Indium (In), silver (Ag), nickel (Ni), niobium (Nb) and copper (Cu), or an alloy thereof. In addition, the first and second adhesive layers 121 and 123 having insulating transparent adhesivity may be formed of a material selected from the group consisting of polyimide (PI), benzocyclobutene (BCB), and PFCB (perfluorocyclobutene), or an alloy thereof.</p><p id="p0042" num="0042">The circuit substrates 120A and 120B may further include a solder resist layer 126 which is disposed on the metal layers 125A and 125B such that it does not overlap the connection portion T11. The solder resist layer 126 defines the connection portion T11 of the metal layers 125A and 125B. In this case, a solder resist layer 126A may be further disposed at an exposed edge of the metal layers 125A and 125B, or be omitted, and the embodiment is not limited thereto. Hereinafter, although the solder resist layer 126A is illustrated in the connection portion T11, the connection portion T11 is represented with considering the solder resist layer 126A to be omitted.</p><p id="p0043" num="0043">In addition, the light emitting device package 100A may further include a barrier layer 140A. The barrier layer 140A may be guided by the aligning holes 102A, 102B, and 102C, be embedded in the aligning holes 102A, 102B, and 102C, cover at least portion of the metal layers 125A and 125B, and function as a dam which fills and confine a molding portion 160 described later.</p><p id="p0044" num="0044"><figref idrefs="f0003">FIG. 3</figref> is a plan view illustrating a light emitting device package 100B according to another embodiment.</p><p id="p0045" num="0045"><figref idrefs="f0003">FIGs. 4A</figref> and <figref idrefs="f0004">4B</figref> are sectional views of embodiments of the light emitting device package 100B taken along the line IV-IV' shown in <figref idrefs="f0003">FIG. 3</figref>.<!-- EPO <DP n="8"> --></p><p id="p0046" num="0046"><figref idrefs="f0004">FIG. 5</figref> is a sectional view illustrating a light emitting device package 100C according to another embodiment.</p><p id="p0047" num="0047">The barrier layers 140A and 140C of the light emitting device packages 100A and 100C shown in <figref idrefs="f0001">FIGs. 1</figref>, <figref idrefs="f0001 f0002">2A to 2C</figref>, and <figref idrefs="f0004">5 </figref>may cover only a part of the metal layers 125A and 125B. That is, the barrier layer140A of the light emitting device package 100A shown in <figref idrefs="f0001">FIGs. 1</figref>, and <figref idrefs="f0001 f0002">2A to 2C </figref>covers only a part of the metal layers 125A and 125B via the solder resist layer 126. As shown in <figref idrefs="f0001">FIG. 1</figref>, and <figref idrefs="f0001 f0002">2A to 2C</figref>, the barrier layer 140A may be disposed in an upper part of the solder resist layer 126 and may be not disposed in an upper part of the connection portion T11.</p><p id="p0048" num="0048">Alternatively, as shown in <figref idrefs="f0004">FIG. 5</figref>, the barrier layer 140C in the light emitting device package 100C may be disposed with being extended from the solder resist layer 126 to the connection portion T11.</p><p id="p0049" num="0049">Alternatively, as shown in <figref idrefs="f0003">FIGs. 3, 4A</figref>, and <figref idrefs="f0004">4B</figref>, the barrier layer 140B of the light emitting device package 100B may cover the metal layers 125A and 125B so as not to expose the connection portion T11 of the metal layers 125A and 125B.</p><p id="p0050" num="0050">Hereinafter, the same components in the light emitting device packages 100A, 100B, and 100C shown in <figref idrefs="f0001 f0002 f0003 f0004">FIGs. 1 to 5</figref> are represented by like reference numerals and are not described repeatedly.</p><p id="p0051" num="0051">As described above, in the light emitting device packages 100A and 100C shown in <figref idrefs="f0001">FIGs. 1</figref>, <figref idrefs="f0001 f0002">2A to 2C</figref>, and <figref idrefs="f0004">5</figref>, since the upper surface of the metal layers 125A and 125B is partially exposed, without being covered with the barrier layers 140A and 140C, light emitted from the light emitting diode chip 170 is scattered by the exposed upper surface of the metal layers 125A and 125B and light speed may be thus deteriorated. However, since the upper surface of the metal layers 125A and 125B in the light emitting device package 100B shown in <figref idrefs="f0003">FIGs. 3, 4A</figref> and <figref idrefs="f0004">4B</figref> is completely covered with the barrier layer 140B and is not exposed, scattering of light emitted from the light emitting diode chip 170 is minimized and superior light extraction efficiency is thus obtained, unlike the light emitting device packages 100A and 100C shown in <figref idrefs="f0001">FIGs. 1</figref>, <figref idrefs="f0001 f0002">2A to 2C</figref>, and <figref idrefs="f0004">5</figref>.</p><p id="p0052" num="0052">Meanwhile, a width W1 between the first and second inside edges 152A and 152B defining the chip mounting region 110A in the circuit substrates 120A and 120B, and a width W2 between the third and fourth<!-- EPO <DP n="9"> --> inside edges 154A and 154B defined by the barrier layers 140A, 140B, and 140C may be identical, as shown in <figref idrefs="f0003">FIGs. 4A</figref> and <figref idrefs="f0004">4B</figref>, and may be different, as shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, and <figref idrefs="f0004">5</figref>. For example, as shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, or <figref idrefs="f0004">FIG. 5</figref>, the width W2 may be greater than the width W1. The width W1 between the first and second inside edges 152A and 152B corresponds to the width of the chip mounting region 110A.</p><p id="p0053" num="0053">The barrier layers 140A and 140B may have a ring shape as shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref>, but the embodiment is not limited thereto. In addition, the barrier layers 140A, 140B, and 140C shown in <figref idrefs="f0001 f0002 f0003 f0004">FIGs. 1 to 5</figref> may contain a silicone or white epoxy resin, but the embodiment is not limited thereto.</p><p id="p0054" num="0054">Meanwhile, referring to <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, the light emitting device package 100A may further include a second insulating layer 190. The second insulating layer 190 is disposed between the light emitting diode chip 170 and the chip mounting region 110A of the reflective substrate 110 to isolate the light emitting diode chip 170 from the reflective substrate 110. When the second insulating layer 190 is disposed, heat dissipation of the light emitting diode chip 170 may be deteriorated. For this reason, the second insulating layer 190 comprises a heat dissipation material to secure heat dissipation property. Alternatively, as shown in <figref idrefs="f0003">FIGs. 4A</figref>, <figref idrefs="f0004">4B, and 5</figref>, the second insulating layer 190 may be omitted in the light emitting device packages 100B and 100C.</p><p id="p0055" num="0055">In this case, the second insulating layer 190 may also function as the afore-mentioned anti-corrosion layer (not shown) to prevent corrosion of the reflective substrate 110.</p><p id="p0056" num="0056">The second insulating layer 190 may contain a material which is the same as or different from that of the first insulating layer 122. For example, the second insulating layer 190 may contain an epoxy or polyamide resin, or oxide or nitride having high heat conductivity.</p><p id="p0057" num="0057">At least one light emitting diode chip 170 shown in <figref idrefs="f0001 f0002 f0003 f0004">FIGs. 1 to 5</figref> is disposed on the chip mounting region 110A of the reflective substrate 110, and is connected to the connection portions T11 of the metal layers 125A and 125B of the circuit substrates 120A and 120B through the wires 150A and 150B, respectively. As shown in <figref idrefs="f0001 f0002 f0003 f0004">FIGs. 1 to 5</figref>, a plurality of the light emitting diode chips 170 may be disposed, but the embodiment is not limited thereto. Namely, only one light emitting diode chip 170 may be disposed.<!-- EPO <DP n="10"> --></p><p id="p0058" num="0058">When the light emitting diode chip 170 includes two or more light emitting diode chips 170, some of the light emitting diode chips 170 may be connected to one another by at least one of parallel and series connection methods and the remaining of the light emitting diode chips 170 may be connected to the metal layers 125A and 125B by wire bonding.</p><p id="p0059" num="0059">The afore-mentioned light emitting diode chips 170 may be classified into horizontal- or vertical-type light emitting diode chips according to electrode position. The light emitting diode of the light emitting diode chip 170 may include a light emitting structure including an n-type semiconductor layer, an active layer and a p-type semiconductor layer laminated in this order, and an n-type electrode and a p-type electrode which supply electrons and holes to the n-type semiconductor layer and the p-type semiconductor layer, respectively. The n-type semiconductor layer and the p-type semiconductor layer may be formed of a semiconductor compound and for example comprise a semiconductor material having a formula of In<sub>x</sub>Al<sub>y</sub>Ga<sub>1-x-y</sub>N (0≤x≤1, 0≤y≤1, 0≤x+y≤1).</p><p id="p0060" num="0060">Regarding the light emitting device packages 100A and 100B shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref>, twelve light emitting diode chips 170 are connected in series between the first wire 150A connected to the first electrode layer 125A, and the second wire 150B connected to the second electrode layer 125B, but a different number of light emitting diode chips may be connected in parallel or series, but the embodiment is not limited thereto.</p><p id="p0061" num="0061">The portions of the wires 150A and 150B connected to the metal layers 125A and 125B are completely exposed without being embedded in the barrier layer 140A, as shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, or are completely embedded in the barrier layer 140B, as shown in <figref idrefs="f0003">FIGs. 4A</figref> and <figref idrefs="f0004">4B</figref>, or are partially embedded in the barrier layer 140C, as shown in <figref idrefs="f0004">FIG. 5</figref>.</p><p id="p0062" num="0062">Meanwhile, as shown in <figref idrefs="f0001">FIGs. 2A</figref>, <figref idrefs="f0003">4A</figref>, and <figref idrefs="f0004">5</figref>, the aligning holes 102A and 102D may pass through the circuit substrates 120A and 120B and expose the reflective substrate 110. For example, the aligning hole 102A may be spaced from the connection portion T11, as shown in <figref idrefs="f0001">FIG. 2A</figref>, or the aligning hole 102D may be disposed in the connection portion T11, as shown in <figref idrefs="f0003">FIG. 4A</figref>. Alternatively, as shown in <figref idrefs="f0004">FIG. 5</figref>, the first and second aligning holes 102A and 102D may be disposed in plural in each of the first and second circuit<!-- EPO <DP n="11"> --> substrates 120A and 120B. That is, as shown in <figref idrefs="f0004">FIG. 5</figref>, the first aligning hole 102D is disposed in the connection portion T11 and the second aligning hole 102A is spaced from the connection portion T11.</p><p id="p0063" num="0063">Alternatively, as shown in <figref idrefs="f0002">FIG. 2B</figref>, the aligning hole 102B may pass through the solder resist layer 126 and expose only the metal layers 125A and 125B. Reflectivity of the metal layers 125A and 125B may be the same as or different from that of the reflective substrate 110. In addition, as shown in <figref idrefs="f0002">FIG. 2B</figref>, the aligning hole 102B exposing only the metal layers 125A and 125B is not shown, but is further disposed in the connection portion T11 or only in the connection portion T11.</p><p id="p0064" num="0064">Alternatively, as shown in <figref idrefs="f0002">FIGs. 2C</figref> and <figref idrefs="f0004">4B</figref>, the aligning holes 102C and 102E may pass through the metal layers 125A and 125B, the wiring layer 124, and the second adhesive layer 123 of the circuit substrates 120A and 120B and expose the first insulating layer 122. The aligning holes 120C and 102E exposing the first insulating layer 122 are spaced from the connection portion T11, as shown in <figref idrefs="f0002">FIG. 2C</figref>, or are disposed in the connection portion T11, as shown in <figref idrefs="f0004">FIG. 4B</figref>, or one thereof is disposed in the connection portion T11 and another is spaced from the connection portion T11, although not shown.</p><p id="p0065" num="0065">Regarding the cross-sectional shape of the light emitting device package shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, <figref idrefs="f0003">4A</figref>, and <figref idrefs="f0004">4B, and 5</figref>, at least one of various shapes of aligning holes 102A to 102E may be disposed in at least one of positions provided in the connection portion T11 and positions spaced from the connection portion T11. However, at least one of the aligning holes 102A to 102C having various shapes may be disposed in at least one of positions provided in the connection portion T11 and positions spaced from the connection portion T11.</p><p id="p0066" num="0066">Conventionally, light and darkness of camera images are recognized based on the connection portion T11 exposed as shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, instead of the aligning holes 102A to 102E, and positions at which the light emitting diode chips 170 are mounted, and positions at which the wires 150A and 150B are bonded, are arranged, based on the recognition results. In this case, since light and darkness of the exposed connection portion T11 and the solder resist layer 126 are not clearly distinguished due to excessively high specular reflectivity of the reflective substrate 110, the intended arrangement is impossible.<!-- EPO <DP n="12"> --></p><p id="p0067" num="0067">However, in the present embodiment, as described above, one or more aligning holes 102A to 102E are disposed in the circuit substrates 120A and 120B. Accordingly, light and darkness of camera images are recognized, based on the aligning holes 102A to 102E and clear recognition between light and darkness is possible using recognition results, although specular reflectivity of the reflective substrate 110 is high during die bonding or wire bonding. For example, as shown in <figref idrefs="f0001">FIGs. 2A</figref>, <figref idrefs="f0002">2B</figref>, <figref idrefs="f0003">4A</figref>, and <figref idrefs="f0004">5</figref>, when the aligning holes 102A, 102B, and 102D are disposed, reflectivity of the bottom surface of the aligning holes 102A, 102B, and 102D is higher than reflectivity of a neighboring portion thereof and thus light and darkness of camera images are more clearly recognized. Alternatively, as shown in <figref idrefs="f0002">FIGs. 2C</figref> and <figref idrefs="f0004">4B</figref>, when the aligning holes 102C and 102E are disposed, reflectivity of the bottom surface of the aligning holes 102C and 102E is lower than reflectivity of a neighboring portion thereof, and thus light and darkness of camera images are more clearly recognized. Accordingly, when the aligning holes 102A to 102E described above are used, the position of the chip mounting region 110A at which the light emitting diode chips 170 are mounted, and positions at which the wires 150A and 150B are bonded to the metal layers 125A and 125B are accurately recognized or arranged.</p><p id="p0068" num="0068">Furthermore, as described above, the aligning holes 1 02A to 102E also function to guide positions of the embedded barrier layers 140A, 140B, and 140C.</p><p id="p0069" num="0069">Furthermore, the aligning holes 102A to 102E improve air-tightness between the barrier layers 140A, 140B, and 140C and the reflective substrate 110.</p><p id="p0070" num="0070">Meanwhile, the light emitting device packages 100A, 100B, and 100C may have a polygonal or round shape. For example, as shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref>, the light emitting device packages 100A and 100B may have a rectangular plane shape.</p><p id="p0071" num="0071">When the barrier layer 140B completely covers the upper surfaces of metal layers 125A and 125B and do not expose the same, as shown in <figref idrefs="f0003">FIGs. 3, 4A</figref>, and <figref idrefs="f0004">4B</figref>, the width W1 of the chip mounting region 110A may be further increased, as compared to a case in which the barrier layers 140A and 140C partially expose the upper surfaces of the metal layers 125A and 125B, as shown in <figref idrefs="f0001">FIGs. 1</figref>, <figref idrefs="f0001 f0002">2A to 2C</figref>, and <figref idrefs="f0004">5</figref>. As such, when the width W1 of the chip mounting region 110A increases, more light emitting diode chips 170 are mounted on<!-- EPO <DP n="13"> --> the chip mounting region 110A in the light emitting device package having a constant size and luminous efficacy is thus improved.</p><p id="p0072" num="0072">For example, when the light emitting device packages 100A and 100B have a rectangular plane shape, as shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref>, a size of the plane surface of the light emitting device packages 100A and 100B may be determined by a length L1 of a first direction x and a length L2 of a second direction y.</p><p id="p0073" num="0073">In this case, an area of the chip mounting region 110A shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref> is determined by at least one of a shorter length among the lengths L1 and L2, a width T11 of the connection portion in the metal layers 125A and 125B, a width T12 of the barrier layers 140A and 140B, and a distance T13 from the periphery of the barrier layers 140A and 140B to a lateral end 101 of the light emitting device packages 100A and 100B. That is, an area of the chip mounting region 110A, in which the light emitting diode chips 170 are disposed, is determined by the distance T1 from the lateral end 101 of the light emitting device packages 100A and 100B to the chip mounting region 110A.</p><p id="p0074" num="0074">For better understanding, assuming that the plane of the chip mounting region 110A has a circular shape and L1 is the shorter among L1 and L2, the area (LEDA) of the chip mounting region 110A in the light emitting device packages 100A and 100B shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref> may be determined by the following Equation 1. <maths id="math0001" num="[equation 1]"><math display="block"><mi>LEDA</mi><mo>=</mo><mi mathvariant="normal">π</mi><mo>⁢</mo><msup><mfenced open="[" close="]"><mfrac><mfenced separators=""><mi mathvariant="normal">L</mi><mo>⁢</mo><mn mathvariant="normal">1</mn><mo>-</mo><mn mathvariant="normal">2</mn><mo>⁢</mo><mi mathvariant="normal">T</mi><mo>⁢</mo><mn mathvariant="normal">1</mn></mfenced><mn mathvariant="normal">2</mn></mfrac></mfenced><mn mathvariant="normal">2</mn></msup></math><img id="ib0001" file="imgb0001.tif" wi="77" he="27" img-content="math" img-format="tif"/></maths></p><p id="p0075" num="0075">In a case in which the widths T12 of the barrier layers 140A and 140B shown in <figref idrefs="f0001">FIGs. 1</figref> and <figref idrefs="f0003">3</figref> are uniform, when the connection portion T11 of the metal layers 125A and 125B is covered with the barrier layer 140B and is not exposed to the outside, as shown in <figref idrefs="f0003">FIGs. 3, 4A</figref>, and <figref idrefs="f0004">4B</figref>, the distance T1 becomes shorter, as compared to a case in which the connection portion T11 of the metal layers 125A and 125B is exposed, as shown in <figref idrefs="f0001">FIGs. 1</figref>, and <figref idrefs="f0001 f0002">2A to 2C</figref>.<!-- EPO <DP n="14"> --></p><p id="p0076" num="0076">In addition, when the barrier layer 140C extends to the upper part of the connection portion T11, as exemplarily shown in <figref idrefs="f0004">FIG. 5</figref>, the distance T1 may become shorter, than a case in which the barrier layer 140Ais not disposed in the upper part of the connection portion T11, as exemplarily shown in <figref idrefs="f0001">FIGs. 1</figref>, and <figref idrefs="f0001 f0002">2A to 2C</figref>.</p><p id="p0077" num="0077">As can be seen from Equation 1, when the distance T1 becomes shorter, the area (LEDA) of the chip mounting region 110A increases. Accordingly, the light emitting device package 100B shown in <figref idrefs="f0003">FIGs. 3, 4A</figref>, and <figref idrefs="f0004">4B</figref> has a large area chip mounting region 110A, as compared to the light emitting device package 100C shown in <figref idrefs="f0004">FIG. 5</figref>, and the light emitting device package 100C shown in <figref idrefs="f0004">FIG. 5</figref> has a large LEDA, as compared to the light emitting device package 100A shown in <figref idrefs="f0001">FIGs. 1</figref>, and <figref idrefs="f0001 f0002">2A to 2C</figref>.</p><p id="p0078" num="0078">For this reason, luminous efficacy is improved, since the largest number of light emitting diode chips 170 may be mounted on the light emitting device package 100B shown in <figref idrefs="f0003">FIG. 3, 4A</figref>, or <figref idrefs="f0004">4B</figref>, among the light emitting device packages 100A, 100B, and 100C having the same size (L1*L2).</p><p id="p0079" num="0079">The shortest distance T1 from the lateral end 101 of the light emitting device package 100B shown in <figref idrefs="f0003">FIG. 3</figref> to the chip mounting region 110A may be equivalent to the width T12 of the barrier layer 140B, when the distance T13 is '0'. For example, the shortest distance T1 is 1,100 µm to 1,260 µm.</p><p id="p0080" num="0080">In addition, the width T12 of the barrier layers 140A and 140B may be 800 µm to 1,200 µm, and the width T11 of the connection portion in the metal layers 125A and 125B may be 300 µm to 500 µm. The distance T13 may be at least 800 µm and is for example 950 µm. In addition, a ratio of the short length L1 of the light emitting device packages 100A, 100B, and 100C to a diameter ϕ1 of the chip mounting region 110A may be 1:0.7 to 0.9 (L1:ϕ1).</p><p id="p0081" num="0081">In addition, according to the present embodiment, the distance from at least one aligning hole 102A to 102E to the first or second inside edges 152A and 152B of the circuit substrates 120A and 120B may be a first reference distance determining the chip mounting region 110A. As shown in <figref idrefs="f0001 f0002">FIGs. 2A to 2C</figref>, and <figref idrefs="f0004">5</figref>, the first reference distance may be represented by a sum of the width T11 of the connection portion, and the distance L3 from the aligning hole 102A, 102B, or 102C to the end of the solder resist layer 126. For example, the first reference distance L3+T11 may be 1.176 mm. Alternatively, as shown in <figref idrefs="f0003">FIGs. 4A</figref>, <figref idrefs="f0004">4B, and 5</figref>, the first<!-- EPO <DP n="15"> --> reference distance L4 from the aligning holes 102D and 102E to the inside edges 152A and 152B may be 0.45 mm. In a case in which the aligning holes 102A to 102E are recognized using a camera, when the first reference distance is predetermined, the light emitting diode chip 170 is die-bonded to an accurately recognized position of the chip mounting region 110A.</p><p id="p0082" num="0082">In addition, according to the present embodiment, the aligning holes 102A to 102E may have a round plane shape or a polygonal plane shape. When the aligning holes 102A to 102C have a polygonal plane shape, a length L5 of a side of the aligning holes 102A to 102C may be 0.4 mm. Alternatively, when the aligning holes 102D and 102E have a round plane shape, for example, circular plane shape, the diameter ϕ2 of the aligning holes 102D and 102E may be 0.4 mm.</p><p id="p0083" num="0083">In addition, when the chip mounting region 110A is accurately recognized, the connection portion T11 contributing to wire bonding is also readily recognized. The reason for this is that the distance between the light emitting diode chips 170A and 170B, that are the closest to the first and second inside edges 152A and 152B, and the first and second inside edges 152A and 152B, and the distance between the light emitting diode chips 170 are predetermined. Accordingly, the connection portion T11 used for wire bonding is recognized from the chip mounting region 110A.</p><p id="p0084" num="0084">Alternatively, the connection portion T11 is recognized using the aligning holes 102A to 102E. That is, the distance L3 from the aligning holes 102A to 102C shown in <figref idrefs="f0001 f0002">FIGs. 2A to FIG. 2C</figref>, and <figref idrefs="f0004">FIG. 5</figref> to the end of the solder resist layer 126 may be a second reference distance for recognizing the wire bonding region. When the solder resist layer 126A is disposed in the connection portion T11, a part of the connection portion T11 excluding the width W3 of the solder resist layer 126A may substantially correspond to the wire bonding region. For example, the width W3 is 100 µm and the distance L3 is 1.28 mm. Alternatively, as shown in <figref idrefs="f0003">FIGs. 4A</figref>, <figref idrefs="f0004">4B, and 5</figref>, the second reference distance is a distance from the aligning holes 102D and 102E to the first and second inside edges 152A and 152B, which corresponds to the connection portion T11 used for wire bonding. In addition, the second reference distance is a distance from the aligning holes 102D and 102E to the end of the solder resist layer 126, which corresponds to the connection portion T11 used for wire bonding. When the<!-- EPO <DP n="16"> --> solder resist layer 126A is disposed, a part of the connection portion T11 excluding the width W3 substantially corresponds to the wire bonding region.</p><p id="p0085" num="0085">The light emitting device packages 100A, 100B, and 100C shown in <figref idrefs="f0001 f0002 f0003 f0004">FIGs. 1 to 5</figref> have a configuration in which the light emitting device packages 100A, 100B, and 100C is not filled with the molding portion 160 so as to illustrate connection between the light emitting diode chips 170. However, as described below, the light emitting device packages 100A, 100B, and 100C further include the molding portion 160. The molding portion 160 seals at least one light emitting diode chip 170 and the wires 150A and 150B on the chip mounting region 110A.</p><p id="p0086" num="0086">Meanwhile, the afore-mentioned light emitting device packages 100A, 100B, and 100C include a protection device such as Zener diode (not shown) connected to the light emitting diode chips 170 in a reverse direction to effectively block electrostatic discharge (ESD) voltage applied from the outside and thereby protect the light emitting diode chip 170.</p><p id="p0087" num="0087">Hereinafter, a method for manufacturing the light emitting device packages 100A and 100B will be described in brief below.</p><p id="p0088" num="0088"><figref idrefs="f0005 f0006">FIGs. 6A to 6D</figref> are views illustrating the method for manufacturing the light emitting device package 100A shown in <figref idrefs="f0001">FIG. 2A</figref>.</p><p id="p0089" num="0089"><figref idrefs="f0005">FIG. 6B</figref> is a sectional view taken along the line Vlb-Vlb' shown in <figref idrefs="f0005">FIG. 6A</figref>, and <figref idrefs="f0006">FIG. 6D</figref> is a sectional view taken along the line Vld-Vld' shown in <figref idrefs="f0006">FIG. 6C</figref>.</p><p id="p0090" num="0090">Referring to <figref idrefs="f0005">FIGs. 6A and 6B</figref>, circuit substrates 120A and 120B defining a chip mounting region 110A having a round plane shape are formed on the reflective substrate 110. That is, a first adhesive layer 121, a first insulating layer 122, a second adhesive layer 123 and a wiring layer 124 are formed on the reflective substrate 110, metal layers 125A and 125B are formed on the wiring layer 124, and a solder resist layer 126 is formed on the metal layers 125A and 125B.</p><p id="p0091" num="0091">At this time, an aligning hole 102A is formed at a position spaced from the connection portion T11. As described above, as shown in <figref idrefs="f0005">FIG. 6A</figref>, the aligning hole 102A may have a rectangular plane shape. Then, the<!-- EPO <DP n="17"> --> chip mounting region 110A is recognized, based on the aligning hole 102A and a plurality of light emitting diode chips 170 are formed in the recognized chip mounting region 110A. Then, a connection portion T11 serving as a wire bonding region is recognized and the recognized connection portion T11 is connected to the light emitting diode chip 170 through the wires 150A and 150B. At this time, the aligning hole 102A may be used to recognize the connection portion T11, as described above.</p><p id="p0092" num="0092">Then, as shown in <figref idrefs="f0001">FIGs. 1 and 2A</figref>, a barrier layer 140A is formed on the upper surface of the solder resist layer 126 such that the connection portion T11 which is a part of an upper surface of the metal layers 125A and 125B is exposed.</p><p id="p0093" num="0093">Then, as shown in <figref idrefs="f0006">FIGs. 6C and 6D</figref>, the chip mounting region 110A is filled with the molding portion 160 sealing at least one light emitting diode chip 170 and the wires 150A and 150B to complete manufacturing of the light emitting device package 100A.</p><p id="p0094" num="0094"><figref idrefs="f0007 f0008">FIGs. 7A to 7D</figref> are views illustrating the method for manufacturing the light emitting device package 100B shown in <figref idrefs="f0003">FIG. 4A</figref>.</p><p id="p0095" num="0095"><figref idrefs="f0007">FIG. 7B</figref> is a sectional view taken along the line Vllb-Vllb' shown in <figref idrefs="f0007">FIG. 7A</figref> and <figref idrefs="f0008">FIG. 7D</figref> is a sectional view taken along the line Vlld-Vlld' shown in <figref idrefs="f0008">FIG. 7C</figref>.</p><p id="p0096" num="0096">Referring to <figref idrefs="f0007">FIGs. 7A and 7B</figref>, circuit substrates 120A and 120B defining a chip mounting region 110A having a round plane shape are formed on the reflective substrate 110. That is, a first adhesive layer 121, a first insulating layer 122, a second adhesive layer 123 and a wiring layer 124 are formed on the reflective substrate 110, metal layers 125A and 125B are formed on the wiring layer 124, and a solder resist layer 126 is formed on the metal layers 125A and 125B.</p><p id="p0097" num="0097">At this time, an aligning hole 102D is formed in the connection portion T11. As described above, as shown in <figref idrefs="f0007">FIG. 7A</figref>, the aligning hole 102D may have a circular plane shape. Then, the chip mounting region 110A is recognized, based on the aligning hole 102A and a plurality of light emitting diode chips 170 are formed in the recognized chip mounting region 110A. Then, a connection portion T11 serving as a wire bonding region is recognized and the recognized connection portion T11 is connected to the light emitting<!-- EPO <DP n="18"> --> diode chip 170 through the wires 150A and 150B. As described above, the connection portion T11 used for wire bonding may be recognized, based on the aligning hole 102D.</p><p id="p0098" num="0098">Next, as shown in <figref idrefs="f0003">FIGs. 3 and 4A</figref>, a barrier layer 140B is formed on the upper surface of the solder resist layer 126, and the metal layers 125A and 125B, such that the upper surface of the metal layers 125A and 125B is not exposed.</p><p id="p0099" num="0099">Next, as shown in <figref idrefs="f0008">FIGs. 7C and 7D</figref>, the chip mounting region 110A is filled with the molding portion 160 sealing at least one light emitting diode chip 170 and the wires 150A and 150B to complete manufacture of the light emitting device package 100A.</p><p id="p0100" num="0100">The molding portion 160 is for example formed of a solid transparent resin, a silicone resin, an epoxy resin or a mixture thereof. The upper surface of the molding portion 160 may be round or flat and a lens or dome resin material (not shown) may be further disposed on the upper surface of the molding portion 160, although not shown.</p><p id="p0101" num="0101">A height of the molding portion 160 may be lower than that of the barrier layer 140A, as shown in <figref idrefs="f0006">FIG. 6D</figref>, or may be equivalent to that of the barrier layer 140B, as shown in <figref idrefs="f0008">FIG. 7D</figref>.</p><p id="p0102" num="0102">In addition, the molding portion 160 may further include a phosphor 162 so as to change wavelength of light emitted from the light emitting diode chip 170.</p><p id="p0103" num="0103">The phosphor 162 may include a garnet-based phosphor, a silicate-based phosphor, a nitride-based phosphor or an oxynitride-based phosphor.</p><p id="p0104" num="0104">For example, the garnet-based phosphor may be YAG(Y<sub>3</sub>Al<sub>5</sub>O<sub>12</sub>:Ce<sup>3+</sup>) or TAG (Tb<sub>3</sub>Al<sub>5</sub>O<sub>12</sub>:Ce<sup>3+</sup>), the silicate-based phosphor may be (Sr,Ba,Mg,Ca)<sub>2</sub>SiO<sub>4</sub>:Eu<sup>2+</sup>, the nitride-based phosphor may be CaAlSiN<sub>3</sub>:Eu<sup>2+</sup> containing SiN, and the oxynitride-based phosphor may be Si<sub>6-x</sub>Al<sub>x</sub>O<sub>x</sub>N<sub>8-x</sub>:Eu<sup>2+</sup> (0&lt;x&lt;6) containing SiON.</p><p id="p0105" num="0105">Meanwhile, the light emitting diode chips 170 are mounted in the light emitting device packages 100A, 100B, and 100C in a chip on board (COB) form, and may be integrated in an array or module form in one package, without limitation thereto.<!-- EPO <DP n="19"> --></p><p id="p0106" num="0106">In the light emitting device package according to the present embodiment, at least one aligning hole is disposed in the circuit substrate, light and darkness of camera images are recognized based on the aligning hole, and clear recognition of light and darkness is possible using the recognized results although specular reflectivity of the reflective substrate is high during die bonding or wire bonding. Therefore, the light emitting diode chips and the wires are aligned at accurate positions, guiding of the position of the embedded barrier layer is possible, and air-tightness between the barrier layer and the reflective substrate is improved.</p><p id="p0107" num="0107"><figref idrefs="f0009">FIG. 8</figref> is a view illustrating a headlamp using the light emitting device package according to one embodiment.</p><p id="p0108" num="0108">Referring to <figref idrefs="f0009">FIG. 8</figref>, light passing through a glass cover of the light emitting device package 801 is reflected by a reflector 802 and a shade 803, passes through a lens 804, and travels toward the front of a car body having the headlamp. The light emitting device package 801 corresponds to the light emitting device packages 100A, 100B, and 100C, shown in <figref idrefs="f0001 f0002 f0003 f0004 f0005 f0006 f0007 f0008">FIGs. 1 to 7D</figref>.</p><p id="p0109" num="0109">In addition, a plurality of light emitting device packages including the light emitting device package related to this embodiment are arrayed on a substrate, and optical members such as light guide plates, prism sheets, diffusion sheets or the like may be arranged in the light passage of the light emitting device packages. The light emitting device package, substrate and optical members may serve as light units. Another embodiment is realized with a display device, an indicator device or a lighting system including the semiconductor light emitting device or the light emitting device package mentioned in the previous embodiments, and examples of the lighting system may include lamps, street lights and the like.</p><p id="p0110" num="0110">Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the spirit and scope of the principles of this disclosure. More particularly, various variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the disclosure, the drawings and the appended claims. In addition<!-- EPO <DP n="20"> --> to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.</p></description><claims mxw-id="PCLM56981944" lang="EN" load-source="patent-office"><!-- EPO <DP n="21"> --><claim id="c-en-0001" num="0001"><claim-text>A light emitting device package, comprising:
<claim-text>a reflective substrate including a chip mounting region;</claim-text>
<claim-text>a circuit substrate disposed on the reflective substrate, the circuit substrate including an inside edge defining the chip mounting region and at least one aligning hole disposed at a position spaced from the inside edge; and</claim-text>
<claim-text>at least one light emitting diode chip disposed in the chip mounting region, the at least one light emitting diode chip being connected to the circuit substrate through a wire.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The light emitting device package according to claim 1, wherein the circuit substrate comprises a first circuit substrate and a second circuit substrate facing each other with interposing the chip mounting region therebetween,<br/>
the first circuit substrate has a first inside edge defining one part of the chip mounting region,<br/>
the second circuit substrate has a second inside edge defining another part of the chip mounting region, and<br/>
each of the first and second circuit substrates has the at least one aligning hole.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The light emitting device package according to claim 1 or 2, wherein the circuit substrate comprises:
<claim-text>a wiring layer;</claim-text>
<claim-text>a first insulating layer disposed between the wiring layer and the reflective substrate; and</claim-text>
<claim-text>a metal layer having a connection portion disposed on the wiring layer, the connection portion electrically connecting the wire connected to the light emitting diode chip to the wiring layer.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The light emitting device package according to any one of claims 1 to 3, further comprising a second<!-- EPO <DP n="22"> --> insulating layer disposed between the light emitting diode chip and the reflective substrate.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The light emitting device package according to claim 3, wherein the circuit substrate further comprises a solder resist layer disposed on the metal layer such that the solder resist layer does not overlap the connection portion.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The light emitting device package according to claim 5, wherein the at least one aligning hole passes through the solder resist layer and exposes the metal layer.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The light emitting device package according to any one of claims 1 to 5, wherein the at least one aligning hole passes through the circuit substrate and exposes the reflective substrate.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The light emitting device package according to any one of claims 3 to 5, wherein the at least one aligning hole passes through the metal layer and the wiring layer, and exposes the first insulating layer.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The light emitting device package according to any one of claims 3 to 8, wherein the at least one aligning hole is disposed in the connection portion.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The light emitting device package according to any one of claims 3 to 8, wherein the at least one aligning hole is disposed at a position spaced from the connection portion.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The light emitting device package according to any one of claims 3 to 10, wherein the at least one aligning hole comprises:
<claim-text>a first aligning hole disposed in the connection portion; and</claim-text>
<claim-text>a second aligning hole at a position spaced from the connection portion.</claim-text><!-- EPO <DP n="23"> --></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The light emitting device package according to any one of claims 6, 9 and 11, further comprising a barrier layer disposed on the circuit substrate such that the barrier layer embeds the at least one aligning hole.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The light emitting device package according to claim 12, wherein the barrier layer is disposed on the connection portion.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The light emitting device package according to claim 12, wherein the barrier layer extends from the solder resist layer to the connection portion.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The light emitting device package according to any one of claims 1 to 14, further comprising a molding portion sealing the at least one light emitting diode chip and the wire on the chip mounting region.</claim-text></claim></claims><drawings mxw-id="PDW16670342" load-source="patent-office"><!-- EPO <DP n="24"> --><figure id="f0001" num="1,2A"><img id="if0001" file="imgf0001.tif" wi="159" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0002" num="2B,2C"><img id="if0002" file="imgf0002.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0003" num="3,4A"><img id="if0003" file="imgf0003.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0004" num="4B,5"><img id="if0004" file="imgf0004.tif" wi="165" he="202" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0005" num="6A,6B"><img id="if0005" file="imgf0005.tif" wi="165" he="204" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0006" num="6C,6D"><img id="if0006" file="imgf0006.tif" wi="165" he="214" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0007" num="7A,7B"><img id="if0007" file="imgf0007.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0008" num="7C,7D"><img id="if0008" file="imgf0008.tif" wi="165" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0009" num="8"><img id="if0009" file="imgf0009.tif" wi="120" he="100" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
