$date
	Thu Sep 25 13:19:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module x1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0"
0#
0$
#12
1"
#15
0"
1#
1$
#16
0!
#18
1!
#21
0!
#22
1"
#28
1!
#200
