#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan  3 19:43:30 2018
# Process ID: 4796
# Current directory: G:/jizu_project/project_summary
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19228 G:\jizu_project\project_summary\project_summary.xpr
# Log file: G:/jizu_project/project_summary/vivado.log
# Journal file: G:/jizu_project/project_summary\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/jizu_project/project_summary/project_summary.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
run 1300 us
relaunch_sim
run 1300 us
export_ip_user_files -of_objects  [get_files F:/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l.srcs/sources_1/new/defines.vh] -no_script -reset -force -quiet
remove_files  F:/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l/project_1.6_j_b_s_l.srcs/sources_1/new/defines.vh
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh
import_files -norecurse G:/jizu_project/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh
update_compile_order -fileset sources_1
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
run 1300 us
restart
run 1300 us
relaunch_sim
run 1300 us
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
add_wave {{/tb_top/soc_lite/mips/dp/h/stallF}} 
add_wave {{/tb_top/soc_lite/mips/dp/h/stallD}} 
add_wave {{/tb_top/soc_lite/mips/dp/h/flushF}} 
restart
run 1300 us
add_wave {{/tb_top/soc_lite/mips/dp/h/stall_special}} 
restart
run 1300 us
restart
run 1300 us
relaunch_sim
run 1300 us
run 1300 us
run 1300 us
relaunch_sim
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
relaunch_sim
run 1300 us
export_ip_user_files -of_objects  [get_files G:/jizu_project/project_summary/nodelay_ram_coe/inst_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe] -no_script -reset -force -quiet
remove_files  {G:/jizu_project/project_summary/nodelay_ram_coe/inst_ram.coe G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}
relaunch_sim
run 1300 us
set_property -dict [list CONFIG.Coe_File {G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
launch_runs -jobs 2 inst_ram_synth_1
export_simulation -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory G:/jizu_project/project_summary/project_summary.ip_user_files/sim_scripts -ip_user_files_dir G:/jizu_project/project_summary/project_summary.ip_user_files -ipstatic_source_dir G:/jizu_project/project_summary/project_summary.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/modelsim} {questa=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/questa} {riviera=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/riviera} {activehdl=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {G:/jizu_project/project_summary/tb_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
run 1300 us
set_property -dict [list CONFIG.Coe_File {G:/jizu_project/project_summary/sim_ram_coe/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs -jobs 2 inst_ram_synth_1
export_simulation -of_objects [get_files G:/jizu_project/project_summary/project_summary.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory G:/jizu_project/project_summary/project_summary.ip_user_files/sim_scripts -ip_user_files_dir G:/jizu_project/project_summary/project_summary.ip_user_files -ipstatic_source_dir G:/jizu_project/project_summary/project_summary.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/modelsim} {questa=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/questa} {riviera=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/riviera} {activehdl=G:/jizu_project/project_summary/project_summary.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config G:/jizu_project/project_summary/tb_top_behav.wcfg
source tb_top.tcl
run 1300 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mips [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
