// Seed: 1836912480
module module_0;
endmodule
module module_1;
  logic id_1;
  ;
  always begin : LABEL_0
    return 1;
    $signed(54);
    ;
    id_1 <= {id_1{-1}};
    id_1 <= 1;
    SystemTFIdentifier(id_1, $realtime);
    id_1 <= 1;
  end
  logic id_2;
  always begin : LABEL_1
    id_2 <= 1;
  end
  parameter id_3 = -1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1,
    output tri0  id_2
);
  assign id_2 = id_0;
  wire id_4;
  always_comb id_1 <= -1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
