

================================================================
== Vitis HLS Report for 'cfu_hls'
================================================================
* Date:           Mon Jun  2 17:03:17 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.348 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       44|     9479|  0.293 us|  63.196 us|   45|  9480|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- kernel  |       40|     9475|        41|         37|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     73|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  10|    950|    754|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    321|    -|
|Register         |        -|   -|    500|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   1450|   1148|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  11|      3|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_9_full_dsp_1_U2      |fadd_32ns_32ns_32_9_full_dsp_1      |        0|   2|  324|  233|    0|
    |faddfsub_32ns_32ns_32_9_full_dsp_1_U1  |faddfsub_32ns_32ns_32_9_full_dsp_1  |        0|   2|  324|  233|    0|
    |fcmp_32ns_32ns_1_3_no_dsp_1_U5         |fcmp_32ns_32ns_1_3_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U3       |fmul_32ns_32ns_32_5_max_dsp_1       |        0|   3|  151|  144|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U4       |fmul_32ns_32ns_32_5_max_dsp_1       |        0|   3|  151|  144|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  10|  950|  754|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |k_fu_261_p2                      |         +|   0|  0|  16|           9|           1|
    |and_ln23_fu_242_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_801                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_805                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_232_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln23_fu_226_p2              |      icmp|   0|  0|  15|           8|           2|
    |ap_predicate_tran43to44_state39  |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_238_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  73|          46|          11|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  185|         42|    1|         42|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |grp_fu_131_opcode        |   13|          3|    2|          6|
    |grp_fu_131_p0            |   13|          3|   32|         96|
    |grp_fu_131_p1            |   17|          4|   32|        128|
    |grp_fu_139_p0            |   13|          3|   32|         96|
    |grp_fu_139_p1            |   17|          4|   32|        128|
    |k1_reg_107               |    9|          2|    9|         18|
    |k_02_reg_119             |    9|          2|    9|         18|
    |phi_ln195_fu_84          |    9|          2|   32|         64|
    |u23_fu_76                |    9|          2|   32|         64|
    |v22_fu_72                |    9|          2|   32|         64|
    |v4_fu_80                 |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  321|         73|  278|        790|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add5_reg_355             |  32|   0|   32|          0|
    |and_ln23_reg_376         |   1|   0|    1|          0|
    |ap_CS_fsm                |  41|   0|   41|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln23_1_reg_366      |   1|   0|    1|          0|
    |icmp_ln23_reg_361        |   1|   0|    1|          0|
    |k1_reg_107               |   9|   0|    9|          0|
    |k_02_reg_119             |   9|   0|    9|          0|
    |k_reg_380                |   9|   0|    9|          0|
    |phi_ln195_fu_84          |  32|   0|   32|          0|
    |reg_153                  |  32|   0|   32|          0|
    |reg_158                  |  32|   0|   32|          0|
    |rslt_o_1_data_reg        |   9|   0|   32|         23|
    |rslt_o_1_vld_reg         |   0|   0|    1|          1|
    |src1_i_0_data_reg        |  32|   0|   32|          0|
    |src1_i_0_vld_reg         |   0|   0|    1|          1|
    |src2_i_0_data_reg        |  32|   0|   32|          0|
    |src2_i_0_vld_reg         |   0|   0|    1|          1|
    |tmp_1_reg_371            |   1|   0|    1|          0|
    |tmp_2_reg_385            |   1|   0|    1|          0|
    |u23_fu_76                |  32|   0|   32|          0|
    |u_reg_343                |  32|   0|   32|          0|
    |v22_fu_72                |  32|   0|   32|          0|
    |v2_reg_349               |  32|   0|   32|          0|
    |v4_fu_80                 |  32|   0|   32|          0|
    |x_reg_313                |  32|   0|   32|          0|
    |y_reg_318                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 500|   0|  526|         26|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|       cfu_hls|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|       cfu_hls|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|       cfu_hls|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|       cfu_hls|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|       cfu_hls|  return value|
|funct3_i  |   in|    8|     ap_none|      funct3_i|        scalar|
|funct7_i  |   in|    8|     ap_none|      funct7_i|        scalar|
|src1_i    |   in|   32|     ap_none|        src1_i|        scalar|
|src2_i    |   in|   32|     ap_none|        src2_i|        scalar|
|rslt_o    |  out|   32|     ap_none|        rslt_o|       pointer|
+----------+-----+-----+------------+--------------+--------------+

