0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sim_1/new/CPU_TB.vhd,1713895061,vhdl,,,,cpu_tb,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sim_1/new/Instruction_Decoder_TB.vhd,1713879509,vhdl,,,,ins_dec_tb,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Add_Sub_Unit.vhd,1713879509,vhdl,,,,add_sub_unit,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/CPU.vhd,1713895012,vhdl,,,,cpu,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/D_FF.vhd,1713879509,vhdl,,,,d_ff,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Decoder_3_to_8.vhd,1713879509,vhdl,,,,decoder_3_to_8,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Eight_way_4_bit_Mux.vhd,1713879509,vhdl,,,,eight_way_4_bit_mux,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/FA.vhd,1713879509,vhdl,,,,fa,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/HA.vhd,1713879509,vhdl,,,,ha,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Instruction_Decoder.vhd,1713890088,vhdl,,,,instruction_decoder,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Partial_Full_Adder.vhd,1713879509,vhdl,,,,partial_full_adder,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Program_ROM.vhd,1713895069,vhdl,,,,program_rom,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Program_counter.vhd,1713879509,vhdl,,,,program_counter,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Register_4bit.vhd,1713879509,vhdl,,,,register_4bit,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Register_Bank.vhd,1713895069,vhdl,,,,register_bank,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Three_BIt_Adder.vhd,1713879509,vhdl,,,,three_bit_adder,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Two_way_3_bit_Mux.vhd,1713879509,vhdl,,,,two_way_3_bit_mux,,,,,,,,
C:/Users/DELL/Documents/GitHub/nano-processor-design-v1/Nano_processor_v1.srcs/sources_1/new/Two_way_4_bit_Mux.vhd,1713879509,vhdl,,,,two_way_4_bit_mux,,,,,,,,
