INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_3_v2/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_toggle_project
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_3_v2/vivado/vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_3_v2/vhdl/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_toggle_project'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_3_v2/vhdl/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_toggle_project_TB'
