---
type: "manual"
title: "SBC Subtract with Borrow from Accumulator"
linkTitle: "Subtraction"
weight: 3
description: "Subtract with Borrow"
tags:
  - 6502 instruction
op: "SBC"
flags:
  "n": Set if most-significant bit of result is set
  v: Set if signed overflow
  z: Set if result is zero
  c: Set if unsigned borrow not required, clear if required
codes:
  - code: E9
    addressing: imm
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
      notes:
        - 1
    cycles:
      value: 2
      notes:
        - 2
        - 5
  - code: ED
    addressing: abs
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 4
      notes:
        - 2
        - 5
  - code: EF
    addressing: absl
    compatibility:
      65816: true
    bytes:
      value: 4
    cycles:
      value: 5
      notes:
        - 2
        - 5
  - code: E5
    addressing: dp
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 3
      notes:
        - 2
        - 3
        - 5
  - code: F2
    addressing: dpi
    compatibility:
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 2
        - 3
        - 5
  - code: E7
    addressing: dpil
    compatibility:
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 2
        - 3
        - 5
  - code: FD
    addressing: absix
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 4
      notes:
        - 2
        - 4
        - 5
  - code: FF
    addressing: abslix
    compatibility:
      65816: true
    bytes:
      value: 4
    cycles:
      value: 5
      notes:
        - 2
        - 5
  - code: F9
    addressing: absiy
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 3
    cycles:
      value: 4
      notes:
        - 2
        - 4
        - 5
  - code: F5
    addressing: dpix
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 4
      notes:
        - 2
        - 3
        - 5
  - code: E1
    addressing: dpiix
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 2
        - 3
        - 5
  - code: F1
    addressing: dpiiy
    compatibility:
      6502: true
      65c02: true
      65816: true
    bytes:
      value: 2
    cycles:
      value: 5
      notes:
        - 2
        - 3
        - 4
        - 5
  - code: F7
    addressing: dpiliy
    compatibility:
      65816: true
    bytes:
      value: 2
    cycles:
      value: 6
      notes:
        - 2
        - 3
        - 5
  - code: E3
    addressing: sr
    compatibility:
      65816: true
    bytes:
      value: 2
    cycles:
      value: 4
      notes:
        - 2
        - 5
  - code: F3
    addressing: sriiy
    compatibility:
      65816: true
    bytes:
      value: 2
    cycles:
      value: 7
      notes:
        - 2
        - 5
notes:
  - "65816: Add 1 byte if m=0 (16-bit memory/accumulator)"
  - "65816: Add 1 cycle if m=0 (16-bit memory/accumulator)"
  - "65816: Add 1 cycle if low byte of Direct Page register is not 0"
  - "Add 1 cycle if adding index crosses a page boundary"
  - "65C02: Add 1 cycle if d=1"
---

<p>
  Subtracts the data in the operand with the contents of the accumulator.
  Subtract 1 from the result if the carry flag is clear.
  Store the final result in the accumulator.
</p>
<h3>Binary/Decimal mode</h3>
<p>
  If the d flag is clear then binary subtraction is performed.
  If the d flag set then Binary Coded Decimal (BCD) subtraction is performed.
</p>
<h3>Data size</h3>
<p>
  On all processors, the data subtracted from memory is 8-bit.
  However, for 16-bit processors with the m flag is clear then the data subtracted is 16-bit
  with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.
</p>

<h3>Multi-precision arithmetic</h3>
<p>
  In multi-precision (multi-word) arithmetic, the carry flag should be set before the low-order words are subtracted.
  The subtraction will generate a new carry flag value based on that subtraction which will then be passed on to the next word.
</p>
<p>
  For example, to subtract 1 from a 16-bit value at &70 on 8-bit processors:
</p>
{{< highlight go "linenos=table" >}}
  SEC      ; Set carry before first subtraction
  LDA &70  ; Subtract 1 from low-order byte
  SBC #1
  STA &70
  LDA &71  ; Subtract 0 to high order byte
  SBC #0   ; This will subtract 1 if carry was clear
  STA &71  ; from the low-order byte
{{< / highlight >}}
