// Seed: 1149990118
module module_0 (
    input wire id_0
    , id_12,
    input tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9,
    output tri0 id_10
);
  assign id_12 = id_1;
  assign id_10 = id_12;
  always @(posedge -1 or negedge -1'b0) id_12 = -1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    output wire id_3
);
  assign id_2 = (1);
  wire id_5;
  reg  id_6;
  reg  id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3
  );
  always @(-1) begin : LABEL_0
    if (1) id_7 <= -1;
  end
  always @(id_6) begin : LABEL_1
    id_6 <= id_1;
  end
endmodule
