INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/Vivado/group_project_2/group_project_2.srcs/sim_1/new/ip_simcheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_simcheck'
