## Peng Li

Researcher

*Laboratory for Affective Intelligent Robotics  
Advanced Institute of Information Technology  
Peking University*

## Education
* 2002 - 2008 PhD, Computer Science, Tsinghua University
* 1998 - 2002 BS, Computer Science, Harbin Institute of China

## Experiences
* 2020.09 - Present, Co-founder and CEO, {Hangzhou Aisketcher Co. Ltd}(http://www.miaohui.art)
* 2019.08 - Present, Researcher, Advanced Institute of Information Technology, Peking University
* 2017.01 - 2019.07, Co-founder and CEO, Beijing Jouletek Co. Ltd
* 2014.11 - 2016.12, Researcher, Department of Automotive Engineering, Tsinghua Univeristy
* 2013.11 - 2014.10, Research Fellow, Vast Laboratory, Computer Science Department, University of California at Los Angeles
* 2011.11 - 2013.10, Postdoctoral Scholar, Center for Energy-Efficient Computing and Applications, Peking University
* 2008.01 - 2011.10 Senior Research Scientist, Communication Technology Lab, Intel Labs China

## Publications
1. Wei Zuo, **Peng Li**, Deming Chen, Pouchet Louis-Noel, Shunan Zhong, and Jason Cong.
Improving polyhedral code generation for high-level synthesis. In Proceedings of the Annual
International Conference on Hardware/Software Codesign and System Synthesis, CODES-ISSS
’13, **<font color=red> Best Paper Award (1 out of 111 submissions) </font>**, pages 1–10, 2013.
1. Chen Zhang, **Peng Li**, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason Cong. Exploring
fpga-based accelerator design for deep convolutional neural networks. In Proceedings of
the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA’15, **<font color=red> Nomination for Best Paper Award </font>**, pages 161–170, 2015.
1. Fei Gao，Jingjie Zhu，Zeyuan Yu，**Peng Li**\* and Tao Wang. Making Robots Draw A Vivid Portrait In Two Minutes. In Proceedings of IEEE/RSJ International Conference on Intelligent Robots and Systems, IROS'20, 2020.
1. Young kyu Choi, Peng Zhang, **Peng Li**, and Jason Cong. Hlscope+: Fast and accurate
performance estimation for fpga hls. In Proceedings of the International Conference on
Computer-Aided Design, ICCAD’17, pages 691–698, 2017.
1. Guangyu Sun, Chao Zhang, **Peng Li**, Tao Wang, and Yiran Chen. Statistical cache bypassing
for non-volatile memory. IEEE Transaction on Computers, 65:3427–3440, 2016.
1. Jason Cong, **Peng Li**, Bingjun Xiao, and Peng Zhang. An optimal microarchitecture for
stencil computation acceleration based on nonuniform partitioning of data reuse buffers. IEEE
Transaction on CAD of Integrated Circuits and Systems, 35:407–418, 2016.
1. **Peng Li**, Peng Zhang, Pouchet Louis-Noel, and Jason Cong. Resource-aware throughtput optimization for high-level synthesis. In Proceedings of the ACM/SIGDA International Symposium
on Field Programmable Gate Arrays, FPGA’15, pages 200–209, 2015.
1. Shuangchen Li, Ang Li, Yuan Zhe, Yongpan Liu, **Peng Li**, Guangyu Sun, Yu Wang, Huazhong
1. Yang, and Yuan Xie. Leveraging emerging nonvolatile memory in high-level synthesis with loop
thransformations. In Proceedings of the International Symposium on Low Power Electronics
and Design, ISLPED’15, pages 61–66, 2015.
1. Wentai Zhang, Li Shen, Thomas Page, Guojie Luo, **Peng Li**, Ming Jiang, Peter Maass,
and Jason Cong. Fpga acceleration by asynchronous parallelization for simultaneous image
reconstruction and segmentation based on the mumford-shah regularization. In SPIE Optical
Engineering + Applications, SPIE’15, 2015.
1. Chao Zhang, Guangyu Sun, **Peng Li**, Tao Wang, Dimin Niu, and Yiran Chen. A statistics
based cache bypassing method for asymmetric-access caches. In Proceedings of the International
Symposium on Low Power Electronics and Design, ISLPED’14, pages 345–350, 2014.
1. Jason Cong, **Peng Li**, Bingjun Xiao, and Peng Zhang. An optimal microarchitecture for
stencil computation acceleration based on non-uniform partitioning of data reuse buffers. In
Proceedings of the 51th Annual Design Automation Conference, DAC’14, pages 407–418, 2014.
1. **Peng Li**, Thomas Page, Guojie Luo, Wentai Zhang, Pei Wang, Peter Maass, Ming Jiang,
and Jason Cong. Fpga acceleration for simultaneous medical image reconstruction and
segmentation (poster). In The 22nd IEEE International Symposium on Field-Programmable
Custom Computing Machines, FCCM’14, 2014.
1. Yuxin Wang, **Peng Li**, and Jason Cong. Theory and algorithm for generalized multidimensional
memory partitioning in high-level synthesis. In Proceedings of the ACM/SIGDA International
Symposium on Field Programmable Gate Arrays, FPGA’14, pages 199–208, 2014.
1. **Peng Li**, Louis-Noel Pouchet, Deming Chen, and Jason Cong. Loop transformations for
throughput optimization in high-level synthesis (poster). In Proceedings of the ACM/SIGDA
International Symposium on Field Programmable Gate Arrays, FPGA’14, page 245, 2014.
1. **Peng Li**, Louis-Noel Pouchet, and Jason Cong. Throughput optimization for high-level
synthesis using resource constraints. In 4th International Workshop on Polyhedral Compilation
Techniques, IMPACT’14, 2014.
1. Yuxin Wang, **Peng Li**, Peng Zhang, Chen Zhang, and Jason Cong. Memory partitioning
for multidimensional arrays in high-level synthesis. In Proceedings of the 50th Annual Design
Automation Conference, DAC ’13, pages 12:1–12:8, 2013.
1. Cong Yan, **Peng Li**, and Guojie Luo. Customized physical design for partitioned on-chip
memory module in fpga (work-in-progress workshop. In 50th Annual Design Automation
Conference, DAC ’13.
1. **Peng Li**, Angshuman Parashar, Michael Pellauer, Tao Wang, and Joel Emer. A hierarchical
architectural framework for reconfigurable logic computing. In Proceedings of the 27th IEEE
Parallel and Distributed Processing Symposium Workshops & PhD Forum, IPDPSW’13, pages
287–292, 2013.
1. Wei Zuo, Yun Liang, **Peng Li**, Kyle Rupnow, Deming Chen, and Jason Cong. Improving high
level synthesis optimization opportunity through polyhedral transformations. In Proceedings
of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA ’13,
pages 9–18, New York, NY, USA, 2013. ACM.
1. Yuxin Wang, **Peng Li**, Chen Zhang, and Jason Cong. Automatic multidimensional memory partitioning for fpga-based accelerators (poster). In Proceedings of the ACM/SIGDA
International Symposium on Field Programmable Gate Arrays, FPGA’13, 2013.
1. **Peng Li**, Yuxin Wang, Peng Zhang, Guojie Luo, Tao Wang, and Jason Cong. Memory
partitioning and scheduling co-optimization in behavioral synthesis. In Proceedings of the
International Conference on Computer-Aided Design, ICCAD ’12, pages 488–495, New York,
NY, USA, 2012. ACM.
1. Tao Wang, Zhihong Yu, **Peng Li**, Yuan Liu, Dong Liu, and Joel Emer. An architecture and
mechanism for supporting speculative execution of a context-full reconfigurable function unit.
In Workshop on the Intersections of Computer Architecture and Reconfigurable Logic, CARL’10,
2010.
1. Sadagopan Srinivasan, Li Zhao, Lin Sun, Zhen Fang, **Peng Li**, Tao Wang, Ravishankar Iyer,
and Dong Liu. Performance characterization and acceleration of optical character recognition
on handheld platforms. In Proceedings of the IEEE International Symposium on Workload
Characterization, IISWC ’10, pages 1–10, 2010.
1. Ming Cong, Hong An, Lu Cao, Yuan Liu, **Peng Li**, Tao Wang, Zhihong Yu, and Dong Liu.
Pattern-unit based regular expression matching with reconfigurable function unit. In Proceedings
of the International Conference on Computational Science and its Applications, ICCSA’10,
pages 427–440, 2010.
1. Tao Wang, **Peng Li**, Yuan Liu, Zhiyuan Zhang, Angshuman Parashar, Azam Barkatullah,
Dong Liu, and Joel Emer. Using reconfigurable logic to replace fixed-function blocks in socs.
In Workshop on SoC Architecture, Accelerators and Workloads, SAW’10, 2010.
1. Yanteng Sun, **Peng Li**, Guochang Gu, Yuan Wen, Yuan Liu, and Dong Liu. Accelerating
HMM search on fpgas using systolic array based architecture. In IEEE International Workshop
on High Performance Computational Biology, HiComb’09, pages 1–8, 2009.
1. Yanteng Sun, **Peng Li**, Guochang Gu, Yuan Wen, Yuan Liu, and Dong Liu. Hmmer
acceleration using systolic array based reconfigurable architecture (poster). In Proceedings
of the ACM/SIGDA International Symposium of Field Programmable Gate Arrays, FPGA’09,
page 282, 2009.
1. **Peng Li**, Dongsheng Wang, Haixia Wang, Meijuan Lu, Chongmin Li, and Weimin Zheng.
Software support for lirac architecture. Tsinghua Science and Technology, 6:700–706, 2007.
1. Haixia Wang, Dongsheng Wang, **Peng Li**, Jinglei Wang, and Chongmin Li. Reducing network
traffic of token protocle using sharing relation cache. Tsinghua Science and Technology,
6:691–699, 2007.
1. Haixia Wang, Dongsheng Wang, **Peng Li**, Jinglei Wang, and Xianping Fu. Exploit temporal
locality of shared data in src enabled cmp. In Proceedings of the International Conference on
Network and Parallel Computing, NPC’07, pages 384–393, 2007.
1. **Peng Li**, Dongsheng Wang, Haixia Wang, Meijuan Lu, and Weimin Zheng. Lirac: Using live
range information to optimize memory access. In Proceedings of the International Conference
on Architecture of Computing Systems, ARCS ’07, pages 28–42, 2007.
1. Haixia Wang, Dongsheng Wang, and **Peng Li**. Src-based cache coherence protocol in
chip multiprocessor. In Japan-China Joint Workshop on Frontier of Computer Science and
Technology, FCST’06, pages 60–70, 2006.
1. **Peng Li**, Dongsheng Wang, Songliu Guo, Tao Tian, and Weimin Zheng. Live range aware cache
architecture. In Proceedings of the Asia-Pacific Computer Systems Architecture Conference,
ACSAC ’06, pages 409–415, 2006.
1. Dongsheng Wang Haixia Wang and **Peng Li**. Acceleration techniques for chip-multiprocessor
simulator debug. In Proceedings of the Asia-Pacific Computer Systems Architecture Conference,
ACSAC ’06, pages 509–515, 2006.
1. Youhui Zhang, **Peng Li**, Dongsheng Wang, and Weimin Zheng. Seamless peripherals integration
for network computers based on the reversed server message block protocol. In Proceedings of
the International Conference on Networking and Services, ICNS’06, pages 112:1–112:6, 2006
