read_verilog ./sources/StateMachine.v
 
