Warning (10268): Verilog HDL information at adc_control.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc_control.sv Line: 39
