{
  "design": {
    "design_info": {
      "boundary_crc": "0xE8BA0B9402336A71",
      "device": "xczu28dr-ffvg1517-1-e",
      "gen_directory": "../../../../23-3-26-fir_hdl.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen": "",
      "fir_hdl": ""
    },
    "ports": {
      "addra": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "bmg_out": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "fir_hdl_out": {
        "direction": "O",
        "left": "34",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../8192_data_with_interference.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "fir_hdl": {
        "vlnv": "xilinx.com:module_ref:fir_hdl:1.0",
        "xci_name": "design_1_fir_hdl_0_0",
        "xci_path": "ip/design_1_fir_hdl_0_0/design_1_fir_hdl_0_0.xci",
        "inst_hier_path": "fir_hdl",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_hdl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "filter_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "filter_out": {
            "direction": "O",
            "left": "34",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "addra_1": {
        "ports": [
          "addra",
          "blk_mem_gen/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen/douta",
          "bmg_out",
          "fir_hdl/filter_in"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "blk_mem_gen/clka",
          "fir_hdl/clk"
        ]
      },
      "fir_hdl_filter_out": {
        "ports": [
          "fir_hdl/filter_out",
          "fir_hdl_out"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "fir_hdl/reset"
        ]
      }
    }
  }
}