$date
	Wed May 08 13:47:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_to_10_tb $end
$var wire 4 ! q [3:0] $end
$var wire 1 " c $end
$var parameter 32 # T $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & reset $end
$scope module counter $end
$var wire 1 $ clk $end
$var wire 1 & reset $end
$var wire 1 % up_down $end
$var reg 1 " carry $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
bx '
x&
x%
1$
0"
bx !
$end
#5
0$
#10
1&
1$
#15
0$
#20
b1 !
b1 '
1$
#25
0$
#30
b1 !
b1 '
1$
#35
0$
#40
0%
0&
b1 !
b1 '
1$
#45
0$
#50
b10 !
b10 '
1$
#55
0$
#60
b11 !
b11 '
1$
#65
0$
#70
b100 !
b100 '
1$
#75
0$
#80
b101 !
b101 '
1$
#85
0$
#90
b110 !
b110 '
1$
#95
0$
#100
b111 !
b111 '
1$
#105
0$
#110
b1000 !
b1000 '
1$
#115
0$
#120
b1001 !
b1001 '
1$
#125
0$
#130
1"
b0 !
b0 '
1$
#135
0$
#140
0"
b1 !
b1 '
1&
1$
#145
0$
#150
1%
0&
b1 !
b1 '
1$
#155
0$
#160
b0 !
b0 '
1$
#165
0$
#170
1"
b1001 !
b1001 '
1$
#175
0$
#180
0"
b1000 !
b1000 '
1$
#185
0$
#190
b111 !
b111 '
1$
#195
0$
#200
b110 !
b110 '
1$
#205
0$
#210
b101 !
b101 '
1$
#215
0$
#220
b100 !
b100 '
1$
#225
0$
#230
b11 !
b11 '
1$
#235
0$
#240
b10 !
b10 '
1$
#245
0$
#250
b1 !
b1 '
1$
#255
0$
#260
b0 !
b0 '
1$
#265
0$
#270
1"
b1001 !
b1001 '
1$
#275
0$
#280
0"
b1000 !
b1000 '
1$
#285
0$
#290
b111 !
b111 '
1$
#295
0$
#300
b110 !
b110 '
1$
#305
0$
#310
b101 !
b101 '
1$
#315
0$
#320
b100 !
b100 '
1$
#325
0$
#330
b11 !
b11 '
1$
