{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2009.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "179.57"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "65", "@dc": "65", "@oc": "65", "@id": "40547740", "text": ":facetid:toc:db/conf/fpga/fpga2009.bht"}}, "hits": {"@total": "65", "@computed": "65", "@sent": "65", "@first": "0", "hit": [{"@score": "1", "@id": "4756561", "info": {"authors": {"author": {"@pid": "82/4856", "text": "Cristinel Ababei"}}, "title": "Parallel placement for FPGAs revisited.", "venue": "FPGA", "pages": "280", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Ababei09", "doi": "10.1145/1508128.1508186", "ee": "https://doi.org/10.1145/1508128.1508186", "url": "https://dblp.org/rec/conf/fpga/Ababei09"}, "url": "URL#4756561"}, {"@score": "1", "@id": "4756562", "info": {"authors": {"author": [{"@pid": "73/5950", "text": "Mohammed A. S. Abdallah"}, {"@pid": "18/279", "text": "Omar S. Elkeelany"}, {"@pid": "32/4140", "text": "Ali T. Alouani"}]}, "title": "Simultaneous multi-channel data acquisition with variable sampling frequencies using a scalable adaptive synchronous controller.", "venue": "FPGA", "pages": "281", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdallahEA09", "doi": "10.1145/1508128.1508188", "ee": "https://doi.org/10.1145/1508128.1508188", "url": "https://dblp.org/rec/conf/fpga/AbdallahEA09"}, "url": "URL#4756562"}, {"@score": "1", "@id": "4756563", "info": {"authors": {"author": {"@pid": "46/4753", "text": "Jason Helge Anderson"}}, "title": "Emerging application domains: research challenges and opportunities for FPGAs.", "venue": "FPGA", "pages": "1-2", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Anderson09", "doi": "10.1145/1508128.1508129", "ee": "https://doi.org/10.1145/1508128.1508129", "url": "https://dblp.org/rec/conf/fpga/Anderson09"}, "url": "URL#4756563"}, {"@score": "1", "@id": "4756564", "info": {"authors": {"author": [{"@pid": "83/2996", "text": "Timothy F. Beatty"}, {"@pid": "13/5317", "text": "Eric E. Aubanel"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}]}, "title": "Customizable bit-width in an OpenMP-based circuit design tool.", "venue": "FPGA", "pages": "278", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BeattyAK09", "doi": "10.1145/1508128.1508181", "ee": "https://doi.org/10.1145/1508128.1508181", "url": "https://dblp.org/rec/conf/fpga/BeattyAK09"}, "url": "URL#4756564"}, {"@score": "1", "@id": "4756565", "info": {"authors": {"author": {"@pid": "13/1972", "text": "Ray Bittner"}}, "title": "Bus mastering PCI express in an FPGA.", "venue": "FPGA", "pages": "273-276", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Bittner09", "doi": "10.1145/1508128.1508176", "ee": "https://doi.org/10.1145/1508128.1508176", "url": "https://dblp.org/rec/conf/fpga/Bittner09"}, "url": "URL#4756565"}, {"@score": "1", "@id": "4756566", "info": {"authors": {"author": [{"@pid": "18/1120", "text": "Michael Brown"}, {"@pid": "92/1353", "text": "Cyrus Bazeghi"}, {"@pid": "70/1802", "text": "Matthew R. Guthaus"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "Measuring and modeling variabilityusing low-cost FPGAs.", "venue": "FPGA", "pages": "286", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BrownBGR09", "doi": "10.1145/1508128.1508204", "ee": "https://doi.org/10.1145/1508128.1508204", "url": "https://dblp.org/rec/conf/fpga/BrownBGR09"}, "url": "URL#4756566"}, {"@score": "1", "@id": "4756567", "info": {"authors": {"author": [{"@pid": "28/6852", "text": "Jeffrey M. Carver"}, {"@pid": "60/6064", "text": "Richard Neil Pittman"}, {"@pid": "75/3087", "text": "Alessandro Forin"}]}, "title": "Automatic bus macro placement for partially reconfigurable FPGA designs.", "venue": "FPGA", "pages": "269-272", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CarverPF09", "doi": "10.1145/1508128.1508175", "ee": "https://doi.org/10.1145/1508128.1508175", "url": "https://dblp.org/rec/conf/fpga/CarverPF09"}, "url": "URL#4756567"}, {"@score": "1", "@id": "4756568", "info": {"authors": {"author": [{"@pid": "92/6916", "text": "Alessandro Cevrero"}, {"@pid": "86/177", "text": "Panagiotis Athanasopoulos"}, {"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "l/YusufLeblebici", "text": "Yusuf Leblebici"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "40/4062", "text": "Maurizio Skerlj"}]}, "title": "3D configuration caching for 2D FPGAs.", "venue": "FPGA", "pages": "286", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CevreroAPBLIS09", "doi": "10.1145/1508128.1508205", "ee": "https://doi.org/10.1145/1508128.1508205", "url": "https://dblp.org/rec/conf/fpga/CevreroAPBLIS09"}, "url": "URL#4756568"}, {"@score": "1", "@id": "4756569", "info": {"authors": {"author": [{"@pid": "18/5848", "text": "Thomas C. P. Chau"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}, {"@pid": "06/904", "text": "Sam M. H. Ho"}, {"@pid": "89/1401", "text": "Brian P. W. Chan"}, {"@pid": "46/6097", "text": "Steve C. L. Yuen"}, {"@pid": "05/1897", "text": "Kong-Pang Pun"}, {"@pid": "c/OliverChiusingChoy", "text": "Oliver C. S. Choy"}, {"@pid": "56/4396", "text": "Xinan Wang"}]}, "title": "A comparison of via-programmable gate array logic cell circuits.", "venue": "FPGA", "pages": "53-62", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChauLHCYPCW09", "doi": "10.1145/1508128.1508137", "ee": "https://doi.org/10.1145/1508128.1508137", "url": "https://dblp.org/rec/conf/fpga/ChauLHCYPCW09"}, "url": "URL#4756569"}, {"@score": "1", "@id": "4756570", "info": {"authors": {"author": {"@pid": "26/6969", "text": "Sumanta Chaudhuri"}}, "title": "Diagonal tracks in FPGAs: a performance evaluation.", "venue": "FPGA", "pages": "245-248", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chaudhuri09", "doi": "10.1145/1508128.1508167", "ee": "https://doi.org/10.1145/1508128.1508167", "url": "https://dblp.org/rec/conf/fpga/Chaudhuri09"}, "url": "URL#4756570"}, {"@score": "1", "@id": "4756571", "info": {"authors": {"author": [{"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "23/2353", "text": "Russell Tessier"}, {"@pid": "19/2960", "text": "Kaustav Banerjee"}, {"@pid": "09/4663", "text": "Mojy C. Chian"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "07/6270", "text": "Shinobu Fujita"}, {"@pid": "13/3322", "text": "James Hutchby"}, {"@pid": "98/1488", "text": "Steve Trimberger"}]}, "title": "CMOS vs Nano: comrades or rivals?", "venue": "FPGA", "pages": "121-122", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenTCTFDC09", "doi": "10.1145/1508128.1508147", "ee": "https://doi.org/10.1145/1508128.1508147", "url": "https://dblp.org/rec/conf/fpga/ChenTCTFDC09"}, "url": "URL#4756571"}, {"@score": "1", "@id": "4756572", "info": {"authors": {"author": [{"@pid": "89/1207", "text": "Junguk Cho"}, {"@pid": "22/3048", "text": "Shahnam Mirzaei"}, {"@pid": "62/2008", "text": "Jason Oberg"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "Fpga-based face detection system using Haar classifiers.", "venue": "FPGA", "pages": "103-112", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoMOK09", "doi": "10.1145/1508128.1508144", "ee": "https://doi.org/10.1145/1508128.1508144", "url": "https://dblp.org/rec/conf/fpga/ChoMOK09"}, "url": "URL#4756572"}, {"@score": "1", "@id": "4756573", "info": {"authors": {"author": [{"@pid": "55/3167", "text": "Yee Jern Chong"}, {"@pid": "38/622", "text": "Sri Parameswaran"}]}, "title": "Flexible multi-mode embedded floating-point unit for field programmable gate arrays.", "venue": "FPGA", "pages": "171-180", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChongP09", "doi": "10.1145/1508128.1508155", "ee": "https://doi.org/10.1145/1508128.1508155", "url": "https://dblp.org/rec/conf/fpga/ChongP09"}, "url": "URL#4756573"}, {"@score": "1", "@id": "4756574", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "70/2554", "text": "Karthik Gururaj"}, {"@pid": "63/3981", "text": "Guoling Han"}]}, "title": "Synthesis of reconfigurable high-performance multicore systems.", "venue": "FPGA", "pages": "201-208", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongGH09", "doi": "10.1145/1508128.1508159", "ee": "https://doi.org/10.1145/1508128.1508159", "url": "https://dblp.org/rec/conf/fpga/CongGH09"}, "url": "URL#4756574"}, {"@score": "1", "@id": "4756575", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "70/2554", "text": "Karthik Gururaj"}, {"@pid": "35/837-6", "text": "Bin Liu 0006"}, {"@pid": "14/3407", "text": "Chunyue Liu"}, {"@pid": "19/2439", "text": "Yi Zou"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "34/4858", "text": "Sheng Zhou"}]}, "title": "Revisiting bitwidth optimizations.", "venue": "FPGA", "pages": "278", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongGLLZZZ09", "doi": "10.1145/1508128.1508182", "ee": "https://doi.org/10.1145/1508128.1508182", "url": "https://dblp.org/rec/conf/fpga/CongGLLZZZ09"}, "url": "URL#4756575"}, {"@score": "1", "@id": "4756576", "info": {"authors": {"author": [{"@pid": "70/4410", "text": "Melina Demertzi"}, {"@pid": "d/PedroCDiniz", "text": "Pedro C. Diniz"}, {"@pid": "h/MaryWHall", "text": "Mary W. Hall"}, {"@pid": "01/5657", "text": "Anna C. Gilbert"}, {"@pid": "17/221", "text": "Yi Wang"}]}, "title": "Computation reuse in domain-specific optimization of signal recognition.", "venue": "FPGA", "pages": "281", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DemertziDHGW09", "doi": "10.1145/1508128.1508190", "ee": "https://doi.org/10.1145/1508128.1508190", "url": "https://dblp.org/rec/conf/fpga/DemertziDHGW09"}, "url": "URL#4756576"}, {"@score": "1", "@id": "4756577", "info": {"authors": {"author": [{"@pid": "62/5784", "text": "S\u00fcleyman Sirri Demirsoy"}, {"@pid": "86/4036", "text": "Martin Langhammer"}]}, "title": "Cholesky decomposition using fused datapath synthesis.", "venue": "FPGA", "pages": "241-244", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DemirsoyL09", "doi": "10.1145/1508128.1508166", "ee": "https://doi.org/10.1145/1508128.1508166", "url": "https://dblp.org/rec/conf/fpga/DemirsoyL09"}, "url": "URL#4756577"}, {"@score": "1", "@id": "4756578", "info": {"authors": {"author": [{"@pid": "44/5175-1", "text": "Florian Dittmann 0001"}, {"@pid": "56/6793", "text": "Elmar Weber"}, {"@pid": "44/3555", "text": "Norma Montealegre"}]}, "title": "Implementation of the reconfiguration port scheduling on the erlangen slot machine.", "venue": "FPGA", "pages": "282", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DittmannWM09", "doi": "10.1145/1508128.1508192", "ee": "https://doi.org/10.1145/1508128.1508192", "url": "https://dblp.org/rec/conf/fpga/DittmannWM09"}, "url": "URL#4756578"}, {"@score": "1", "@id": "4756579", "info": {"authors": {"author": [{"@pid": "47/3821-3", "text": "Chen Dong 0003"}, {"@pid": "21/877", "text": "Scott Chilstedt"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "FPCNA: a field programmable carbon nanotube array.", "venue": "FPGA", "pages": "161-170", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DongCC09", "doi": "10.1145/1508128.1508154", "ee": "https://doi.org/10.1145/1508128.1508154", "url": "https://dblp.org/rec/conf/fpga/DongCC09"}, "url": "URL#4756579"}, {"@score": "1", "@id": "4756580", "info": {"authors": {"author": [{"@pid": "47/5215", "text": "Claudio Favi"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}]}, "title": "A 17ps time-to-digital converter implemented in 65nm FPGA technology.", "venue": "FPGA", "pages": "113-120", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FaviC09", "doi": "10.1145/1508128.1508145", "ee": "https://doi.org/10.1145/1508128.1508145", "url": "https://dblp.org/rec/conf/fpga/FaviC09"}, "url": "URL#4756580"}, {"@score": "1", "@id": "4756581", "info": {"authors": {"author": [{"@pid": "30/6805", "text": "Rosemary M. Francis"}, {"@pid": "m/SimonWMoore", "text": "Simon W. Moore"}]}, "title": "FPGAs with time-division multiplexed wiring: an architectural exploration and area analysis.", "venue": "FPGA", "pages": "285", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FrancisM09", "doi": "10.1145/1508128.1508199", "ee": "https://doi.org/10.1145/1508128.1508199", "url": "https://dblp.org/rec/conf/fpga/FrancisM09"}, "url": "URL#4756581"}, {"@score": "1", "@id": "4756582", "info": {"authors": {"author": [{"@pid": "11/2751", "text": "Stephen Friedman"}, {"@pid": "19/5178", "text": "Allan Carroll"}, {"@pid": "57/3302", "text": "Brian Van Essen"}, {"@pid": "09/687", "text": "Benjamin Ylvisaker"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "SPR: an architecture-adaptive CGRA mapping tool.", "venue": "FPGA", "pages": "191-200", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FriedmanCEYEH09", "doi": "10.1145/1508128.1508158", "ee": "https://doi.org/10.1145/1508128.1508158", "url": "https://dblp.org/rec/conf/fpga/FriedmanCEYEH09"}, "url": "URL#4756582"}, {"@score": "1", "@id": "4756583", "info": {"authors": {"author": [{"@pid": "55/318", "text": "Kanupriya Gulati"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}]}, "title": "Closed-loop modeling of power and temperature profiles of FPGAs.", "venue": "FPGA", "pages": "287", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GulatiKL09", "doi": "10.1145/1508128.1508207", "ee": "https://doi.org/10.1145/1508128.1508207", "url": "https://dblp.org/rec/conf/fpga/GulatiKL09"}, "url": "URL#4756583"}, {"@score": "1", "@id": "4756584", "info": {"authors": {"author": [{"@pid": "23/2318", "text": "Michael Haselman"}, {"@pid": "79/4659", "text": "Robert Miyaoka"}, {"@pid": "53/2150", "text": "Thomas K. Lewellen"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}, {"@pid": "28/5807", "text": "Wendy McDougald"}, {"@pid": "17/2459", "text": "Don Dewitt"}]}, "title": "FPGA-based front-end electronics for positron emission tomography.", "venue": "FPGA", "pages": "93-102", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HaselmanMLHMD09", "doi": "10.1145/1508128.1508143", "ee": "https://doi.org/10.1145/1508128.1508143", "url": "https://dblp.org/rec/conf/fpga/HaselmanMLHMD09"}, "url": "URL#4756584"}, {"@score": "1", "@id": "4756585", "info": {"authors": {"author": [{"@pid": "72/915", "text": "Johnny Tsung Lin Ho"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "PERG-Rx: a hardware pattern-matching engine supporting limited regular expressions.", "venue": "FPGA", "pages": "257-260", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HoL09", "doi": "10.1145/1508128.1508171", "ee": "https://doi.org/10.1145/1508128.1508171", "url": "https://dblp.org/rec/conf/fpga/HoL09"}, "url": "URL#4756585"}, {"@score": "1", "@id": "4756586", "info": {"authors": {"author": [{"@pid": "48/827", "text": "Stephen Jang"}, {"@pid": "40/149", "text": "Dennis Wu"}, {"@pid": "62/3599", "text": "Mark Jarvin"}, {"@pid": "61/2545", "text": "Billy Chan"}, {"@pid": "38/1419", "text": "Kevin Chung"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "SmartOpt: an industrial strength framework for logic synthesis.", "venue": "FPGA", "pages": "237-240", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JangWJCCMB09", "doi": "10.1145/1508128.1508165", "ee": "https://doi.org/10.1145/1508128.1508165", "url": "https://dblp.org/rec/conf/fpga/JangWJCCMB09"}, "url": "URL#4756586"}, {"@score": "1", "@id": "4756587", "info": {"authors": {"author": [{"@pid": "86/6533", "text": "Weirong Jiang"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Large-scale wire-speed packet classification on FPGAs.", "venue": "FPGA", "pages": "219-228", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangP09", "doi": "10.1145/1508128.1508162", "ee": "https://doi.org/10.1145/1508128.1508162", "url": "https://dblp.org/rec/conf/fpga/JiangP09"}, "url": "URL#4756587"}, {"@score": "1", "@id": "4756588", "info": {"authors": {"author": [{"@pid": "97/6346", "text": "Seunghun Jin"}, {"@pid": "66/2701", "text": "Dongkyun Kim"}, {"@pid": "42/2183", "text": "Thien Cong Pham"}, {"@pid": "71/339", "text": "Jae Wook Jeon"}]}, "title": "FPGA implementation of real-time skin color detection with mean-based surface flattening.", "venue": "FPGA", "pages": "283", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinKPJ09", "doi": "10.1145/1508128.1508194", "ee": "https://doi.org/10.1145/1508128.1508194", "url": "https://dblp.org/rec/conf/fpga/JinKPJ09"}, "url": "URL#4756588"}, {"@score": "1", "@id": "4756589", "info": {"authors": {"author": [{"@pid": "22/1379", "text": "Server Kasap"}, {"@pid": "50/3989", "text": "Khaled Benkrid"}, {"@pid": "91/112-3", "text": "Ying Liu 0003"}]}, "title": "A high performance fpga-based implementation of position specific iterated blast.", "venue": "FPGA", "pages": "249-252", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KasapBL09", "doi": "10.1145/1508128.1508169", "ee": "https://doi.org/10.1145/1508128.1508169", "url": "https://dblp.org/rec/conf/fpga/KasapBL09"}, "url": "URL#4756589"}, {"@score": "1", "@id": "4756590", "info": {"authors": {"author": [{"@pid": "16/2587", "text": "Andrew A. Kennings"}, {"@pid": "33/3628", "text": "Kristofer Vorwerk"}, {"@pid": "61/6474", "text": "Arun Kundu"}, {"@pid": "81/507", "text": "Val Pevzner"}, {"@pid": "13/4581", "text": "Andy Fox"}]}, "title": "FPGA technology mapping with encoded libraries andstaged priority cuts.", "venue": "FPGA", "pages": "143-150", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KenningsVKPF09", "doi": "10.1145/1508128.1508151", "ee": "https://doi.org/10.1145/1508128.1508151", "url": "https://dblp.org/rec/conf/fpga/KenningsVKPF09"}, "url": "URL#4756590"}, {"@score": "1", "@id": "4756591", "info": {"authors": {"author": [{"@pid": "60/5993", "text": "Dirk Koch"}, {"@pid": "94/4330", "text": "Christian Beckhoff"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs.", "venue": "FPGA", "pages": "253-256", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KochBT09", "doi": "10.1145/1508128.1508170", "ee": "https://doi.org/10.1145/1508128.1508170", "url": "https://dblp.org/rec/conf/fpga/KochBT09"}, "url": "URL#4756591"}, {"@score": "1", "@id": "4756592", "info": {"authors": {"author": [{"@pid": "71/768", "text": "Roto Le"}, {"@pid": "11/6528", "text": "Sherief Reda"}, {"@pid": "68/3828", "text": "R. Iris Bahar"}]}, "title": "High-performance, cost-effective heterogeneous 3D FPGA architectures.", "venue": "FPGA", "pages": "286", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeRB09", "doi": "10.1145/1508128.1508203", "ee": "https://doi.org/10.1145/1508128.1508203", "url": "https://dblp.org/rec/conf/fpga/LeRB09"}, "url": "URL#4756592"}, {"@score": "1", "@id": "4756593", "info": {"authors": {"author": [{"@pid": "c/LeiChen0010", "text": "Lei Chen 0010"}, {"@pid": "41/255", "text": "Zhiquan Zhang"}, {"@pid": "11/2432", "text": "Zhiping Wen 0001"}]}, "title": "A novel BIST approach for testing input/output buffers in FPGAs.", "venue": "FPGA", "pages": "285", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeiQP09", "doi": "10.1145/1508128.1508200", "ee": "https://doi.org/10.1145/1508128.1508200", "url": "https://dblp.org/rec/conf/fpga/LeiQP09"}, "url": "URL#4756593"}, {"@score": "1", "@id": "4756594", "info": {"authors": {"author": [{"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "21/3875", "text": "Elias Ahmed"}, {"@pid": "40/87", "text": "David Cashman"}, {"@pid": "69/4160", "text": "Tim Vanderhoek"}, {"@pid": "35/6423", "text": "Christopher Lane"}, {"@pid": "26/1640", "text": "Andy Lee"}, {"@pid": "90/4110", "text": "Philip Pan"}]}, "title": "Architectural enhancements in Stratix-IIITM and Stratix-IVTM.", "venue": "FPGA", "pages": "33-42", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LewisACVLLP09", "doi": "10.1145/1508128.1508135", "ee": "https://doi.org/10.1145/1508128.1508135", "url": "https://dblp.org/rec/conf/fpga/LewisACVLLP09"}, "url": "URL#4756594"}, {"@score": "1", "@id": "4756595", "info": {"authors": {"author": [{"@pid": "88/2359", "text": "Xinyu Li"}, {"@pid": "92/1837", "text": "Omar Hammami"}]}, "title": "Small scale multiprocessor soft IP (SSM IP): single FPGA chip area and performance evaluation.", "venue": "FPGA", "pages": "278", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiH09", "doi": "10.1145/1508128.1508180", "ee": "https://doi.org/10.1145/1508128.1508180", "url": "https://dblp.org/rec/conf/fpga/LiH09"}, "url": "URL#4756595"}, {"@score": "1", "@id": "4756596", "info": {"authors": {"author": [{"@pid": "51/3478", "text": "Edward C. Lin"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "A multi-fpga 10x-real-time high-speed search engine for a 5000-word vocabulary speech recognizer.", "venue": "FPGA", "pages": "83-92", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinR09", "doi": "10.1145/1508128.1508141", "ee": "https://doi.org/10.1145/1508128.1508141", "url": "https://dblp.org/rec/conf/fpga/LinR09"}, "url": "URL#4756596"}, {"@score": "1", "@id": "4756597", "info": {"authors": {"author": [{"@pid": "08/3801", "text": "Andrew C. Ling"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}, {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}, {"@pid": "s/SeanSafarpour", "text": "Sean Safarpour"}]}, "title": "Towards automated ECOs in FPGAs.", "venue": "FPGA", "pages": "3-12", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LingBZS09", "doi": "10.1145/1508128.1508131", "ee": "https://doi.org/10.1145/1508128.1508131", "url": "https://dblp.org/rec/conf/fpga/LingBZS09"}, "url": "URL#4756597"}, {"@score": "1", "@id": "4756598", "info": {"authors": {"author": [{"@pid": "05/248", "text": "Liu Ling"}, {"@pid": "40/17", "text": "Neal Oliver"}, {"@pid": "95/9034", "text": "Bhushan Chitlur"}, {"@pid": "33/4980", "text": "Qigang Wang"}, {"@pid": "69/5314", "text": "Alvin Chen"}, {"@pid": "18/5040", "text": "Wenbo Shen"}, {"@pid": "56/5195", "text": "Zhihong Yu"}, {"@pid": "57/6214", "text": "Arthur Sheiman"}, {"@pid": "96/3632", "text": "Ian McCallum"}, {"@pid": "38/1429", "text": "Joseph Grecco"}, {"@pid": "16/1391", "text": "Henry Mitchel"}, {"@pid": "98/1737", "text": "Dong Liu"}, {"@pid": "43/3555", "text": "Prabhat Gupta"}]}, "title": "High-performance, energy-efficient platforms using in-socket FPGA accelerators.", "venue": "FPGA", "pages": "261-264", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LingOBQCWZSMGMDG09", "doi": "10.1145/1508128.1508172", "ee": "https://doi.org/10.1145/1508128.1508172", "url": "https://dblp.org/rec/conf/fpga/LingOBQCWZSMGMDG09"}, "url": "URL#4756598"}, {"@score": "1", "@id": "4756599", "info": {"authors": {"author": [{"@pid": "39/4982", "text": "Jason Luu"}, {"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "62/4735", "text": "Peter Jamieson"}, {"@pid": "06/5151", "text": "Ted Campbell"}, {"@pid": "48/26", "text": "Andy Gean Ye"}, {"@pid": "36/1352", "text": "Wei Mark Fang"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling.", "venue": "FPGA", "pages": "133-142", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuuKJCYFR09", "doi": "10.1145/1508128.1508150", "ee": "https://doi.org/10.1145/1508128.1508150", "url": "https://dblp.org/rec/conf/fpga/LuuKJCYFR09"}, "url": "URL#4756599"}, {"@score": "1", "@id": "4756600", "info": {"authors": {"author": [{"@pid": "53/6943", "text": "Daniel Le Ly"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "A high-performance FPGA architecture for restricted boltzmann machines.", "venue": "FPGA", "pages": "73-82", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LyC09", "doi": "10.1145/1508128.1508140", "ee": "https://doi.org/10.1145/1508128.1508140", "url": "https://dblp.org/rec/conf/fpga/LyC09"}, "url": "URL#4756600"}, {"@score": "1", "@id": "4756601", "info": {"authors": {"author": [{"@pid": "26/1513", "text": "Abhranil Maiti"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}]}, "title": "Impact and compensation of correlated process variation on ring oscillator based puf.", "venue": "FPGA", "pages": "285", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaitiS09", "doi": "10.1145/1508128.1508201", "ee": "https://doi.org/10.1145/1508128.1508201", "url": "https://dblp.org/rec/conf/fpga/MaitiS09"}, "url": "URL#4756601"}, {"@score": "1", "@id": "4756602", "info": {"authors": {"author": [{"@pid": "04/3972", "text": "Paul E. Marks"}, {"@pid": "47/2161", "text": "Cameron D. Patterson"}]}, "title": "Data streaming and simd support for the microblaze architecture.", "venue": "FPGA", "pages": "277", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MarksP09", "doi": "10.1145/1508128.1508179", "ee": "https://doi.org/10.1145/1508128.1508179", "url": "https://dblp.org/rec/conf/fpga/MarksP09"}, "url": "URL#4756602"}, {"@score": "1", "@id": "4756603", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "13/2622", "text": "Jie-Hong Roland Jiang"}, {"@pid": "48/827", "text": "Stephen Jang"}]}, "title": "Scalable don&apos;t-care-based logic optimization and resynthesis.", "venue": "FPGA", "pages": "151-160", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MishchenkoBJJ09", "doi": "10.1145/1508128.1508152", "ee": "https://doi.org/10.1145/1508128.1508152", "url": "https://dblp.org/rec/conf/fpga/MishchenkoBJJ09"}, "url": "URL#4756603"}, {"@score": "1", "@id": "4756604", "info": {"authors": {"author": [{"@pid": "98/6246", "text": "Gaurav Mittal"}, {"@pid": "97/1798", "text": "David Zaretsky"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Streaming implementation of a sequential decompression algorithm on an FPGA.", "venue": "FPGA", "pages": "283", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MittalZB09", "doi": "10.1145/1508128.1508195", "ee": "https://doi.org/10.1145/1508128.1508195", "url": "https://dblp.org/rec/conf/fpga/MittalZB09"}, "url": "URL#4756604"}, {"@score": "1", "@id": "4756605", "info": {"authors": {"author": [{"@pid": "35/2018", "text": "Sayyed Arash Ostadzadeh"}, {"@pid": "83/2635", "text": "Roel Meeuws"}, {"@pid": "58/3310", "text": "Kamana Sigdel"}, {"@pid": "84/2198", "text": "Koen Bertels"}]}, "title": "A clustering framework for task partitioning based on function-level data usage analysis.", "venue": "FPGA", "pages": "279", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OstadzadehMSB09", "doi": "10.1145/1508128.1508183", "ee": "https://doi.org/10.1145/1508128.1508183", "url": "https://dblp.org/rec/conf/fpga/OstadzadehMSB09"}, "url": "URL#4756605"}, {"@score": "1", "@id": "4756606", "info": {"authors": {"author": [{"@pid": "61/6501", "text": "Robin Pottathuparambil"}, {"@pid": "s/RonSass", "text": "Ron Sass"}]}, "title": "A parallel/vectorized double-precision exponential core to accelerate computational science applications.", "venue": "FPGA", "pages": "285", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PottathuparambilS09", "doi": "10.1145/1508128.1508198", "ee": "https://doi.org/10.1145/1508128.1508198", "url": "https://dblp.org/rec/conf/fpga/PottathuparambilS09"}, "url": "URL#4756606"}, {"@score": "1", "@id": "4756607", "info": {"authors": {"author": [{"@pid": "38/6903", "text": "Viktor Pus"}, {"@pid": "19/640", "text": "Jan Korenek"}]}, "title": "Fast and scalable packet classification using perfect hash functions.", "venue": "FPGA", "pages": "229-236", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PusK09", "doi": "10.1145/1508128.1508163", "ee": "https://doi.org/10.1145/1508128.1508163", "url": "https://dblp.org/rec/conf/fpga/PusK09"}, "url": "URL#4756607"}, {"@score": "1", "@id": "4756608", "info": {"authors": {"author": [{"@pid": "85/5822", "text": "Andrew Putnam"}, {"@pid": "e/SJEggers", "text": "Susan J. Eggers"}, {"@pid": "28/4810", "text": "Dave Bennett"}, {"@pid": "86/3162", "text": "Eric Dellinger"}, {"@pid": "58/6993", "text": "Jeff Mason"}, {"@pid": "00/1054", "text": "Henry Styles"}, {"@pid": "92/2525", "text": "Prasanna Sundararajan"}, {"@pid": "57/4914", "text": "Ralph Wittig"}]}, "title": "Performance and power of cache-based reconfigurable computing.", "venue": "FPGA", "pages": "281", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PutnamEBDMSSW09", "doi": "10.1145/1508128.1508189", "ee": "https://doi.org/10.1145/1508128.1508189", "url": "https://dblp.org/rec/conf/fpga/PutnamEBDMSSW09"}, "url": "URL#4756608"}, {"@score": "1", "@id": "4756609", "info": {"authors": {"author": [{"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Choose-your-own-adventure routing: lightweight load-time defect avoidance.", "venue": "FPGA", "pages": "23-32", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RubinD09", "doi": "10.1145/1508128.1508133", "ee": "https://doi.org/10.1145/1508128.1508133", "url": "https://dblp.org/rec/conf/fpga/RubinD09"}, "url": "URL#4756609"}, {"@score": "1", "@id": "4756610", "info": {"authors": {"author": [{"@pid": "12/4791", "text": "David Sheldon"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Making good points: application-specific pareto-point generation for design space exploration using statistical methods.", "venue": "FPGA", "pages": "123-132", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SheldonV09", "doi": "10.1145/1508128.1508149", "ee": "https://doi.org/10.1145/1508128.1508149", "url": "https://dblp.org/rec/conf/fpga/SheldonV09"}, "url": "URL#4756610"}, {"@score": "1", "@id": "4756611", "info": {"authors": {"author": [{"@pid": "39/5851", "text": "Alastair M. Smith"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}, {"@pid": "17/1461", "text": "Joydip Das"}]}, "title": "Wirelength modeling for homogeneous and heterogeneous FPGA architectural development.", "venue": "FPGA", "pages": "181-190", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SmithWD09", "doi": "10.1145/1508128.1508156", "ee": "https://doi.org/10.1145/1508128.1508156", "url": "https://dblp.org/rec/conf/fpga/SmithWD09"}, "url": "URL#4756611"}, {"@score": "1", "@id": "4756612", "info": {"authors": {"author": [{"@pid": "25/3042", "text": "Yanteng Sun"}, {"@pid": "83/6353-31", "text": "Peng Li 0031"}, {"@pid": "68/3410", "text": "Guochang Gu"}, {"@pid": "77/3361", "text": "Yuan Wen"}, {"@pid": "87/2948", "text": "Yuan Liu"}, {"@pid": "98/1737", "text": "Dong Liu"}]}, "title": "HMMer acceleration using systolic array based reconfigurable architecture.", "venue": "FPGA", "pages": "282", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunLGWLL09", "doi": "10.1145/1508128.1508193", "ee": "https://doi.org/10.1145/1508128.1508193", "url": "https://dblp.org/rec/conf/fpga/SunLGWLL09"}, "url": "URL#4756612"}, {"@score": "1", "@id": "4756613", "info": {"authors": {"author": [{"@pid": "36/5964", "text": "Paul Teehan"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "79/2499", "text": "Mark R. Greenstreet"}]}, "title": "Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs.", "venue": "FPGA", "pages": "43-52", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TeehanLG09", "doi": "10.1145/1508128.1508136", "ee": "https://doi.org/10.1145/1508128.1508136", "url": "https://dblp.org/rec/conf/fpga/TeehanLG09"}, "url": "URL#4756613"}, {"@score": "1", "@id": "4756614", "info": {"authors": {"author": [{"@pid": "93/438", "text": "David B. Thomas"}, {"@pid": "41/2234", "text": "Lee W. Howes"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation.", "venue": "FPGA", "pages": "63-72", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ThomasHL09", "doi": "10.1145/1508128.1508139", "ee": "https://doi.org/10.1145/1508128.1508139", "url": "https://dblp.org/rec/conf/fpga/ThomasHL09"}, "url": "URL#4756614"}, {"@score": "1", "@id": "4756615", "info": {"authors": {"author": [{"@pid": "53/3654", "text": "Antonino Tumeo"}, {"@pid": "28/2305", "text": "Christian Pilato"}, {"@pid": "87/565", "text": "Gianluca Palermo"}, {"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "HW/SW methodologies for synchronization in FPGA multiprocessors.", "venue": "FPGA", "pages": "265-268", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TumeoPPFS09", "doi": "10.1145/1508128.1508174", "ee": "https://doi.org/10.1145/1508128.1508174", "url": "https://dblp.org/rec/conf/fpga/TumeoPPFS09"}, "url": "URL#4756615"}, {"@score": "1", "@id": "4756616", "info": {"authors": {"author": [{"@pid": "06/1212", "text": "Michalis Vavouras"}, {"@pid": "p/KPapademetriou", "text": "Kyprianos Papadimitriou"}, {"@pid": "19/4489", "text": "Ioannis Papaefstathiou"}]}, "title": "Implementation of a genetic algorithm on a virtex-ii pro FPGA.", "venue": "FPGA", "pages": "287", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VavourasPP09", "doi": "10.1145/1508128.1508206", "ee": "https://doi.org/10.1145/1508128.1508206", "url": "https://dblp.org/rec/conf/fpga/VavourasPP09"}, "url": "URL#4756616"}, {"@score": "1", "@id": "4756617", "info": {"authors": {"author": [{"@pid": "49/4683", "text": "Perry H. Wang"}, {"@pid": "82/4748", "text": "Jamison D. Collins"}, {"@pid": "93/5429", "text": "Christopher T. Weaver"}, {"@pid": "86/91", "text": "Belliappa Kuttanna"}, {"@pid": "22/1574", "text": "Shahram Salamian"}, {"@pid": "94/3939", "text": "Gautham N. Chinya"}, {"@pid": "29/45", "text": "Ethan Schuchman"}, {"@pid": "82/3727", "text": "Oliver Schilling"}, {"@pid": "95/1789", "text": "Thorsten Doil"}, {"@pid": "81/6145", "text": "Sebastian Steibl"}, {"@pid": "w/HongWang3", "text": "Hong Wang 0003"}]}, "title": "Intel\u00ae atomTM processor core made FPGA-synthesizable.", "venue": "FPGA", "pages": "209-218", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangCWKSCSSDSW09", "doi": "10.1145/1508128.1508160", "ee": "https://doi.org/10.1145/1508128.1508160", "url": "https://dblp.org/rec/conf/fpga/WangCWKSCSSDSW09"}, "url": "URL#4756617"}, {"@score": "1", "@id": "4756618", "info": {"authors": {"author": [{"@pid": "64/5630", "text": "Qiang Wang"}, {"@pid": "48/3427", "text": "Subodh Gupta"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Clock power reduction for virtex-5 FPGAs.", "venue": "FPGA", "pages": "13-22", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangGA09", "doi": "10.1145/1508128.1508132", "ee": "https://doi.org/10.1145/1508128.1508132", "url": "https://dblp.org/rec/conf/fpga/WangGA09"}, "url": "URL#4756618"}, {"@score": "1", "@id": "4756619", "info": {"authors": {"author": [{"@pid": "30/514", "text": "Zuo Wang"}, {"@pid": "06/468", "text": "Feng Shi"}, {"@pid": "65/880", "text": "Qi Zuo"}, {"@pid": "45/2857", "text": "Weixing Ji"}, {"@pid": "10/4600", "text": "Mengxiao Liu"}]}, "title": "N-port memory mapping for LUT-based FPGAs.", "venue": "FPGA", "pages": "279", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangSZJL09", "doi": "10.1145/1508128.1508185", "ee": "https://doi.org/10.1145/1508128.1508185", "url": "https://dblp.org/rec/conf/fpga/WangSZJL09"}, "url": "URL#4756619"}, {"@score": "1", "@id": "4756620", "info": {"authors": {"author": [{"@pid": "63/5690-2", "text": "Akira Yamawaki 0002"}, {"@pid": "36/3920", "text": "Masahiko Iwane"}]}, "title": "An intermediate hardware model with load/store unit for C to FPGA.", "venue": "FPGA", "pages": "279", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YamawakiI09", "doi": "10.1145/1508128.1508184", "ee": "https://doi.org/10.1145/1508128.1508184", "url": "https://dblp.org/rec/conf/fpga/YamawakiI09"}, "url": "URL#4756620"}, {"@score": "1", "@id": "4756621", "info": {"authors": {"author": [{"@pid": "66/6682", "text": "Like Yan"}, {"@pid": "71/4292", "text": "Gang Wang"}, {"@pid": "45/3043", "text": "Tianzhou Chen"}]}, "title": "The input-aware dynamic adaptation of area and performance for reconfigurable accelerator.", "venue": "FPGA", "pages": "281", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanWC09", "doi": "10.1145/1508128.1508191", "ee": "https://doi.org/10.1145/1508128.1508191", "url": "https://dblp.org/rec/conf/fpga/YanWC09"}, "url": "URL#4756621"}, {"@score": "1", "@id": "4756622", "info": {"authors": {"author": [{"@pid": "61/3852", "text": "Peter Yiannacouras"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Soft vector processors vs FPGA custom hardware: measuring and reducing the gap.", "venue": "FPGA", "pages": "277", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YiannacourasSR09", "doi": "10.1145/1508128.1508178", "ee": "https://doi.org/10.1145/1508128.1508178", "url": "https://dblp.org/rec/conf/fpga/YiannacourasSR09"}, "url": "URL#4756622"}, {"@score": "1", "@id": "4756623", "info": {"authors": {"author": [{"@pid": "10/2566", "text": "JIanDe Yu"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "A novel minloop SB design to improve FPGA routability.", "venue": "FPGA", "pages": "286", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuL09", "doi": "10.1145/1508128.1508202", "ee": "https://doi.org/10.1145/1508128.1508202", "url": "https://dblp.org/rec/conf/fpga/YuL09"}, "url": "URL#4756623"}, {"@score": "1", "@id": "4756624", "info": {"authors": {"author": [{"@pid": "19/4017", "text": "Bowei Zhang"}, {"@pid": "68/3410", "text": "Guochang Gu"}, {"@pid": "95/6619", "text": "Lin Sun"}, {"@pid": "88/5327", "text": "Yanxia Wu"}]}, "title": "32-bit floating-point FPGA gaussian elimination.", "venue": "FPGA", "pages": "283-284", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangGSW09", "doi": "10.1145/1508128.1508196", "ee": "https://doi.org/10.1145/1508128.1508196", "url": "https://dblp.org/rec/conf/fpga/ZhangGSW09"}, "url": "URL#4756624"}, {"@score": "1", "@id": "4842159", "info": {"authors": {"author": [{"@pid": "c/PaulChow", "text": "Paul Chow"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009", "venue": "FPGA", "publisher": "ACM", "year": "2009", "type": "Editorship", "key": "conf/fpga/2009", "doi": "10.1145/1508128", "ee": "https://doi.org/10.1145/1508128", "url": "https://dblp.org/rec/conf/fpga/2009"}, "url": "URL#4842159"}]}}}