// Seed: 1113054073
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  wor   id_5,
    output tri1  id_6,
    input  wor   id_7
);
  wire id_9;
  assign id_3 = "" ^ id_1;
  assign module_1.type_9 = 0;
  wire id_10, id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output wand id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wire id_15,
    input wor id_16,
    input tri1 id_17,
    output uwire id_18,
    output wor id_19,
    input wire id_20,
    input uwire id_21
);
  wire id_23, id_24;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_15,
      id_5,
      id_16,
      id_16,
      id_18,
      id_20
  );
endmodule
