INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/project_14/project_14.srcs/sources_1/new/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/project_14/project_14.srcs/sim_1/new/tb_apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_apb_uart
ERROR: [VRFC 10-1065] multiple statement function/task without begin/end not supported in this mode of Verilog [C:/Verilog/project_14/project_14.srcs/sim_1/new/tb_apb_uart.v:99]
ERROR: [VRFC 10-8530] module 'tb_apb_uart' is ignored due to previous errors [C:/Verilog/project_14/project_14.srcs/sim_1/new/tb_apb_uart.v:1]
