
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
###############################################################################
#/*   FILE        : general.tcl                         
#/*   Description : Default Synopsys Design Compiler Script 
#/*   Usage       : dc_shell -tcl_mode -f ISR.scr          
#/*   Describe    :	makefile for universal test
#/*   Author      : 	Tianyu Wei
#/*   Time        : 	2022-10-27
#/*   Version     : 	2.0
###############################################################################
#/***********************************************************/
#/***********************************************************/
#/* The following lines must be updated for every           */
#/* new design                                              */
#/***********************************************************/
set_host_options -max_cores 8
1
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/"]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
read_file -f ddc [list "$env(DONT_TOUCH_NAME_DDC)"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Reading ddc file '/home/billywty/cnn_accelerator/synth/PE_row.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loaded 1 design.
Current design is 'PE_row'.
PE_row
set_dont_touch $env(DONT_TOUCH_NAME)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
read_file -f sverilog [list "$env(SIMFILES)"]
Loading sverilog files: '/home/billywty/cnn_accelerator/rtl/utils/shift_reg.sv' '/home/billywty/cnn_accelerator/rtl/core/PE.sv' '/home/billywty/cnn_accelerator/rtl/core/PE_row.sv' '/home/billywty/cnn_accelerator/rtl/core/PE_cluster.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/billywty/cnn_accelerator/rtl/utils/shift_reg.sv
Compiling source file /home/billywty/cnn_accelerator/rtl/core/PE.sv
Module 'shift_reg' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /home/billywty/cnn_accelerator/rtl/core/PE_row.sv
Module 'PE' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /home/billywty/cnn_accelerator/rtl/core/PE_cluster.sv
Module 'PE_row' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  PE_cluster/75   |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/billywty/cnn_accelerator/rtl/core/PE_cluster.db:PE_cluster'
Loaded 1 design.
Current design is 'PE_cluster'.
PE_cluster
# analyze module with different parameters
# analyze -f sverilog "unit.sv"
# elaborate counter_binary_1 -parameter REQS=3,WIDTH=64
set design_name $env(DESIGN_NAME)
PE_cluster
set clock_name $env(CLOCK_NET_NAME)
clk
set reset_name $env(RESET_NET_NAME)
reset
set CLK_PERIOD $env(CLOCK_PERIOD)
4
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ../../synth/
../../synth/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clk
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
../../synth/PE_cluster.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
../../synth/PE_cluster.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
../../synth/PE_cluster.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
../../synth/PE_cluster.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  set_false_path -from [get_port {i_stride i_row_num i_row_en i_filter_width}]
#   compile -map_effort high
  compile_ultra
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'PE_cluster'.

  Linking design 'PE_cluster'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/billywty/cnn_accelerator/rtl/core/PE_cluster.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Information: Building the design 'PE_row' instantiated from design 'PE_cluster' with
	the parameters "DATA_WIDTH=16,MAX_FILTER_WIDTH=11". (HDL-193)
Presto compilation completed successfully. (PE_row_DATA_WIDTH16_MAX_FILTER_WIDTH11)
Information: Building the design 'PE' instantiated from design 'PE_row_DATA_WIDTH16_MAX_FILTER_WIDTH11' with
	the parameters "DATA_WIDTH=16,MAX_FILTER_WIDTH=11". (HDL-193)

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 97 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  wr_w_col_ptr_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|  wr_w_col_ptr_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 107 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  wr_w_row_ptr_reg   | Flip-flop |  10   |  Y  | N  | N  | N  | Y  | N  | N  |
|  wr_w_row_ptr_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 121 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lane_cal_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 133 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    lane_feed_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 172 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rd_w_row_ptr_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 187 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pe_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   o_row_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 203 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  o_peout_valid_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_DATA_WIDTH16_MAX_FILTER_WIDTH11 line 210 in file
		'/home/billywty/cnn_accelerator/rtl/core/PE.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      psum_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PE_DATA_WIDTH16_MAX_FILTER_WIDTH11)
Information: Building the design 'shift_reg' instantiated from design 'PE_DATA_WIDTH16_MAX_FILTER_WIDTH11' with
	the parameters "DATA_WIDTH=16,DEPTH=11". (HDL-193)

Inferred memory devices in process
	in routine shift_reg_DATA_WIDTH16_DEPTH11 line 43 in file
		'/home/billywty/cnn_accelerator/rtl/utils/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  176  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine shift_reg_DATA_WIDTH16_DEPTH11 line 60 in file
		'/home/billywty/cnn_accelerator/rtl/utils/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    o_rd_ptr_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg_DATA_WIDTH16_DEPTH11)
Warning: The driving cell dffacs1 has multiple outputs, -pin is required. (UID-989)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_filter_width[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_filter_width[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_filter_width[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_filter_width[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_filter_width[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_en[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_num[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_num[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_num[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_num[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_row_num[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_stride[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_stride[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_stride[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_stride[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_stride[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_ifmap_valid'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_reset_ifmap'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_weight_valid'. (UID-401)
Current design is 'PE_cluster'.
Information: Uniquified 16 instances of design 'PE_row_DATA_WIDTH16_MAX_FILTER_WIDTH11'. (OPT-1056)
Information: Uniquified 176 instances of design 'PE_DATA_WIDTH16_MAX_FILTER_WIDTH11'. (OPT-1056)
Information: Uniquified 1936 instances of design 'shift_reg_DATA_WIDTH16_DEPTH11'. (OPT-1056)
Information: Updating graph... (UID-83)
Warning: Design 'PE_cluster' contains 1960 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3827189                                |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 359568                                 |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 4                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1952980                                |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -outputs -buffer_constants             |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 20268 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'PE_cluster'
Information: The register 'genblk1[15].proc_ele_row/genblk1[10].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[9].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[8].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[7].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[6].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[5].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[4].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[3].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[2].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[1].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[15].proc_ele_row/genblk1[0].proc_ele/pe_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[14].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[13].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[12].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[11].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[10].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[9].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[8].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[7].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[6].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[5].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[4].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[3].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[2].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[1].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)
Information: The register 'genblk1[0].proc_ele_row/genblk1[10].proc_ele/o_row_done_reg' will be removed. (OPT-1207)

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Loaded alib file './alib-52/lec25dscc25_TT.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------

Error: Insufficient virtual memory.  Please increase swap space, or reduce other processes on this host. (OPT-1603)



The tool has just encountered a fatal error:

If you encountered this fatal error when using the most recent
Synopsys release, submit this stack trace and a test case that
reproduces the problem to the Synopsys Support Center by using
Enter A Call at http://solvnet.synopsys.com/EnterACall.

* For information about the latest software releases, go to the Synopsys
  SolvNet Release Library at http://solvnet.synopsys.com/ReleaseLibrary.

* For information about required Operating System patches, go to
  http://www.synopsys.com/support


Release = 'T-2022.03-SP3'  Architecture = 'linux64'  Program = 'dc_shell'
Exec = '/usr/caen/synopsys-synth-2022.03-SP3/linux64/syn/bin/common_shell_exec'

'13811706 228673713 228675834 228756905 66589254 66592594 59613794 59706545 61856034 61858020 53867016 53873216 52518940 226697397 226892318 316120796 316141655 227011014 226737039 226807967 226892318 316120796 316141655 226873368 226882168 47704871 47748966 47749471 47751255 13830102 12800041 23456126549235'

Stack trace for crashing thread
-------------------------------
SNPSee_72fe6ee5e6adf88ac107a01d196ffb8ed40842348ffb0f8b+36
SNPSee_f1ee00d2049be34bc9fa2aabd0709c661b77ea09a2cd7785+443
SNPSee_b0111077a1564ec2f03c23d0bb102089cced107fffe7abc9+209
SNPSee_b0111077a1564ec2f03c23d0bb10208996f73d5da3bdb873ca1599303c3fe6ce+26
SNPSee_984d05116d5adeee0148d0ab050fb14e+9
SNPSee_faa31cede3d62524584056cfda141eb0b82b0453d3aa6d20150743b347b864e5+1398
SNPSee_aaa3ba17ad554c6cb438fd62ec0dbb4c3194cd596b45657743d91123041e0cac+66
SNPSee_a38b227dfbddfaa0ab8db87583d2840756b8663053fe5155+1266
SNPSee_c0e751d30aa20b45684bdc5b2846d4f3+4177
SNPSee_c330831c9ba47c526c742232f8ebb119321b436bc7e1e723+1218
SNPSee_1eaa922d28a29934f4138043617d5259759cfa0e803d9131+100
SNPSee_491529b53ce409253333d38c1284bc7c02bed1d340622c72280c34dc4b711545+28168
SNPSee_491529b53ce4092515211491aa51eeaa46b71dc67acaee2c+80
SNPSee_800cfa09c4312a2a658022cd459e34616900e8f99890a5ed+2556
SNPSee_7ea007f17721baa8c52712154029f5e48c5b42d17487296853bec6f509fb5cd7fb8e3aecaf9a59df5ceaf3227abcdf276664c5bfd5ca6b006d34e6f6d0022bb5aa6a0546020548c042f868058edbb564+117
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+3230
SNPSee_57415c5b07ec5e8b8118f96e6212a2c42c69fd3f49376c0d+124
SNPSee_1ac40924fdff8310f5184d6eb67c5798036a89169a27d790+71
SNPSee_5b9e0c983f97901fa4e0af164abe7efeb24c5f4c6136879c869b2b88ca4e26329cbb10d1a609855d+182
SNPSee_59511b0144537c36c6614840eb25b067+1295
SNPSee_dfcfd18c870f576645dec230cc55940481eea9a4962927b3b2419a5f9f3803d6e6d6151e8a6657b75c63db485ae230e97b8a0dd27c2cdfedd6e7ab8b3504080f+1119
SNPSee_18ae1188a5a6482452f3b67abbc891010269f13ce0e30d67+3230
SNPSee_57415c5b07ec5e8b8118f96e6212a2c42c69fd3f49376c0d+124
SNPSee_1ac40924fdff8310f5184d6eb67c5798036a89169a27d790+71
SNPSee_eb883b8643ac3618e46fbd7d90d84cd1d9cf41f1ea1de2433ad64196cf3fcc2ce0cf4135a98ecf06+1304
SNPSee_c9aef8ff45700e7498f09e7fe7ec58c036cd580d7ddf92c3+168
SNPSee_d188ae5ca31ec51f7cba18dffac171b0221ec425774837558df4ddc3322fc732e06cbd83d58883e1+295
SNPSee_3221a15a6f1a35304e1e2a6725c055e64954ed411c02b8fea588b35e0540b178b78986c80d1d5eb53d84afadfe38b7c2+582
SNPSee_3221a15a6f1a3530a06e6740411df9e026698cb37d965801c2f87fce0f07c0f8+367
SNPSee_76d6cca1ef29382ca84b036280d53dca+71
SNPSee_a8c67c391924da59bb0a6e836c77e2d8+5478
main+9
__libc_start_main+243
SNPSee_d06eed713327be76+41


A snapshot of runtime data has been captured in /home/billywty/cnn_accelerator/rtl/core/crte_000973096.txt
