TimeQuest Timing Analyzer report for autitov2
Tue Nov 05 03:29:04 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inclk0'
 13. Slow 1200mV 85C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inclk0'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'inclk0'
 30. Slow 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'inclk0'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'inclk0'
 46. Fast 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'inclk0'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; autitov2                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; inclk0                                                     ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                              ; { inclk0 }                                                     ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 201.98 MHz ; 201.98 MHz      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.65 MHz ; 250.0 MHz       ; inclk0                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 14.725  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.049 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; inclk0                                                     ; 0.426 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.684   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.748 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inclk0'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.725 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.955      ;
; 14.725 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.955      ;
; 14.746 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.934      ;
; 14.746 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.934      ;
; 14.850 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.834      ;
; 14.850 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.834      ;
; 14.853 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.824      ;
; 14.856 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.821      ;
; 14.859 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.825      ;
; 14.859 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.825      ;
; 14.933 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.751      ;
; 14.933 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.751      ;
; 14.960 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.717      ;
; 14.960 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.717      ;
; 14.963 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.714      ;
; 14.963 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.714      ;
; 14.981 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.699      ;
; 14.981 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.699      ;
; 15.015 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.662      ;
; 15.027 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.653      ;
; 15.027 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.653      ;
; 15.028 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.649      ;
; 15.054 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.626      ;
; 15.054 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.626      ;
; 15.060 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.620      ;
; 15.060 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.620      ;
; 15.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.592      ;
; 15.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.592      ;
; 15.098 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.579      ;
; 15.122 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.555      ;
; 15.122 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.555      ;
; 15.135 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.542      ;
; 15.135 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.542      ;
; 15.148 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.529      ;
; 15.154 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.530      ;
; 15.154 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 6.530      ;
; 15.205 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.472      ;
; 15.205 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.472      ;
; 15.255 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.422      ;
; 15.255 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.422      ;
; 15.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.417      ;
; 15.266 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.411      ;
; 15.320 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.357      ;
; 15.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.312      ;
; 15.367 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.310      ;
; 15.367 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.310      ;
; 15.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.304      ;
; 15.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.304      ;
; 15.380 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.300      ;
; 15.380 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.300      ;
; 15.427 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.250      ;
; 15.427 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.250      ;
; 15.472 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.205      ;
; 15.472 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.205      ;
; 15.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.181      ;
; 15.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.180      ;
; 15.520 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.160      ;
; 15.521 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 6.159      ;
; 15.553 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.124      ;
; 15.615 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.062      ;
; 15.660 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.017      ;
; 15.660 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 6.017      ;
; 15.721 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 5.956      ;
; 15.721 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 5.956      ;
; 15.755 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.925      ;
; 15.756 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.924      ;
; 15.801 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.879      ;
; 15.802 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.878      ;
; 15.882 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.798      ;
; 15.883 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.797      ;
; 15.888 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.792      ;
; 15.889 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.791      ;
; 16.073 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 3.860      ;
; 16.074 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 3.859      ;
; 16.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.472      ;
; 16.209 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.471      ;
; 16.295 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 3.638      ;
; 16.344 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 5.340      ;
; 16.353 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 5.331      ;
; 16.427 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 5.257      ;
; 16.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.104      ;
; 16.586 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 5.098      ;
; 16.597 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 5.083      ;
; 16.648 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 5.036      ;
; 16.683 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.994      ;
; 16.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.986      ;
; 16.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.983      ;
; 16.695 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.989      ;
; 16.701 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.983      ;
; 16.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.980      ;
; 16.710 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.974      ;
; 16.778 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.906      ;
; 16.784 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.900      ;
; 16.807 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.870      ;
; 16.810 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.867      ;
; 16.831 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.769      ; 4.853      ;
; 16.832 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.765      ; 4.848      ;
; 16.835 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.842      ;
; 16.835 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.842      ;
; 16.853 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.762      ; 4.824      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 995.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.882      ;
; 995.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.882      ;
; 995.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.882      ;
; 995.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.882      ;
; 995.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.882      ;
; 995.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.745      ;
; 995.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.745      ;
; 995.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.745      ;
; 995.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.745      ;
; 995.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.745      ;
; 995.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.653      ;
; 995.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.653      ;
; 995.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.653      ;
; 995.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.653      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.633      ;
; 995.321 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.617      ;
; 995.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.605      ;
; 995.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.605      ;
; 995.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.605      ;
; 995.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.605      ;
; 995.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.605      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.597      ;
; 995.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.570      ;
; 995.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.570      ;
; 995.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.570      ;
; 995.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.570      ;
; 995.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.570      ;
; 995.421 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.516      ;
; 995.421 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.516      ;
; 995.421 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.516      ;
; 995.421 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.516      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.439 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.496      ;
; 995.458 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.480      ;
; 995.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.462      ;
; 995.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.462      ;
; 995.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.462      ;
; 995.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.462      ;
; 995.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.462      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.460      ;
; 995.484 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.454      ;
; 995.484 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.454      ;
; 995.487 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.444      ;
; 995.487 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.444      ;
; 995.487 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.444      ;
; 995.487 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.444      ;
; 995.487 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 4.444      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.418      ;
; 995.569 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.368      ;
; 995.569 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.368      ;
; 995.569 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.368      ;
; 995.569 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.368      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 4.359      ;
; 995.590 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 4.348      ;
; 995.596 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.341      ;
; 995.596 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.341      ;
; 995.596 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.341      ;
; 995.596 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.341      ;
; 995.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.329      ;
; 995.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.329      ;
; 995.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.329      ;
; 995.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.329      ;
; 995.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.059     ; 4.329      ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.378 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.392 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.392 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.399 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.415 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.418 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.421 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.640      ;
; 0.478 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.723      ;
; 0.516 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.520 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.523 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.741      ;
; 0.524 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.530 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.748      ;
; 0.534 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.754      ;
; 0.534 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.755      ;
; 0.536 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.542 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.544 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.762      ;
; 0.544 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.551 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.554 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.570 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.591 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.600 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.604 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.610 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.618 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.837      ;
; 0.622 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.841      ;
; 0.625 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.629 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.848      ;
; 0.631 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.650 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.869      ;
; 0.662 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.881      ;
; 0.678 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.899      ;
; 0.688 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.907      ;
; 0.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.911      ;
; 0.692 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.913      ;
; 0.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.915      ;
; 0.724 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.945      ;
; 0.728 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.949      ;
; 0.728 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.946      ;
; 0.729 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.948      ;
; 0.733 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.735 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.954      ;
; 0.738 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.957      ;
; 0.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.962      ;
; 0.749 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.966      ;
; 0.767 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.979      ;
; 0.792 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.012      ;
; 0.793 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.012      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inclk0'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.426 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.645      ;
; 0.531 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.750      ;
; 0.544 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.763      ;
; 0.657 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.876      ;
; 0.801 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 1.020      ;
; 0.806 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 1.025      ;
; 1.429 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 3.905      ;
; 1.440 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 3.916      ;
; 1.522 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 3.998      ;
; 1.522 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 3.998      ;
; 1.533 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.009      ;
; 1.533 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.009      ;
; 1.598 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.074      ;
; 1.644 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.122      ;
; 1.649 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.127      ;
; 1.659 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.135      ;
; 1.664 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.140      ;
; 1.669 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.145      ;
; 1.681 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.157      ;
; 1.681 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.159      ;
; 1.681 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.157      ;
; 1.686 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.164      ;
; 1.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.168      ;
; 1.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.167      ;
; 1.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.167      ;
; 1.695 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.173      ;
; 1.719 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.201      ;
; 1.722 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.198      ;
; 1.723 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.205      ;
; 1.737 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.213      ;
; 1.752 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.228      ;
; 1.752 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.228      ;
; 1.757 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.233      ;
; 1.757 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.233      ;
; 1.774 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.250      ;
; 1.774 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.250      ;
; 1.774 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.250      ;
; 1.774 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.250      ;
; 1.779 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.261      ;
; 1.783 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.265      ;
; 1.810 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.286      ;
; 1.814 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.296      ;
; 1.821 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.297      ;
; 1.827 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.309      ;
; 1.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.312      ;
; 1.831 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.313      ;
; 1.834 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.316      ;
; 1.836 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.318      ;
; 1.842 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.320      ;
; 1.844 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.322      ;
; 1.851 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.333      ;
; 1.860 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.342      ;
; 1.873 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.355      ;
; 1.876 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.352      ;
; 1.879 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.357      ;
; 1.881 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.359      ;
; 1.888 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.366      ;
; 1.890 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.368      ;
; 1.896 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.372      ;
; 1.896 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.372      ;
; 1.898 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.376      ;
; 1.911 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.387      ;
; 1.911 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.387      ;
; 1.911 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.389      ;
; 1.915 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.391      ;
; 1.935 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.413      ;
; 1.944 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.422      ;
; 1.945 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.421      ;
; 1.945 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.421      ;
; 1.948 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.426      ;
; 1.957 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.435      ;
; 1.969 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.445      ;
; 1.969 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.445      ;
; 1.979 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.455      ;
; 1.980 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.458      ;
; 1.981 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.463      ;
; 1.985 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.463      ;
; 1.988 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.466      ;
; 1.993 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.471      ;
; 2.016 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.498      ;
; 2.018 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.500      ;
; 2.018 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.500      ;
; 2.040 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.516      ;
; 2.045 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.521      ;
; 2.053 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.535      ;
; 2.055 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.537      ;
; 2.062 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.538      ;
; 2.062 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.538      ;
; 2.089 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.565      ;
; 2.089 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.565      ;
; 2.093 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.571      ;
; 2.130 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.608      ;
; 2.139 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.617      ;
; 2.150 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.632      ;
; 2.158 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.640      ;
; 2.178 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.656      ;
; 2.180 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.658      ;
; 2.180 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.255      ; 4.662      ;
; 2.184 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.249      ; 4.660      ;
; 2.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.251      ; 4.664      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 4.425 ; 4.914 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.279 ; 2.365 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.631 ; 6.165 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -2.668 ; -3.130 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.541 ; -1.622 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.814 ; -4.299 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 7.042 ; 7.197 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 8.598 ; 8.831 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 6.095 ; 6.139 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 6.095 ; 6.139 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.824 ; 6.911 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 6.824 ; 6.911 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 5.335 ; 5.278 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.206 ; 4.242 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.610 ; 4.621 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 6.800 ; 6.948 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 8.345 ; 8.572 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 5.894 ; 5.935 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 5.894 ; 5.935 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.594 ; 6.676 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 6.594 ; 6.676 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 4.542 ; 4.518 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 3.688 ; 3.722 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.075 ; 4.086 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 223.96 MHz ; 223.96 MHz      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 284.01 MHz ; 250.0 MHz       ; inclk0                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 15.189  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.535 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; inclk0                                                     ; 0.388 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.702   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.745 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inclk0'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.189 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.263      ;
; 15.189 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.263      ;
; 15.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.244      ;
; 15.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.244      ;
; 15.290 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.166      ;
; 15.290 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.166      ;
; 15.297 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.159      ;
; 15.297 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.159      ;
; 15.359 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.091      ;
; 15.362 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.088      ;
; 15.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.091      ;
; 15.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 6.091      ;
; 15.403 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.047      ;
; 15.403 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.047      ;
; 15.406 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.044      ;
; 15.406 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 6.044      ;
; 15.415 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.037      ;
; 15.415 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 6.037      ;
; 15.457 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.995      ;
; 15.457 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.995      ;
; 15.459 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.993      ;
; 15.459 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.993      ;
; 15.461 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.991      ;
; 15.461 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.991      ;
; 15.493 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.957      ;
; 15.502 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 5.954      ;
; 15.502 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 5.954      ;
; 15.505 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.945      ;
; 15.537 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.913      ;
; 15.537 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.913      ;
; 15.549 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.901      ;
; 15.549 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.901      ;
; 15.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 5.895      ;
; 15.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 5.895      ;
; 15.575 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.875      ;
; 15.582 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.868      ;
; 15.600 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.850      ;
; 15.600 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.850      ;
; 15.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.843      ;
; 15.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.843      ;
; 15.679 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.771      ;
; 15.710 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.740      ;
; 15.723 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.727      ;
; 15.723 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.727      ;
; 15.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.705      ;
; 15.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.705      ;
; 15.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.703      ;
; 15.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.696      ;
; 15.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.696      ;
; 15.770 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.680      ;
; 15.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.678      ;
; 15.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.678      ;
; 15.814 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.636      ;
; 15.814 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.636      ;
; 15.910 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.542      ;
; 15.919 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.533      ;
; 15.929 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.523      ;
; 15.932 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.518      ;
; 15.938 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.514      ;
; 15.970 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.480      ;
; 15.976 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.474      ;
; 15.976 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.474      ;
; 15.995 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.455      ;
; 15.995 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 5.455      ;
; 16.136 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.316      ;
; 16.145 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.307      ;
; 16.180 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.272      ;
; 16.189 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.263      ;
; 16.229 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.223      ;
; 16.233 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.219      ;
; 16.238 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.214      ;
; 16.242 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 5.210      ;
; 16.479 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.054     ; 3.462      ;
; 16.488 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.054     ; 3.453      ;
; 16.519 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 4.933      ;
; 16.528 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 4.924      ;
; 16.635 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.054     ; 3.306      ;
; 16.650 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.806      ;
; 16.657 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.799      ;
; 16.725 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.731      ;
; 16.862 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.594      ;
; 16.902 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 4.550      ;
; 16.921 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.535      ;
; 16.921 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 4.531      ;
; 16.991 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.465      ;
; 16.996 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.454      ;
; 16.998 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.458      ;
; 17.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.453      ;
; 17.010 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.446      ;
; 17.017 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.433      ;
; 17.020 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.430      ;
; 17.066 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.390      ;
; 17.078 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.378      ;
; 17.093 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.357      ;
; 17.105 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.345      ;
; 17.108 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.342      ;
; 17.119 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.541      ; 4.337      ;
; 17.128 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.537      ; 4.324      ;
; 17.128 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.322      ;
; 17.151 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.535      ; 4.299      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 995.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.404      ;
; 995.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.404      ;
; 995.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.404      ;
; 995.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.404      ;
; 995.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.404      ;
; 995.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.288      ;
; 995.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.288      ;
; 995.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.288      ;
; 995.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.288      ;
; 995.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.288      ;
; 995.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.197      ;
; 995.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.197      ;
; 995.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.197      ;
; 995.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.197      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.182      ;
; 995.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.171      ;
; 995.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.171      ;
; 995.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.171      ;
; 995.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.171      ;
; 995.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.171      ;
; 995.783 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.162      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.147      ;
; 995.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.136      ;
; 995.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.136      ;
; 995.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.136      ;
; 995.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.136      ;
; 995.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.136      ;
; 995.864 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.081      ;
; 995.864 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.081      ;
; 995.864 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.081      ;
; 995.864 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.081      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.066      ;
; 995.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.045      ;
; 995.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.045      ;
; 995.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.045      ;
; 995.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.045      ;
; 995.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.045      ;
; 995.899 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.046      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 4.031      ;
; 995.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.017      ;
; 995.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.017      ;
; 995.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.017      ;
; 995.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.017      ;
; 995.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.017      ;
; 995.929 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.016      ;
; 995.929 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 4.016      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.987      ;
; 995.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.961      ;
; 995.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.961      ;
; 995.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.961      ;
; 995.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.961      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.942      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.936      ;
; 996.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.927      ;
; 996.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.927      ;
; 996.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.927      ;
; 996.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.927      ;
; 996.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.927      ;
; 996.016 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.929      ;
; 996.016 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.929      ;
; 996.016 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.929      ;
; 996.016 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.929      ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.356 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.554      ;
; 0.357 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.555      ;
; 0.357 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.370 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.371 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.379 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.577      ;
; 0.431 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.454 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.652      ;
; 0.460 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.658      ;
; 0.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.464 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.663      ;
; 0.478 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.677      ;
; 0.480 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.483 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.486 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.685      ;
; 0.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.692      ;
; 0.495 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.498 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.508 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.708      ;
; 0.511 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.537 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.539 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.737      ;
; 0.542 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.546 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.744      ;
; 0.559 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.559 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.757      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.760      ;
; 0.562 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.563 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.762      ;
; 0.593 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.792      ;
; 0.594 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.793      ;
; 0.614 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.813      ;
; 0.622 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.823      ;
; 0.630 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.831      ;
; 0.631 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.832      ;
; 0.634 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.835      ;
; 0.650 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.849      ;
; 0.662 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.863      ;
; 0.666 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.867      ;
; 0.666 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.865      ;
; 0.667 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.866      ;
; 0.668 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.866      ;
; 0.673 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.866      ;
; 0.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.889      ;
; 0.695 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.892      ;
; 0.705 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.898      ;
; 0.713 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inclk0'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.388 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 0.586      ;
; 0.492 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.691      ;
; 0.499 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.698      ;
; 0.603 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 0.801      ;
; 0.730 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.929      ;
; 0.734 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.933      ;
; 1.367 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.545      ;
; 1.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.566      ;
; 1.442 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.620      ;
; 1.443 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.621      ;
; 1.477 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.655      ;
; 1.478 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.656      ;
; 1.552 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.730      ;
; 1.572 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.752      ;
; 1.574 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.754      ;
; 1.583 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.761      ;
; 1.590 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.770      ;
; 1.591 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.771      ;
; 1.599 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.777      ;
; 1.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.779      ;
; 1.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.781      ;
; 1.608 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.786      ;
; 1.611 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.791      ;
; 1.614 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.792      ;
; 1.635 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.813      ;
; 1.641 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.819      ;
; 1.642 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.820      ;
; 1.658 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.836      ;
; 1.659 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.837      ;
; 1.663 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.841      ;
; 1.681 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.865      ;
; 1.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.868      ;
; 1.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.875      ;
; 1.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.869      ;
; 1.703 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.881      ;
; 1.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.882      ;
; 1.721 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.899      ;
; 1.724 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.902      ;
; 1.725 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.903      ;
; 1.735 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.913      ;
; 1.738 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.922      ;
; 1.742 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.920      ;
; 1.743 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.921      ;
; 1.748 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.932      ;
; 1.752 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.932      ;
; 1.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.934      ;
; 1.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.945      ;
; 1.773 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.957      ;
; 1.777 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.961      ;
; 1.779 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.959      ;
; 1.781 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.961      ;
; 1.783 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.967      ;
; 1.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.971      ;
; 1.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.971      ;
; 1.788 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.972      ;
; 1.789 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.969      ;
; 1.791 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 3.971      ;
; 1.798 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.982      ;
; 1.806 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.984      ;
; 1.807 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.985      ;
; 1.808 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 3.986      ;
; 1.814 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 3.998      ;
; 1.841 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.021      ;
; 1.847 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.027      ;
; 1.848 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.026      ;
; 1.858 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.038      ;
; 1.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.048      ;
; 1.874 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.054      ;
; 1.875 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.053      ;
; 1.875 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.055      ;
; 1.876 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.054      ;
; 1.878 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.058      ;
; 1.880 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.060      ;
; 1.885 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.065      ;
; 1.895 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.075      ;
; 1.897 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.075      ;
; 1.898 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.076      ;
; 1.899 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.077      ;
; 1.913 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.097      ;
; 1.937 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.115      ;
; 1.940 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.124      ;
; 1.944 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.128      ;
; 1.946 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.130      ;
; 1.948 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.126      ;
; 1.961 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.139      ;
; 1.971 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.155      ;
; 1.973 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.157      ;
; 1.982 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.160      ;
; 2.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.181      ;
; 2.004 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.182      ;
; 2.019 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.199      ;
; 2.021 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.964      ; 4.199      ;
; 2.030 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 2.228      ;
; 2.046 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.226      ;
; 2.053 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.233      ;
; 2.055 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.235      ;
; 2.056 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.236      ;
; 2.058 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.238      ;
; 2.060 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.966      ; 4.240      ;
; 2.062 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.970      ; 4.246      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 3.949 ; 4.263 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.007 ; 2.118 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 4.947 ; 5.370 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -2.346 ; -2.681 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.352 ; -1.459 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.321 ; -3.668 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 6.348 ; 6.440 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 7.758 ; 7.809 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 5.475 ; 5.483 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 5.475 ; 5.483 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.139 ; 6.142 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 6.139 ; 6.142 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 4.838 ; 4.810 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 3.812 ; 3.825 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.172 ; 4.203 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 6.120 ; 6.207 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 7.519 ; 7.569 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 5.282 ; 5.289 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 5.282 ; 5.289 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 5.919 ; 5.922 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 5.919 ; 5.922 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 4.122 ; 4.117 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 3.338 ; 3.351 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 3.684 ; 3.714 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 16.776  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 997.210 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inclk0                                                     ; 0.226 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.445   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.782 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inclk0'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.776 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.178      ;
; 16.776 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.178      ;
; 16.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.167      ;
; 16.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.167      ;
; 16.821 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.132      ;
; 16.825 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.128      ;
; 16.833 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.125      ;
; 16.833 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.125      ;
; 16.839 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.119      ;
; 16.839 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.119      ;
; 16.857 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.101      ;
; 16.857 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 4.101      ;
; 16.908 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.045      ;
; 16.919 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.034      ;
; 16.921 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.032      ;
; 16.921 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.032      ;
; 16.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.032      ;
; 16.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.032      ;
; 16.925 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.028      ;
; 16.925 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 4.028      ;
; 16.943 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.011      ;
; 16.943 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 4.011      ;
; 16.960 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.993      ;
; 16.975 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.983      ;
; 16.975 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.983      ;
; 16.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.969      ;
; 17.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.955      ;
; 17.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.955      ;
; 17.008 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.945      ;
; 17.008 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.945      ;
; 17.019 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.934      ;
; 17.019 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.934      ;
; 17.051 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.902      ;
; 17.060 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.893      ;
; 17.060 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.893      ;
; 17.080 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.873      ;
; 17.084 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.869      ;
; 17.084 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.869      ;
; 17.095 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.858      ;
; 17.102 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.852      ;
; 17.102 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.852      ;
; 17.106 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.848      ;
; 17.106 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.848      ;
; 17.147 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.807      ;
; 17.151 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.802      ;
; 17.151 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.802      ;
; 17.154 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.800      ;
; 17.158 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.796      ;
; 17.165 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.789      ;
; 17.172 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.781      ;
; 17.180 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.773      ;
; 17.180 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.773      ;
; 17.195 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.758      ;
; 17.195 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.758      ;
; 17.271 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.683      ;
; 17.271 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.683      ;
; 17.272 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.681      ;
; 17.272 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.681      ;
; 17.293 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.661      ;
; 17.300 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.654      ;
; 17.314 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.640      ;
; 17.321 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.633      ;
; 17.341 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.612      ;
; 17.371 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.582      ;
; 17.441 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.512      ;
; 17.441 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.512      ;
; 17.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.482      ;
; 17.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.482      ;
; 17.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.450      ;
; 17.508 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.446      ;
; 17.511 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.443      ;
; 17.515 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.439      ;
; 17.593 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.036     ; 2.358      ;
; 17.600 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.036     ; 2.351      ;
; 17.686 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.268      ;
; 17.693 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.261      ;
; 17.709 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.249      ;
; 17.715 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.243      ;
; 17.733 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.225      ;
; 17.814 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 20.000       ; -0.036     ; 2.137      ;
; 17.851 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.107      ;
; 17.856 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.098      ;
; 17.867 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 3.087      ;
; 17.879 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.079      ;
; 17.911 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.047      ;
; 17.913 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.045      ;
; 17.917 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.041      ;
; 17.919 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.039      ;
; 17.935 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.023      ;
; 17.937 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 3.021      ;
; 17.952 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 3.001      ;
; 17.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.999      ;
; 17.958 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.995      ;
; 18.002 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 2.952      ;
; 18.023 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.047      ; 2.931      ;
; 18.030 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.923      ;
; 18.034 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.919      ;
; 18.038 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.915      ;
; 18.041 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.046      ; 2.912      ;
; 18.043 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.051      ; 2.915      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 997.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.739      ;
; 997.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.739      ;
; 997.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.739      ;
; 997.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.739      ;
; 997.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.739      ;
; 997.291 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.658      ;
; 997.291 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.658      ;
; 997.291 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.658      ;
; 997.291 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.658      ;
; 997.291 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.658      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.589      ;
; 997.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.581      ;
; 997.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.581      ;
; 997.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.581      ;
; 997.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.581      ;
; 997.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.573      ;
; 997.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.573      ;
; 997.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.573      ;
; 997.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.573      ;
; 997.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.573      ;
; 997.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.566      ;
; 997.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.548      ;
; 997.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.548      ;
; 997.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.548      ;
; 997.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.548      ;
; 997.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.548      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.546      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.444 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.508      ;
; 997.454 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.500      ;
; 997.454 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.500      ;
; 997.454 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.500      ;
; 997.454 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.500      ;
; 997.461 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.493      ;
; 997.461 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.493      ;
; 997.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.487      ;
; 997.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.487      ;
; 997.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.487      ;
; 997.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.487      ;
; 997.462 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.487      ;
; 997.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.485      ;
; 997.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.478      ;
; 997.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.478      ;
; 997.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.478      ;
; 997.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.478      ;
; 997.471 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.478      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.465      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.463      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.438      ;
; 997.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.429      ;
; 997.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.429      ;
; 997.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.429      ;
; 997.525 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.429      ;
; 997.533 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.421      ;
; 997.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.408      ;
; 997.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.408      ;
; 997.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.408      ;
; 997.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.408      ;
; 997.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.408      ;
; 997.542 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.412      ;
; 997.542 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.412      ;
; 997.549 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.404      ;
; 997.549 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.404      ;
+---------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.222 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.222 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.224 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.231 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.252 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.268 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.316 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.321 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.324 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.333 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.350 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.371 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.378 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.380 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.383 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.498      ;
; 0.385 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.386 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.505      ;
; 0.386 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.507      ;
; 0.397 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.513      ;
; 0.398 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.519      ;
; 0.404 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.519      ;
; 0.411 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.532      ;
; 0.413 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inclk0'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.226 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.346      ;
; 0.272 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.393      ;
; 0.278 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.399      ;
; 0.345 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.465      ;
; 0.422 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.543      ;
; 0.426 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[1]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.547      ;
; 0.765 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.258      ;
; 0.771 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.264      ;
; 0.784 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.277      ;
; 0.807 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.300      ;
; 0.807 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.300      ;
; 0.814 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.307      ;
; 0.815 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.308      ;
; 0.818 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.311      ;
; 0.820 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.313      ;
; 0.821 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.314      ;
; 0.833 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.326      ;
; 0.834 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.327      ;
; 0.839 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.332      ;
; 0.847 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.340      ;
; 0.856 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.349      ;
; 0.857 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.350      ;
; 0.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.363      ;
; 0.867 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.365      ;
; 0.867 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.360      ;
; 0.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.361      ;
; 0.892 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.385      ;
; 0.892 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.390      ;
; 0.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.392      ;
; 0.899 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.392      ;
; 0.913 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.408      ;
; 0.915 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.410      ;
; 0.924 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.422      ;
; 0.926 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.424      ;
; 0.926 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.424      ;
; 0.928 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.426      ;
; 0.929 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.422      ;
; 0.930 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.423      ;
; 0.931 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.424      ;
; 0.934 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.429      ;
; 0.936 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.434      ;
; 0.936 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.431      ;
; 0.938 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.431      ;
; 0.939 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.434      ;
; 0.939 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.432      ;
; 0.941 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.434      ;
; 0.941 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.436      ;
; 0.942 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.435      ;
; 0.947 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.440      ;
; 0.947 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.445      ;
; 0.948 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.441      ;
; 0.949 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.442      ;
; 0.957 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.455      ;
; 0.962 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.460      ;
; 0.965 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.458      ;
; 0.966 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.459      ;
; 0.968 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.466      ;
; 0.970 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.463      ;
; 0.976 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.469      ;
; 0.978 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.471      ;
; 0.979 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.472      ;
; 0.987 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.482      ;
; 0.989 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.482      ;
; 0.993 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.488      ;
; 1.008 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.503      ;
; 1.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.507      ;
; 1.012 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.505      ;
; 1.013 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.508      ;
; 1.014 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.509      ;
; 1.017 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.512      ;
; 1.019 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.514      ;
; 1.019 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.514      ;
; 1.023 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.516      ;
; 1.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.535      ;
; 1.038 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.531      ;
; 1.038 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.533      ;
; 1.039 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.532      ;
; 1.040 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.535      ;
; 1.043 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.538      ;
; 1.045 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.540      ;
; 1.049 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.547      ;
; 1.050 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.548      ;
; 1.057 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.552      ;
; 1.058 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.556      ;
; 1.070 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.568      ;
; 1.071 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.569      ;
; 1.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.579      ;
; 1.094 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.587      ;
; 1.095 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.590      ;
; 1.097 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.590      ;
; 1.099 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.594      ;
; 1.101 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.596      ;
; 1.104 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.597      ;
; 1.106 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.604      ;
; 1.116 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|led1               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.611      ;
; 1.121 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.614      ;
; 1.121 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.341      ; 2.616      ;
; 1.124 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.622      ;
; 1.134 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.339      ; 2.627      ;
; 1.135 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|led2               ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.633      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[1]|clk                                                ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[1]|clk                                                ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led1|clk                                                       ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|led2|clk                                                       ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[1]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|led2                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.814 ; 499.998      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 2.457 ; 3.222 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 1.376 ; 1.634 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 3.262 ; 3.899 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -1.483 ; -2.139 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -0.938 ; -1.209 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.192 ; -2.848 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 4.128 ; 4.333 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 5.200 ; 5.460 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 3.555 ; 3.653 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 3.555 ; 3.653 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 4.002 ; 4.145 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 4.002 ; 4.145 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 3.199 ; 3.028 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.443 ; 2.533 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.765 ; 2.654 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 3.986 ; 4.183 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 5.052 ; 5.304 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 3.435 ; 3.529 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 3.435 ; 3.529 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 3.864 ; 4.002 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 3.864 ; 4.002 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 2.712 ; 2.577 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.130 ; 2.217 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.439 ; 2.333 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 14.725  ; 0.186 ; N/A      ; N/A     ; 9.445               ;
;  inclk0                                                     ; 14.725  ; 0.226 ; N/A      ; N/A     ; 9.445               ;
;  inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.049 ; 0.186 ; N/A      ; N/A     ; 499.745             ;
; Design-wide TNS                                             ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                                     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 4.425 ; 4.914 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.279 ; 2.365 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.631 ; 6.165 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -1.483 ; -2.139 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -0.938 ; -1.209 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.192 ; -2.848 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 7.042 ; 7.197 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 8.598 ; 8.831 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 6.095 ; 6.139 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 6.095 ; 6.139 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.824 ; 6.911 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 6.824 ; 6.911 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 5.335 ; 5.278 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.206 ; 4.242 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.610 ; 4.621 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; led1         ; inclk0     ; 3.986 ; 4.183 ; Rise       ; inclk0                                                     ;
; led2         ; inclk0     ; 5.052 ; 5.304 ; Rise       ; inclk0                                                     ;
; salida_d[*]  ; inclk0     ; 3.435 ; 3.529 ; Rise       ; inclk0                                                     ;
;  salida_d[1] ; inclk0     ; 3.435 ; 3.529 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 3.864 ; 4.002 ; Rise       ; inclk0                                                     ;
;  salida_i[1] ; inclk0     ; 3.864 ; 4.002 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 2.712 ; 2.577 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.130 ; 2.217 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.439 ; 2.333 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; inclk0                                                     ; inclk0                                                     ; 13       ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0                                                     ; 230      ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; inclk0                                                     ; inclk0                                                     ; 13       ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0                                                     ; 230      ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 05 03:29:01 2024
Info: Command: quartus_sta autitov2 -c autitov2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'autitov2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]} {inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.725         0.000 inclk0 
    Info (332119):   995.049         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.426         0.000 inclk0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.684         0.000 inclk0 
    Info (332119):   499.748         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.189         0.000 inclk0 
    Info (332119):   995.535         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.388         0.000 inclk0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.702         0.000 inclk0 
    Info (332119):   499.745         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.776
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.776         0.000 inclk0 
    Info (332119):   997.210         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.226         0.000 inclk0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.445         0.000 inclk0 
    Info (332119):   499.782         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Tue Nov 05 03:29:04 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


