<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='436' type='bool llvm::MCInstrDesc::mayStore() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='432'>/// Return true if this instruction could possibly modify memory.
  /// Instructions with this flag set are not necessarily simple store
  /// instructions, they may store a modified value based on their operands, or
  /// may not actually modify anything, for example.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='3549' u='c' c='_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj'/>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='5956' u='c' c='_ZN12_GLOBAL__N_19AsmParser16parseMSInlineAsmEPvRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjS9_RN4llvm15SmallVectorImplISt4pairIS1_bEEERNSB15439826'/>
<use f='llvm/llvm/lib/MC/MCParser/MasmParser.cpp' l='7099' u='c' c='_ZN12_GLOBAL__N_110MasmParser16parseMSInlineAsmEPvRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjS9_RN4llvm15SmallVectorImplISt4pairIS1_bEEERN3878267'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='401' u='c' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='473' u='c' c='_ZN4llvm3mca12InstrBuilder13populateReadsERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='569' u='c' c='_ZN4llvm3mca12InstrBuilder19createInstrDescImplERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3269' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23validateMIMGAtomicDMaskERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11001' u='c' c='_ZNK4llvm16SITargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_112getInstClassEjRKN4llvm11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='745' u='c' c='_ZL25getFlatScratchSpillOpcodePKN4llvm11SIInstrInfoEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='794' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3736' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='496' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='628' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='874' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2045' u='c' c='_ZNK4llvm16HexagonInstrInfo9isComplexERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3032' u='c' c='_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4424' u='c' c='_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='129' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='132' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='195' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='201' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='358' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='445' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='649' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='677' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='599' u='c' c='_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='475' u='c' c='_ZN4llvm16HexagonMCChecker14checkNewValuesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='131' u='c' c='_ZN4llvm18HexagonCVIResourceC1ERKNS_11MCInstrInfoERKNS_15MCSubtargetInfoEjPKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='230' u='c' c='_ZN4llvm15HexagonShuffler20restrictNoSlot1StoreERKNS0_20HexagonPacketSummaryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='404' u='c' c='_ZN4llvm15HexagonShuffler22restrictStoreLoadOrderERKNS0_20HexagonPacketSummaryE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2155' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='40' u='c' c='_ZN4llvm34PPCDispatchGroupSBHazardRecognizer16isLoadAfterStoreEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='285' u='c' c='_ZN4llvm22PPCHazardRecognizer97012GetInstrTypeEjRbS1_S1_S1_S1_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrBuilder.h' l='33' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEi'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrBuilder.h' l='206' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii'/>
<use f='llvm/llvm/tools/llvm-mca/Views/InstructionInfoView.cpp' l='118' u='c' c='_ZNK4llvm3mca19InstructionInfoView11collectDataENS_15MutableArrayRefINS1_23InstructionInfoViewDataEEE'/>
