<!-- Architecture capture of the Xilinx XC6VLX240TFF1156 device,
     based off of Eddie Hung's Verilog-to-Bitstream v2.1

     Note that the routing architecture described here does not
     reflect that of the real device. However the floorpland and block
     architectures should be reasonably accurate. -->
<architecture>
    <!-- ODIN II specific config -->
    <models>
        <model name="multiply">
            <input_ports>
                <port name="a" combinational_sink_ports="p"/>
                <port name="b" combinational_sink_ports="p"/>
            </input_ports>
            <output_ports>
                <port name="p"/>
            </output_ports>
        </model>
        <model name="multiply_reg">
            <input_ports>
                <port name="a" clock="clk" combinational_sink_ports="p"/>
                <port name="b" clock="clk" combinational_sink_ports="p"/>

                <port name="clk" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="p" clock="clk"/>
            </output_ports>
        </model>

        <!--model name="single_port_ram">
            <input_ports>
                <port name="we" clock="clk"/>
                <port name="addr" clock="clk"/>
                <port name="data" clock="clk"/>
                <port name="clk" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="out" clock="clk"/>
            </output_ports>
        </model>
        <model name="dual_port_ram">
            <input_ports>
                <port name="we1" clock="clk"/>
                <port name="we2" clock="clk"/>
                <port name="addr1" clock="clk"/>
                <port name="addr2" clock="clk"/>
                <port name="data1" clock="clk"/>
                <port name="data2" clock="clk"/>
                <port name="clk" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="out1" clock="clk"/>
                <port name="out2" clock="clk"/>
            </output_ports>
        </model-->
        <model name="adder">
            <input_ports>
                <port name="a" combinational_sink_ports="cout sumout"/>
                <port name="b" combinational_sink_ports="cout sumout"/>
                <port name="cin" combinational_sink_ports="cout sumout"/>
            </input_ports>
            <output_ports>
                <port name="cout"/>
                <port name="sumout"/>
            </output_ports>
        </model>
        <model name="and">
            <input_ports>
                <port name="a" combinational_sink_ports="sumout"/>
                <port name="b" combinational_sink_ports="sumout"/>
            </input_ports>
            <output_ports>
                <port name="sumout"/>
            </output_ports>
        </model>
        <model name="BUFG">
            <input_ports>
                <port name="I" combinational_sink_ports="O"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>

        <model name="BUFGCTRL">
            <input_ports>
                <port name="I0" combinational_sink_ports="O"/>
                <port name="S0" combinational_sink_ports="O"/>
                <port name="CE0" combinational_sink_ports="O"/>
                <port name="I1" combinational_sink_ports="O"/>
                <port name="S1" combinational_sink_ports="O"/>
                <port name="CE1" combinational_sink_ports="O"/>
                <port name="IGNORE0" combinational_sink_ports="O"/>
                <port name="IGNORE1" combinational_sink_ports="O"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>

        <!-- new add -->
        <!--model name="CE_VCC">
            <output_ports>
                <port name="VCC"/>
            </output_ports>
        </model>
        <model name="SR_GND">
            <output_ports>
                <port name="GND"/>
            </output_ports>
        </model-->

        <!--model name="LUT5">
            <input_ports>
                <port name="I0" combinational_sink_ports="O"/>
                <port name="I1" combinational_sink_ports="O"/>
                <port name="I2" combinational_sink_ports="O"/>
                <port name="I3" combinational_sink_ports="O"/>
                <port name="I4" combinational_sink_ports="O"/>

            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model-->


        <!--model name="VCC">
          <input_ports/>
          <output_ports>
            <port name="VCC"/>
          </output_ports>
        </model>
        <model name="GND">
          <input_ports/>
          <output_ports>
            <port name="GND"/>
          </output_ports>
        </model-->
        <model name="CARRY4">
            <input_ports>
                <port combinational_sink_ports="CO O CO_CHAIN" name="CI"/>
                <port combinational_sink_ports="CO O CO_CHAIN" name="CYINIT"/>
                <port combinational_sink_ports="CO O CO_CHAIN" name="DI"/>
                <port combinational_sink_ports="CO O CO_CHAIN" name="S"/>
            </input_ports>
            <output_ports>
                <port name="CO_CHAIN"/>
                <port name="CO"/>
                <port name="O"/>
            </output_ports>
        </model>
        <model name="FDRE">
            <input_ports>
                <port is_clock="1" name="C"/>
                <port clock="C" name="CE"/>
                <port clock="C" name="R"/>
                <port clock="C" name="D"/>
            </input_ports>
            <output_ports>
                <port clock="C" name="Q"/>
            </output_ports>
        </model>
        <model name="FDSE">
            <input_ports>
                <port is_clock="1" name="C"/>
                <port clock="C" name="CE"/>
                <port clock="C" name="S"/>
                <port clock="C" name="D"/>
            </input_ports>
            <output_ports>
                <port clock="C" name="Q"/>
            </output_ports>
        </model>
        <model name="FDPE">
            <input_ports>
                <port is_clock="1" name="C"/>
                <port clock="C" name="CE"/>
                <port clock="C" name="PRE"/>
                <port clock="C" name="D"/>
            </input_ports>
            <output_ports>
                <port clock="C" name="Q"/>
            </output_ports>
        </model>
        <model name="FDCE">
            <input_ports>
                <port is_clock="1" name="C"/>
                <port clock="C" name="CE"/>
                <port clock="C" name="CLR"/>
                <port clock="C" name="D"/>
            </input_ports>
            <output_ports>
                <port clock="C" name="Q"/>
            </output_ports>
        </model>
        <model name="LDPE">
            <input_ports>
                <port combinational_sink_ports="Q" is_clock="1" name="G"/>
                <port combinational_sink_ports="Q" name="GE"/>
                <port combinational_sink_ports="Q" name="PRE"/>
                <port clock="G" name="D"/>
            </input_ports>
            <output_ports>
                <port name="Q"/>
            </output_ports>
        </model>
        <model name="LDCE">
            <input_ports>
                <port combinational_sink_ports="Q" is_clock="1" name="G"/>
                <port combinational_sink_ports="Q" name="GE"/>
                <port combinational_sink_ports="Q" name="CLR"/>
                <port clock="G" name="D"/>
            </input_ports>
            <output_ports>
                <port name="Q"/>
            </output_ports>
        </model>
        <model name="NO_FF">
            <input_ports>
                <port name="D"/>
            </input_ports>
        </model>
        <model name="MUXF6">
            <input_ports>
                <port combinational_sink_ports="O" name="I0"/>
                <port combinational_sink_ports="O" name="I1"/>
                <port combinational_sink_ports="O" name="S"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>
        <model name="MUXF7">
            <input_ports>
                <port combinational_sink_ports="O" name="I0"/>
                <port combinational_sink_ports="O" name="I1"/>
                <port combinational_sink_ports="O" name="S"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>
        <model name="MUXF8">
            <input_ports>
                <port combinational_sink_ports="O" name="I0"/>
                <port combinational_sink_ports="O" name="I1"/>
                <port combinational_sink_ports="O" name="S"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>

        <model name="RAMB18E1">
          <input_ports>
            <!-- Port A - 16bit wide -->
            <port is_clock="1" name="CLKARDCLK"/>
            <port clock="CLKARDCLK" name="ENARDEN"/>
            <port clock="CLKARDCLK" name="REGCEAREGCE"/>
            <!--port clock="CLKARDCLK" name="REGCLKARDRCLK"/-->
            <port clock="CLKARDCLK" name="RSTRAMARSTRAM"/>
            <port clock="CLKARDCLK" name="RSTREGARSTREG"/>
            
            <port clock="CLKARDCLK" name="ADDRARDADDR"/>
            <port clock="CLKARDCLK" name="DIADI"/>
            <port clock="CLKARDCLK" name="DIPADIP"/>
            <port clock="CLKARDCLK" name="WEA"/>
            <!-- Port B - 16bit wide -->
            <port is_clock="1" name="CLKBWRCLK"/>
            <port clock="CLKBWRCLK" name="ENBWREN"/>
            <!--port clock="CLKBWRCLK" name="REGCLKB"/-->
            <port clock="CLKBWRCLK" name="REGCEB"/>
            <port clock="CLKBWRCLK" name="RSTRAMB"/>
            <port clock="CLKBWRCLK" name="RSTREGB"/>
           
            <port clock="CLKBWRCLK" name="ADDRBWRADDR"/>
            <port clock="CLKBWRCLK" name="DIBDI"/>
            <port clock="CLKBWRCLK" name="DIPBDIP"/>
            <port clock="CLKBWRCLK" name="WEBWE"/>
          </input_ports>
          <output_ports>
            <!-- Port A - 16bit wide -->
            <port clock="CLKARDCLK" name="DOADO"/>
            <port clock="CLKARDCLK" name="DOPADOP"/>
            <!-- Port B - 16bit wide -->
            <port clock="CLKBWRCLK" name="DOBDO"/>
            <port clock="CLKBWRCLK" name="DOPBDOP"/>
          </output_ports>
        </model>

        <model name="RAMB18E2">
            <input_ports>
                <port name="ADDRARDADDR" clock="CLKARDCLK"/>
                <port name="ADDRBWRADDR" clock="CLKBWRCLK"/>
                <port name="ADDRENA" clock="CLKARDCLK"/>
                <port name="ADDRENB" clock="CLKBWRCLK"/>

                <port name="CASDIMUXA" />
                <port name="CASDIMUXB" />

                <port name="CASDINA" combinational_sink_ports="CASDOUTA"/>
                <port name="CASDINB" combinational_sink_ports="CASDOUTB"/>
                <port name="CASDINPA" combinational_sink_ports="CASDOUTPA"/>
                <port name="CASDINPB" combinational_sink_ports="CASDOUTPB"/>
                <port name="CASDOMUXA"/>
                <port name="CASDOMUXB"/>
                <port name="CASDOMUXEN_A"/>
                <port name="CASDOMUXEN_B"/>

                <port name="CASOREGIMUXA" clock="CLKARDCLK"/>
                <port name="CASOREGIMUXB" clock="CLKBWRCLK"/>
                <port name="CASOREGIMUXEN_A" clock="CLKARDCLK"/>
                <port name="CASOREGIMUXEN_B" clock="CLKBWRCLK"/>

                <port name="DINADIN" clock="CLKARDCLK"/>
                <port name="DINBDIN" clock="CLKBWRCLK"/>
                <port name="DINPADINP" clock="CLKARDCLK"/>
                <port name="DINPBDINP" clock="CLKBWRCLK"/>
                
                <port name="ENARDEN" clock="CLKARDCLK"/>
                <port name="ENBWREN" clock="CLKBWRCLK"/>

                <port name="REGCEAREGCE" clock="CLKARDCLK"/>
                <port name="REGCEB" clock="CLKBWRCLK"/>
                <port name="RSTRAMARSTRAM" clock="CLKARDCLK"/>
                <port name="RSTRAMB" clock="CLKBWRCLK"/>
                <port name="RSTREGARSTREG" clock="CLKARDCLK"/>
                <port name="RSTREGB" clock="CLKBWRCLK"/>
                <port name="SLEEP" clock="CLKARDCLK"/>
                <port name="WEA" clock="CLKARDCLK"/>
                <port name="WEBWE" clock="CLKBWRCLK"/>

                <port name="CLKARDCLK" is_clock="1"/>
                <port name="CLKBWRCLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="CASDOUTA"/>
                <port name="CASDOUTB"/>
                <port name="CASDOUTPA"/>
                <port name="CASDOUTPB"/>
              
                <port name="DOUTADOUT" clock="CLKARDCLK"/>
                <port name="DOUTBDOUT" clock="CLKBWRCLK"/>
                <port name="DOUTPADOUTP" clock="CLKARDCLK"/>
                <port name="DOUTPBDOUTP" clock="CLKBWRCLK"/>
                
            </output_ports>
        </model>

        <model name="RAMB36E1">
            <input_ports>
                <port name="ENARDEN" clock="CLKARDCLK"/>
                <port name="RSTRAMARSTRAM" clock="CLKARDCLK"/>
                <port name="RSTREGARSTREG" clock="CLKARDCLK"/>
                <port name="CASCADEINA" combinational_sink_ports="CASCADEOUTA"/>
                <port name="REGCEAREGCE" clock="CLKARDCLK"/>
                <port name="ENBWREN" clock="CLKBWRCLK"/>
                <port name="RSTRAMB" clock="CLKBWRCLK"/>
                <port name="RSTREGB" clock="CLKBWRCLK"/>
                <port name="CASCADEINB" combinational_sink_ports="CASCADEOUTB"/>
                <port name="REGCEB" clock="CLKBWRCLK"/>
                <port name="INJECTDBITERR" combinational_sink_ports="DBITERR"/>
                <port name="INJECTSBITERR" combinational_sink_ports="SBITERR"/>
                <port name="ADDRARDADDR" clock="CLKARDCLK"/>
                <port name="ADDRBWRADDR" clock="CLKBWRCLK"/>
                <port name="DIADI" clock="CLKARDCLK"/>
                <port name="DIBDI" clock="CLKBWRCLK"/>
                <port name="DIPADIP" clock="CLKARDCLK"/>
                <port name="DIPBDIP" clock="CLKBWRCLK"/>
                <port name="WEA" clock="CLKARDCLK"/>
                <port name="WEBWE" clock="CLKBWRCLK"/>

                <port name="CLKARDCLK" is_clock="1"/>
                <port name="CLKBWRCLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="CASCADEOUTA"/>
                <port name="CASCADEOUTB"/>
                <port name="DOADO" clock="CLKARDCLK"/>
                <port name="DOBDO" clock="CLKBWRCLK"/>
                <port name="DOPADOP" clock="CLKARDCLK"/>
                <port name="DOPBDOP" clock="CLKBWRCLK"/>
                <port name="ECCPARITY"/>
                <port name="RDADDRECC"/>
                <port name="SBITERR"/>
                <port name="DBITERR"/>

            </output_ports>
        </model>

        <model name="RAMB36E2">
            <input_ports>
                <port name="ADDRARDADDR" clock="CLKARDCLK"/>
                <port name="ADDRBWRADDR" clock="CLKBWRCLK"/>
                <port name="ADDRENA" clock="CLKARDCLK"/>
                <port name="ADDRENB" clock="CLKBWRCLK"/>

                <port name="CASDIMUXA" />
                <port name="CASDIMUXB" />

                <port name="CASDINA" combinational_sink_ports="CASDOUTA"/>
                <port name="CASDINB" combinational_sink_ports="CASDOUTB"/>
                <port name="CASDINPA" combinational_sink_ports="CASDOUTPA"/>
                <port name="CASDINPB" combinational_sink_ports="CASDOUTPB"/>
                <port name="CASDOMUXA"/>
                <port name="CASDOMUXB"/>
                <port name="CASDOMUXEN_A"/>
                <port name="CASDOMUXEN_B"/>
                <port name="CASINDBITERR" combinational_sink_ports="CASOUTDBITERR"/>
                <port name="CASINSBITERR" combinational_sink_ports="CASOUTSBITERR"/>

                <port name="CASOREGIMUXA" clock="CLKARDCLK"/>
                <port name="CASOREGIMUXB" clock="CLKBWRCLK"/>
                <port name="CASOREGIMUXEN_A" clock="CLKARDCLK"/>
                <port name="CASOREGIMUXEN_B" clock="CLKBWRCLK"/>

                <port name="DINADIN" clock="CLKARDCLK"/>
                <port name="DINBDIN" clock="CLKBWRCLK"/>
                <port name="DINPADINP" clock="CLKARDCLK"/>
                <port name="DINPBDINP" clock="CLKBWRCLK"/>
                <port name="ECCPIPECE" />
                <port name="ENARDEN" clock="CLKARDCLK"/>
                <port name="ENBWREN" clock="CLKBWRCLK"/>
                <port name="INJECTDBITERR" combinational_sink_ports="DBITERR"/>
                <port name="INJECTSBITERR" combinational_sink_ports="SBITERR"/>

                <port name="REGCEAREGCE" clock="CLKARDCLK"/>
                <port name="REGCEB" clock="CLKBWRCLK"/>
                <port name="RSTRAMARSTRAM" clock="CLKARDCLK"/>
                <port name="RSTRAMB" clock="CLKBWRCLK"/>
                <port name="RSTREGARSTREG" clock="CLKARDCLK"/>
                <port name="RSTREGB" clock="CLKBWRCLK"/>
                <port name="SLEEP" clock="CLKARDCLK"/>
                <port name="WEA" clock="CLKARDCLK"/>
                <port name="WEBWE" clock="CLKBWRCLK"/>

                <port name="CLKARDCLK" is_clock="1"/>
                <port name="CLKBWRCLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="CASDOUTA"/>
                <port name="CASDOUTB"/>
                <port name="CASDOUTPA"/>
                <port name="CASDOUTPB"/>
                <port name="CASOUTDBITERR"/>
                <port name="CASOUTSBITERR"/>
                <port name="DBITERR"/>
                <port name="DOUTADOUT" clock="CLKARDCLK"/>
                <port name="DOUTBDOUT" clock="CLKBWRCLK"/>
                <port name="DOUTPADOUTP" clock="CLKARDCLK"/>
                <port name="DOUTPBDOUTP" clock="CLKBWRCLK"/>
                <port name="ECCPARITY"/>
                <port name="RDADDRECC"/>
                <port name="SBITERR"/>
            </output_ports>
        </model>

        <model name="FIFO_A">
            <input_ports>
                <port name="A" clock="CLK"/>
                <port name="ACIN" clock="CLK"/>
                <port name="RF_load" clock="CLK"/>
                <port name="MDR" clock="CLK"/>               
                <port name="CHAINMODE" clock="CLK"/>
                <port name="A_addr" clock="CLK"/>
                <port name="ACOUT_addr" clock="CLK"/>
                <port name="RSTA" clock="CLK"/>
                <port name="RSTCHAINMODE" clock="CLK"/>
                <port name="RSTMDR" clock="CLK"/>
                <port name="CEA1" clock="CLK"/>
                <port name="CEA2" clock="CLK"/>
                <port name="CECHAINMODE" clock="CLK"/>
                <port name="CEMDR" clock="CLK"/>

                <port name="CLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="ACOUT" clock="CLK"/>
                <port name="A_MULT" clock="CLK"/>
            </output_ports>
        </model>

        <model name="DSP48E1">
            <input_ports>
                <port name="A" clock="CLK"/>
                <port name="ACIN" clock="CLK"/>
                <port name="ALUMODE" clock="CLK"/>
                <port name="B" clock="CLK"/>
                <port name="BCIN" clock="CLK"/>
                <port name="C" clock="CLK"/>
                <port name="CARRYCASCIN" clock="CLK"/>
                <port name="CARRYIN" clock="CLK"/>
                <port name="CARRYINSEL" clock="CLK"/>
                <port name="CEA1" clock="CLK"/>
                <port name="CEA2" clock="CLK"/>
                <port name="CEAD" clock="CLK"/>
                <port name="CEALUMODE" clock="CLK"/>
                <port name="CEB1" clock="CLK"/>
                <port name="CEB2" clock="CLK"/>
                <port name="CEC" clock="CLK"/>
                <port name="CECARRYIN" clock="CLK"/>
                <port name="CECTRL" clock="CLK"/>
                <port name="CED" clock="CLK"/>
                <port name="CEINMODE" clock="CLK"/>

                <port name="CEM" clock="CLK"/>
                <port name="CEP" clock="CLK"/>
                <port name="D" clock="CLK"/>
                <port name="INMODE" clock="CLK"/>
                <port name="MULTSIGNIN" clock="CLK"/>
                <port name="OPMODE" clock="CLK"/>
                <port name="PCIN" clock="CLK"/>
                <port name="RSTA" clock="CLK"/>
                <port name="RSTALLCARRYIN" clock="CLK"/>
                <port name="RSTALUMODE" clock="CLK"/>
                <port name="RSTB" clock="CLK"/>
                <port name="RSTC" clock="CLK"/>
                <port name="RSTCTRL" clock="CLK"/>
                <port name="RSTD" clock="CLK"/>
                <port name="RSTINMODE" clock="CLK"/>
                <port name="RSTM" clock="CLK"/>
                <port name="RSTP" clock="CLK"/>

                <port name="CLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="ACOUT" clock="CLK"/>
                <port name="BCOUT" clock="CLK"/>
                <port name="CARRYCASCOUT" clock="CLK"/>
                <port name="CARRYOUT" clock="CLK"/>
                <port name="MULTSIGNOUT" clock="CLK"/>
                <port name="OVERFLOW" clock="CLK"/>
                <port name="P" clock="CLK"/>
                <port name="PATTERNBDETECT" clock="CLK"/>
                <port name="PATTERNDETECT" clock="CLK"/>
                <port name="PCOUT" clock="CLK"/>
                <port name="UNDERFLOW" clock="CLK"/>
            </output_ports>
        </model>

        <model name="DSP48E2">
            <input_ports>
                <port name="A" clock="CLK"/>
                <port name="ACIN" clock="CLK"/>
                <port name="ALUMODE" clock="CLK"/>
                <port name="B" clock="CLK"/>
                <port name="BCIN" clock="CLK"/>
                <port name="C" clock="CLK"/>
                <port name="CARRYCASCIN" clock="CLK"/>
                <port name="CARRYIN" clock="CLK"/>
                <port name="CARRYINSEL" clock="CLK"/>
                <port name="CEA1" clock="CLK"/>
                <port name="CEA2" clock="CLK"/>
                <port name="CEAD" clock="CLK"/>
                <port name="CEALUMODE" clock="CLK"/>
                <port name="CEB1" clock="CLK"/>
                <port name="CEB2" clock="CLK"/>
                <port name="CEC" clock="CLK"/>
                <port name="CECARRYIN" clock="CLK"/>
                <port name="CECTRL" clock="CLK"/>
                <port name="CED" clock="CLK"/>
                <port name="CEINMODE" clock="CLK"/>

                <port name="CEM" clock="CLK"/>
                <port name="CEP" clock="CLK"/>
                <port name="D" clock="CLK"/>
                <port name="INMODE" clock="CLK"/>
                <port name="MULTSIGNIN" clock="CLK"/>
                <port name="OPMODE" clock="CLK"/>
                <port name="PCIN" clock="CLK"/>
                <port name="RSTA" clock="CLK"/>
                <port name="RSTALLCARRYIN" clock="CLK"/>
                <port name="RSTALUMODE" clock="CLK"/>
                <port name="RSTB" clock="CLK"/>
                <port name="RSTC" clock="CLK"/>
                <port name="RSTCTRL" clock="CLK"/>
                <port name="RSTD" clock="CLK"/>
                <port name="RSTINMODE" clock="CLK"/>
                <port name="RSTM" clock="CLK"/>
                <port name="RSTP" clock="CLK"/>

                <port name="CLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                <port name="ACOUT" clock="CLK"/>
                <port name="BCOUT" clock="CLK"/>
                <port name="CARRYCASCOUT" clock="CLK"/>
                <port name="CARRYOUT" clock="CLK"/>
                <port name="MULTSIGNOUT" clock="CLK"/>
                <port name="OVERFLOW" clock="CLK"/>
                <port name="P" clock="CLK"/>
                <port name="PATTERNBDETECT" clock="CLK"/>
                <port name="PATTERNDETECT" clock="CLK"/>
                <port name="PCOUT" clock="CLK"/>
                <port name="UNDERFLOW" clock="CLK"/>
                <port name="XOROUT" clock="CLK"/>
            </output_ports>
        </model>


        <model name="pirdsp2">
            <input_ports>
                <port name="A" clock="CLK"/>
                <port name="B" clock="CLK"/>
                <port name="C" clock="CLK"/>
                <port name="D" clock="CLK"/>
                <port name="OPMODE" clock="CLK"/>
                <port name="ALUMODE" clock="CLK"/>
                <port name="CARRYINSEL" clock="CLK"/>
                <port name="CARRYIN" clock="CLK"/>
                <port name="INMODE" clock="CLK"/>
                <port name="MULTMODE" clock="CLK"/>
                <port name="LPS" clock="CLK"/>
                <port name="CHAINMODE" clock="CLK"/>
                <port name="MDR" clock="CLK"/> 
                <port name="CEB1" clock="CLK"/>
                <port name="CEB2" clock="CLK"/>
                <port name="CEA1" clock="CLK"/>
                <port name="CEA2" clock="CLK"/>
                <port name="CEAD" clock="CLK"/>
                <port name="CED" clock="CLK"/>
                <port name="CEC" clock="CLK"/>
                <port name="CEM" clock="CLK"/>
                <port name="CEP" clock="CLK"/>
                <port name="CECARRYIN" clock="CLK"/>
                <port name="CEALUMODE" clock="CLK"/>
                <port name="CECTRL" clock="CLK"/>
                <port name="CEINMODE" clock="CLK"/>
                <port name="CEMULTMODE" clock="CLK"/>
                <port name="CELPS" clock="CLK"/>

                <port name="CECHAINMODE" clock="CLK"/>
                <port name="CEMDR" clock="CLK"/>

                <port name="RSTCTRL" clock="CLK"/>
                <port name="RSTALUMODE" clock="CLK"/>
                <port name="RSTD" clock="CLK"/>
                <port name="RSTC" clock="CLK"/>
                <port name="RSTB" clock="CLK"/>
                <port name="RSTP" clock="CLK"/>
                <port name="RSTM" clock="CLK"/>
                <port name="RSTALLCARRYIN" clock="CLK"/>
                <port name="RSTINMODE" clock="CLK"/>
                <port name="RSTMULTMODE" clock="CLK"/>
                <port name="RSTLPS" clock="CLK"/>
                <port name="RSTA" clock="CLK"/>
                <port name="RSTCHAINMODE" clock="CLK"/>
                <port name="RSTMDR" clock="CLK"/>


                <port name="ACIN" clock="CLK"/>
                <port name="BCIN" clock="CLK"/>
                <port name="PCIN" clock="CLK"/>
                <port name="CARRYCASCIN" clock="CLK"/>

                <port name="CLK" is_clock="1"/>
            </input_ports>
            <output_ports>

                <port name="ACOUT" clock="CLK"/>
                <port name="BCOUT" clock="CLK"/>
                <port name="PCOUT" clock="CLK"/>
                <port name="P" clock="CLK"/>
                <port name="CARRYOUT" clock="CLK"/>
                <port name="CARRYCASCOUT" clock="CLK"/>
                <port name="MULTSIGNOUT" clock="CLK"/>

                <port name="PATTERNBDETECT" clock="CLK"/>
                <port name="PATTERNDETECT" clock="CLK"/>

                <port name="OVERFLOW" clock="CLK"/>
                <port name="UNDERFLOW" clock="CLK"/>
                <port name="XOROUT" clock="CLK"/>
            </output_ports>
        </model>

        <model name="pirdsp3">
            <input_ports>
                <port name="A" clock="CLK"/>
                <port name="B" clock="CLK"/>
                <port name="C" clock="CLK"/>
                <port name="D" clock="CLK"/>
                <port name="OPMODE" clock="CLK"/>
                <port name="ALUMODE" clock="CLK"/>
                <port name="CARRYINSEL" clock="CLK"/>
                <port name="CARRYIN" clock="CLK"/>
                <port name="INMODE" clock="CLK"/>
                <port name="MULTMODE" clock="CLK"/>
                <port name="LPS" clock="CLK"/>

                <port name="CEB1" clock="CLK"/>
                <port name="CEB2" clock="CLK"/>
                <port name="CEAD" clock="CLK"/>
                <port name="CED" clock="CLK"/>
                <port name="CEC" clock="CLK"/>
                <port name="CEM" clock="CLK"/>
                <port name="CEP" clock="CLK"/>
                <port name="CECARRYIN" clock="CLK"/>
                <port name="CEALUMODE" clock="CLK"/>
                <port name="CECTRL" clock="CLK"/>
                <port name="CEINMODE" clock="CLK"/>
                <port name="CEMULTMODE" clock="CLK"/>
                <port name="CELPS" clock="CLK"/>

                <port name="RSTCTRL" clock="CLK"/>
                <port name="RSTALUMODE" clock="CLK"/>
                <port name="RSTD" clock="CLK"/>
                <port name="RSTC" clock="CLK"/>
                <port name="RSTB" clock="CLK"/>
                <port name="RSTP" clock="CLK"/>
                <port name="RSTM" clock="CLK"/>
                <port name="RSTALLCARRYIN" clock="CLK"/>
                <port name="RSTINMODE" clock="CLK"/>
                <port name="RSTMULTMODE" clock="CLK"/>
                <port name="RSTLPS" clock="CLK"/>

                <port name="BCIN" clock="CLK"/>
                <port name="PCIN" clock="CLK"/>
                <port name="CARRYCASCIN" clock="CLK"/>

                <port name="CLK" is_clock="1"/>
            </input_ports>
            <output_ports>
                
                <port name="BCOUT" clock="CLK"/>
                <port name="PCOUT" clock="CLK"/>
                <port name="P" clock="CLK"/>
                <port name="CARRYOUT" clock="CLK"/>
                <port name="CARRYCASCOUT" clock="CLK"/>
                <port name="MULTSIGNOUT" clock="CLK"/>

                <port name="PATTERNBDETECT" clock="CLK"/>
                <port name="PATTERNDETECT" clock="CLK"/>

                <port name="OVERFLOW" clock="CLK"/>
                <port name="UNDERFLOW" clock="CLK"/>
                <port name="XOROUT" clock="CLK"/>
            </output_ports>
        </model>

        <!--
        <model name="SRLC32E">
          <input_ports>
            <port is_clock="1" name="CLK"/>
            <port clock="CLK" name="CE"/>
            <port combinational_sink_ports="Q" name="A"/>
            <port clock="CLK" name="D"/>
          </input_ports>
          <output_ports>
            <port name="Q" clock="CLK"/>
            <port name="Q"/>
            <port clock="CLK" name="Q31"/>
          </output_ports>
        </model>
        <model name="SRLC16E">
          <input_ports>
            <port is_clock="1" name="CLK"/>
            <port clock="CLK" name="CE"/>
            <port combinational_sink_ports="Q" name="A0"/>
            <port combinational_sink_ports="Q" name="A1"/>
            <port combinational_sink_ports="Q" name="A2"/>
            <port combinational_sink_ports="Q" name="A3"/>
            <port clock="CLK" name="D"/>
          </input_ports>
          <output_ports>
            <port name="Q"/>
            <port clock="CLK" name="Q15"/>
          </output_ports>
        </model>
         -->

    </models>
    <!-- ODIN II specific config ends -->

    <layout>
        <auto_layout aspect_ratio="0.6">
            <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
            <perimeter type="IOB" priority="100"/>
            <corners type="EMPTY" priority="101"/>
            <!--Fill with 'clb'-->
            <!--fill type="SLICEL" priority="10"/-->
            <col type="BLK-TL-CLBL" startx="1" starty="1" repeatx="11" priority="20"/>
            <!--col type="BLK-TL-CLBM" startx="2" starty="1" repeatx="11" priority="20"/-->
            <col type="BLK-TL-CLBL" startx="2" starty="1" repeatx="11" priority="20"/>

            <col type="BLK-TL-CLBL" startx="3" starty="1" repeatx="11" priority="20"/>
            <!--col type="BLK-TL-CLBM" startx="4" starty="1" repeatx="11" priority="20"/-->
            <col type="BLK-TL-CLBL" startx="4" starty="1" repeatx="11" priority="20"/>

            <col type="RAM" startx="5" starty="1" repeatx="11" priority="22"/>
            <col type="EMPTY" startx="5" repeatx="11" starty="1" priority="10"/>

            <!--col type="BLK-TL-CLBM" startx="6" starty="1" repeatx="11" priority="20"/>
            <col type="BLK-TL-CLBM" startx="7" starty="1" repeatx="11" priority="20"/-->
            <col type="BLK-TL-CLBL" startx="6" starty="1" repeatx="11" priority="20"/>
            <col type="BLK-TL-CLBL" startx="7" starty="1" repeatx="11" priority="20"/>

             <col type="DSP_slicel" startx="8" starty="1" repeatx="11" priority="20"/>
            <col type="EMPTY" startx="8" repeatx="11" starty="1" priority="19"/>

            <!--col type="BLK-TL-CLBM" startx="9" starty="1" repeatx="11" priority="20"/>
            <col type="BLK-TL-CLBM" startx="10" starty="1" repeatx="11" priority="20"/-->
            <col type="BLK-TL-CLBL" startx="9" starty="1" repeatx="11" priority="20"/>
            <col type="BLK-TL-CLBL" startx="10" starty="1" repeatx="11" priority="20"/>

             <col type="RAM" startx="11" starty="1" repeatx="11" priority="22"/>
            <col type="EMPTY" startx="11" repeatx="11" starty="1" priority="10"/>

            <!--Column of 'mult_36' with 'EMPTY' blocks wherever a 'mult_36' does not fit. Vertical offset by 1 for perimeter.-->
            <!--single type="DSP48E1" x="6" y="1"  priority="20"/-->
           
            <!--Column of 'memory' with 'EMPTY' blocks wherever a 'memory' does not fit. Vertical offset by 1 for perimeter.-->
            
          
            <!--col type="BUFG" startx="4" starty="1" repeatx="11" priority="20"/-->
        </auto_layout>
    </layout>

    <device>
        <sizing R_minW_nmos="0" R_minW_pmos="0"/>
        <area grid_logic_tile_area="0"/>
        <chan_width_distr>
            <x distr="uniform" peak="1.000000"/>
            <y distr="uniform" peak="1.000000"/>
        </chan_width_distr>
        <switch_block type="wilton" fs="3"/>
        <connection_block input_switch_name="ipin_cblock"/>
    </device>
    <switchlist>
        <switch type="mux" name="default" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="L1" R="0" Cin="0" Cout="0" Tdel="0.11e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="L2" R="0" Cin="0" Cout="0" Tdel="0.15e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="L4" R="0" Cin="0" Cout="0" Tdel="0.20e-9" mux_trans_size="1" buf_size="0"/>
        <!-- No L6 in V6 -->
        <switch type="mux" name="L6" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <!-- No L12 in V6 -->
        <switch type="mux" name="LH12" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="LV12" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="L16" R="0" Cin="0" Cout="0" Tdel="0.60e-9" mux_trans_size="1" buf_size="0"/>
        <!-- No L18 in V6 -->
        <switch type="mux" name="LV18" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <!-- iswitch = 9 -->
        <switch type="mux" name="A6" R="0" Cin="0" Cout="0" Tdel="0.12e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="A5" R="0" Cin="0" Cout="0" Tdel="0.19e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="A4" R="0" Cin="0" Cout="0" Tdel="0.29e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="A3" R="0" Cin="0" Cout="0" Tdel="0.35e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="A2" R="0" Cin="0" Cout="0" Tdel="0.48e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="A1" R="0" Cin="0" Cout="0" Tdel="0.49e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="LUT" R="0" Cin="0" Cout="0" Tdel="0.068e-9" mux_trans_size="1" buf_size="0"/>
        <!-- iswitch = 16 -->
        <switch type="mux" name="BYP" R="0" Cin="0" Cout="0" Tdel="0.11e-9" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="BYP_B" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="FAN" R="0" Cin="0" Cout="0" Tdel="0.11e-9" mux_trans_size="1" buf_size="0"/>
        <!-- iswitch = 19 -->
        <switch type="mux" name="BRAM_DI" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="BRAM_AD" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="BRAM_WE" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <!-- iswitch = 22 -->
        <switch type="mux" name="DSP_A" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="DSP_B" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <!-- iswitch = 24 -->
        <switch type="mux" name="clk2gen" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <switch type="mux" name="gen2clk" R="0" Cin="0" Cout="0" Tdel="0" mux_trans_size="1" buf_size="0"/>
        <!--switch ipin_cblock resistance set to yeild for 4x minimum drive strength buffer-->
        <switch type="mux" name="ipin_cblock" R="0.0" Cout="0." Cin="0" Tdel="0" mux_trans_size="0" buf_size="auto"/>

        <switch Cin="0" Cout="0" R="0.0" Tdel="4.3175137499999994e-11" name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" mux_trans_size="1" buf_size="auto" type="mux"/>

        <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" mux_trans_size="1" buf_size="auto" type="mux"/>

    </switchlist>
    <segmentlist>
        <!-- cost_index = CHANX_COST_INDEX_START = 4 -->
        <segment freq="1" length="1" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="default"/>
            <sb type="pattern">0 0</sb>
            <cb type="pattern"> 0 </cb>
        </segment>
        <!-- clock cost index -->
        <segment freq="1" length="1" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="default"/>
            <sb type="pattern">0 0</sb>
            <cb type="pattern"> 0 </cb>
        </segment>
        <!-- cost_index = 6 -->
        <segment freq="1" length="1" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="L1"/>
            <sb type="pattern">1 1</sb>
            <cb type="pattern"> 1 </cb>
        </segment>
        <segment freq="1" length="2" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="L2"/>
            <sb type="pattern">1 1 1</sb>
            <cb type="pattern"> 1 1 </cb>
        </segment>
        <segment freq="1" length="4" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="L4"/>
            <sb type="pattern">1 1 1 1 1</sb>
            <cb type="pattern"> 1 1 1 1 </cb>
        </segment>
        <!-- No L6, L12 or L16 in V6 -->
        <segment freq="0" length="6" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="L6"/>
            <sb type="pattern">1 1 1 1 1 1 1</sb>
            <cb type="pattern"> 1 1 1 1 1 1</cb>
        </segment>
        <segment freq="0" length="12" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="LH12"/>
            <sb type="pattern">1 0 0 0 0 0 1 0 0 0 0 0 1</sb>
            <cb type="pattern"> 1 0 0 0 0 0 0 0 0 0 0 1 </cb>
        </segment>
        <segment freq="0" length="12" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="LV12"/>
            <sb type="pattern">1 0 0 0 0 0 0 0 0 0 0 0 1</sb>
            <cb type="pattern"> 1 0 0 0 0 0 0 0 0 0 0 1 </cb>
        </segment>
        <segment freq="1" length="16" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="L16"/>
            <sb type="pattern">1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1</sb>
            <cb type="pattern"> 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 </cb>
        </segment>
        <segment freq="0" length="18" type="unidir" Rmetal="0" Cmetal="0">
            <mux name="LV18"/>
            <sb type="pattern">1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1</sb>
            <cb type="pattern"> 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 </cb>
        </segment>
    </segmentlist>

    <!-- Used for determining placement macros only? -->
    <directlist>
        <direct name="CLBL_CIN_COUT0" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" from_pin="BLK-TL-CLBL.COUT0" to_pin="BLK-TL-CLBL.CIN0" x_offset="0" y_offset="-1" z_offset="0"/>
        <direct name="CLBL_CIN_COUT1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" from_pin="BLK-TL-CLBL.COUT1" to_pin="BLK-TL-CLBL.CIN1" x_offset="0" y_offset="-1" z_offset="0"/>
        <direct name="CLBM_CIN_COUT0" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" from_pin="BLK-TL-CLBM.COUT0" to_pin="BLK-TL-CLBM.CIN0" x_offset="0" y_offset="-1" z_offset="0"/>
        <direct name="CLBM_CIN_COUT1" switch_name="routing_R0.0_C0.0_Tdel0.0_Pcost0.0" from_pin="BLK-TL-CLBM.COUT1" to_pin="BLK-TL-CLBM.CIN1" x_offset="0" y_offset="-1" z_offset="0"/>

        <direct from_pin="RAM.CASDOUTB" name="RAM_CASCADEINB" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="RAM.CASDINB" x_offset="0" y_offset="-5" z_offset="0"/>
        <direct from_pin="RAM.CASDOUTA" name="RAM.CASCADEINA" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="RAM.CASDINA" x_offset="0" y_offset="-5" z_offset="0"/>

        <direct from_pin="DSP_slicel.ACOUT0" name="DSP_ACAS0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.ACIN0" x_offset="0" y_offset="-5" z_offset="0"/>
        <direct from_pin="DSP_slicel.BCOUT0" name="DSP_BCAS0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.BCIN0" x_offset="0" y_offset="-5" z_offset="0"/>
        <direct from_pin="DSP_slicel.PCOUT0" name="DSP_PCAS0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.PCIN0" x_offset="0" y_offset="-5" z_offset="0"/>

        <direct from_pin="DSP_slicel.ACOUT1" name="DSP_ACAS1" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.ACIN1" x_offset="0" y_offset="-5" z_offset="0"/>
        <direct from_pin="DSP_slicel.BCOUT1" name="DSP_BCAS1" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.BCIN1" x_offset="0" y_offset="-5" z_offset="0"/>
        <direct from_pin="DSP_slicel.PCOUT1" name="DSP_PCAS1" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11_Pcost0.0" to_pin="DSP_slicel.PCIN1" x_offset="0" y_offset="-5" z_offset="0"/>

    </directlist>

    <complexblocklist>
        <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
        <!-- TODO: Support IOB registers -->
        <pb_type name="IOB" capacity="8">
            <!-- 0 and 4 -->
            <input name="O" num_pins="1"/>
            <!-- 1 and 5 -->
            <output name="I" num_pins="1"/>
            <clock name="clock" num_pins="1"/>

            <mode name="ibuf">
                <pb_type name="ibuf" blif_model=".input" num_pb="1">
                    <output name="inpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="inpad" input="ibuf.inpad" output="IOB.I">
                        <delay_constant max="0.846e-9" in_port="ibuf.inpad" out_port="IOB.I"/>
                    </direct>
                </interconnect>
            </mode>
            <mode name="obuf">
                <pb_type name="obuf" blif_model=".output" num_pb="1">
                    <input name="outpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="outpad" input="IOB.O" output="obuf.outpad">
                        <delay_constant max="2.349e-9" in_port="IOB.O" out_port="obuf.outpad"/>
                    </direct>
                </interconnect>
            </mode>

            <fc in_type="frac" in_val="1" out_type="frac" out_val="1">
                <fc_override fc_type="frac" fc_val="0" port_name="clock"/>
            </fc>

            <pinlocations pattern="custom">
                <loc side="left">IOB.O IOB.I IOB.clock</loc>
                <loc side="top">IOB.O IOB.I IOB.clock</loc>
                <loc side="right">IOB.O IOB.I IOB.clock</loc>
                <loc side="bottom">IOB.O IOB.I IOB.clock</loc>
            </pinlocations>


        </pb_type>
        <!-- TODO: Support F7/F8MUX -->


        <pb_type name="BLK-TL-CLBL">
            <clock name="CLK0" num_pins="1" equivalent="none"/>
            <input name="A6-10" num_pins="6" equivalent="full"/>
            <input name="AX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="AO0" num_pins="1" equivalent="none"/>

            <input name="B6-10" num_pins="6" equivalent="full"/>
            <input name="BX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="BO0" num_pins="1" equivalent="none"/>

            <input name="C6-10" num_pins="6" equivalent="full"/>

            <input name="CE0" num_pins="1" equivalent="none"/>
            <input name="CIN0" num_pins="1" equivalent="none"/>

            <input name="CX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="CO0" num_pins="1" equivalent="none"/>

            <input name="D6-10" num_pins="6" equivalent="full"/>
            <input name="DX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="DO0" num_pins="1" equivalent="none"/>

            <input name="SR0" num_pins="1" equivalent="none"/>
            <!-- Sub Tile Outputs -->
            <output name="A0" num_pins="1" equivalent="none"/>
            <output name="AMUX0" num_pins="1" equivalent="none"/>
            <output name="AQ0" num_pins="1" equivalent="none"/>
            <output name="B0" num_pins="1" equivalent="none"/>
            <output name="BMUX0" num_pins="1" equivalent="none"/>
            <output name="BQ0" num_pins="1" equivalent="none"/>
            <output name="C0" num_pins="1" equivalent="none"/>
            <output name="CMUX0" num_pins="1" equivalent="none"/>
            <output name="COUT0" num_pins="1" equivalent="none"/>
            <output name="CQ0" num_pins="1" equivalent="none"/>
            <output name="D0" num_pins="1" equivalent="none"/>
            <output name="DMUX0" num_pins="1" equivalent="none"/>
            <output name="DQ0" num_pins="1" equivalent="none"/>

            <clock name="CLK1" num_pins="1" equivalent="none"/>
            <input name="A6-11" num_pins="6" equivalent="full"/>
            <input name="AX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="AO1" num_pins="1" equivalent="none"/>

            <input name="B6-11" num_pins="6" equivalent="full"/>
            <input name="BX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="BO1" num_pins="1" equivalent="none"/>

            <input name="C6-11" num_pins="6" equivalent="full"/>

            <input name="CE1" num_pins="1" equivalent="none"/>
            <input name="CIN1" num_pins="1" equivalent="none"/>

            <input name="CX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="CO1" num_pins="1" equivalent="none"/>

            <input name="D6-11" num_pins="6" equivalent="full"/>
            <input name="DX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="DO1" num_pins="1" equivalent="none"/>

            <input name="SR1" num_pins="1" equivalent="none"/>
            <!-- Sub Tile Outputs -->
            <output name="A1" num_pins="1" equivalent="none"/>
            <output name="AMUX1" num_pins="1" equivalent="none"/>
            <output name="AQ1" num_pins="1" equivalent="none"/>
            <output name="B1" num_pins="1" equivalent="none"/>
            <output name="BMUX1" num_pins="1" equivalent="none"/>
            <output name="BQ1" num_pins="1" equivalent="none"/>
            <output name="C1" num_pins="1" equivalent="none"/>
            <output name="CMUX1" num_pins="1" equivalent="none"/>
            <output name="COUT1" num_pins="1" equivalent="none"/>
            <output name="CQ1" num_pins="1" equivalent="none"/>
            <output name="D1" num_pins="1" equivalent="none"/>
            <output name="DMUX1" num_pins="1" equivalent="none"/>
            <output name="DQ1" num_pins="1" equivalent="none"/>

            <pb_type name="BLK-TL-SLICEL" num_pb="2">
                <clock name="CLK" num_pins="1"/>
                <input name="A6-1" num_pins="6"/>
                <input name="AX" num_pins="1"/>
                <!--MODIFY-->
                <input name="AO" num_pins="1"/>

                <input name="B6-1" num_pins="6"/>
                <input name="BX" num_pins="1"/>
                <!--MODIFY-->
                <input name="BO" num_pins="1"/>

                <input name="C6-1" num_pins="6"/>

                <input name="CE" num_pins="1" />
                <input name="CIN" num_pins="1"/>

                <input name="CX" num_pins="1" />
                <!--MODIFY-->
                <input name="CO" num_pins="1" />

                <input name="D6-1" num_pins="6" />
                <input name="DX" num_pins="1"/>
                <!--MODIFY-->
                <input name="DO" num_pins="1"/>

                <input name="SR" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="A" num_pins="1"/>
                <output name="AMUX" num_pins="1"/>
                <output name="AQ" num_pins="1"/>
                <output name="B" num_pins="1"/>
                <output name="BMUX" num_pins="1"/>
                <output name="BQ" num_pins="1"/>
                <output name="C" num_pins="1"/>
                <output name="CMUX" num_pins="1"/>
                <output name="COUT" num_pins="1"/>
                <output name="CQ" num_pins="1"/>
                <output name="D" num_pins="1"/>
                <output name="DMUX" num_pins="1"/>
                <output name="DQ" num_pins="1"/>

                <pb_type name="SLICEL0" num_pb="1">
                    <clock name="CLK" num_pins="1"/>
                    <input name="A6-1" num_pins="6"/>

                    <input name="AX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="AO" num_pins="1"/>

                    <input name="B6-1" num_pins="6"/>

                    <input name="BX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="BO" num_pins="1"/>

                    <input name="C6-1" num_pins="6"/>

                    <input name="CE" num_pins="1"/>
                    <input name="CIN" num_pins="1"/>
                    <input name="CX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="CO" num_pins="1"/>

                    <input name="D6-1" num_pins="6"/>

                    <input name="DX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="DO" num_pins="1"/>

                    <input name="SR" num_pins="1"/>

                    <output name="A" num_pins="1"/>
                    <output name="AMUX" num_pins="1"/>
                    <output name="AQ" num_pins="1"/>
                    <output name="B" num_pins="1"/>
                    <output name="BMUX" num_pins="1"/>
                    <output name="BQ" num_pins="1"/>
                    <output name="C" num_pins="1"/>
                    <output name="CMUX" num_pins="1"/>
                    <output name="COUT" num_pins="1"/>
                    <output name="CQ" num_pins="1"/>
                    <output name="D" num_pins="1"/>
                    <output name="DMUX" num_pins="1"/>
                    <output name="DQ" num_pins="1"/>

                    <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
                        <input name="A6-1" num_pins="6"/>
                        <input name="AX" num_pins="1"/>
                        <input name="B6-1" num_pins="6"/>
                        <input name="BX" num_pins="1"/>
                        <input name="C6-1" num_pins="6"/>
                        <input name="CX" num_pins="1"/>
                        <input name="D6-1" num_pins="6"/>

                        <output name="AO5" num_pins="1"/>
                        <output name="AO6" num_pins="1"/>

                        <output name="BO5" num_pins="1"/>
                        <output name="BO6" num_pins="1"/>

                        <output name="CO5" num_pins="1"/>
                        <output name="CO6" num_pins="1"/>

                        <output name="DO5" num_pins="1"/>
                        <output name="DO6" num_pins="1"/>

                        <output name="F7AMUX_O" num_pins="1"/>
                        <output name="F7BMUX_O" num_pins="1"/>
                        <output name="F8MUX_O" num_pins="1"/>

                        <pb_type name="ALUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>

                            <mode name="ALUT-LUT6">
                                <pb_type blif_model=".names" name="A6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="A6LUT.in" out_port="A6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="ALUT.A6-1" name="ALUT_A" output="A6LUT.in"/>
                                    <direct input="A6LUT.out" name="OUT" output="ALUT.O6">
                                        <!--pack_pattern in_port="A6LUT.out" name="LUT6" out_port="ALUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="ALUT-LUT5_MUX">
                                <pb_type blif_model=".names" name="A5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="A5LUT.in" out_port="A5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="A5LUT.in" out_port="A5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>
                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_0" output="A5LUT[0].in"/>

                                    <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_1" output="A5LUT[1].in"/>

                                    <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                                        <!--pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/-->
                                    </direct>
                                    <mux input="A5LUT[0].out A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/-->
                                    </mux>
                                    <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="ALUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="BLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>


                            <mode name="BLUT-LUT6">
                                <pb_type blif_model=".names" name="B6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="B6LUT.in" out_port="B6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="BLUT.A6-1" name="BLUT_A" output="B6LUT.in"/>
                                    <direct input="B6LUT.out" name="OUT" output="BLUT.O6">
                                        <!--pack_pattern in_port="B6LUT.out" name="LUT6" out_port="BLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="BLUT-LUT5_MUX">
                                <pb_type blif_model=".names" name="B5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="B5LUT.in" out_port="B5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="B5LUT.in" out_port="B5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>

                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_0" output="B5LUT[0].in"/>

                                    <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_1" output="B5LUT[1].in"/>

                                    <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                                        <!--pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/-->
                                    </direct>
                                    <mux input="B5LUT[0].out B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/-->
                                    </mux>
                                    <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="BLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="CLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>

                            <mode name="CLUT-LUT6">
                                <pb_type blif_model=".names" name="C6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="C6LUT.in" out_port="C6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="CLUT.A6-1" name="CLUT_A" output="C6LUT.in"/>
                                    <direct input="C6LUT.out" name="OUT" output="CLUT.O6">
                                        <!--pack_pattern in_port="C6LUT.out" name="LUT6" out_port="CLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="CLUT-LUT5_MUX">

                                <pb_type blif_model=".names" name="C5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="C5LUT.in" out_port="C5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="C5LUT.in" out_port="C5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->

                                    <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_0" output="C5LUT[0].in"/>

                                    <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_1" output="C5LUT[1].in"/>

                                    <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                                        <!--pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/-->
                                    </direct>
                                    <mux input="C5LUT[0].out C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/-->
                                    </mux>
                                    <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="CLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="DLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>
                            <mode name="DLUT-LUT6">
                                <pb_type blif_model=".names" name="D6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="D6LUT.in" out_port="D6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="DLUT.A6-1" name="DLUT_A" output="D6LUT.in"/>
                                    <direct input="D6LUT.out" name="OUT" output="DLUT.O6">
                                        <!--pack_pattern in_port="D6LUT.out" name="LUT6" out_port="DLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="DLUT-LUT5_MUX">

                                <pb_type blif_model=".names" name="D5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="D5LUT.in" out_port="D5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="D5LUT.in" out_port="D5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->

                                    <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_0" output="D5LUT[0].in"/>

                                    <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_1" output="D5LUT[1].in"/>

                                    <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                                        <!--pack_pattern in_port="D5LUT[0].out" name="LUT5x2" out_port="DLUT.O5"/-->
                                    </direct>
                                    <mux input="D5LUT[0].out D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5x2" out_port="DLUT.O6"/-->
                                    </mux>
                                    <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="DLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F7AMUX.I0" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                            <delay_constant in_port="F7AMUX.I1" max="1.93e-10" out_port="F7AMUX.O" min="5.5000000000000004e-11"/>
                            <delay_constant in_port="F7AMUX.S" max="2.7600000000000003e-10" out_port="F7AMUX.O" min="8.500000000000002e-11"/>
                        </pb_type>
                        <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F7BMUX.I0" max="2.17e-10" out_port="F7BMUX.O" min="6.2e-11"/>
                            <delay_constant in_port="F7BMUX.I1" max="2.23e-10" out_port="F7BMUX.O" min="6.500000000000001e-11"/>
                            <delay_constant in_port="F7BMUX.S" max="2.96e-10" out_port="F7BMUX.O" min="9.3e-11"/>
                        </pb_type>
                        <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F8MUX.I0" max="1.04e-10" out_port="F8MUX.O" min="2.3e-11"/>
                            <delay_constant in_port="F8MUX.I1" max="9.400000000000001e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                            <delay_constant in_port="F8MUX.S" max="2.7300000000000004e-10" out_port="F8MUX.O" min="8.000000000000001e-11"/>
                        </pb_type>
                        <interconnect>
                            <!-- LUT input pins -->
                            <!-- F7AMUX inputs -->
                            <!-- F7BMUX inputs -->
                            <!-- F8MUX inputs -->
                            <direct input="COMMON_LUT_AND_F78MUX.A6-1" name="A1" output="ALUT.A6-1"/>

                            <direct input="COMMON_LUT_AND_F78MUX.B6-1" name="B1" output="BLUT.A6-1"/>

                            <direct input="COMMON_LUT_AND_F78MUX.C6-1" name="C1" output="CLUT.A6-1"/>

                            <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                            <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                            <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                            <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                            <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                            <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                            <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                            <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>

                            <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                            <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                            <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                            <direct input="COMMON_LUT_AND_F78MUX.D6-1" name="D1" output="DLUT.A6-1"/>

                            <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                                <!--pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                                <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/-->
                            </direct>
                            <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                                <!--pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                                <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                            <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                                <!--pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                                <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/-->
                            </direct>
                            <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                                <!--pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                                <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                            <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                                <!--pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/-->
                            </direct>
                            <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                                <!--pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
                        </interconnect>
                    </pb_type>
                    <pb_type name="COMMON_SLICE" num_pb="1">
                        <clock name="CLK" num_pins="1"/>
                        <input name="AMC31" num_pins="1"/>
                        <input name="AO5" num_pins="1"/>
                        <input name="AO6" num_pins="1"/>
                        <input name="AX" num_pins="1"/>
                        <input name="BO5" num_pins="1"/>
                        <input name="BO6" num_pins="1"/>
                        <input name="BX" num_pins="1"/>
                        <input name="CE" num_pins="1"/>
                        <input name="CIN" num_pins="1"/>
                        <input name="CO5" num_pins="1"/>
                        <input name="CO6" num_pins="1"/>
                        <input name="CX" num_pins="1"/>
                        <input name="DO5" num_pins="1"/>
                        <input name="DO6" num_pins="1"/>
                        <input name="DX" num_pins="1"/>
                        <input name="F7AMUX_O" num_pins="1"/>
                        <input name="F7BMUX_O" num_pins="1"/>
                        <input name="F8MUX_O" num_pins="1"/>
                        <input name="SR" num_pins="1"/>
                        <output name="A" num_pins="1"/>
                        <output name="AMUX" num_pins="1"/>
                        <output name="AQ" num_pins="1"/>
                        <output name="B" num_pins="1"/>
                        <output name="BMUX" num_pins="1"/>
                        <output name="BQ" num_pins="1"/>
                        <output name="C" num_pins="1"/>
                        <output name="CMUX" num_pins="1"/>
                        <output name="COUT" num_pins="1"/>
                        <output name="CQ" num_pins="1"/>
                        <output name="D" num_pins="1"/>
                        <output name="DMUX" num_pins="1"/>
                        <output name="DQ" num_pins="1"/>

                        <pb_type blif_model=".subckt CARRY4" name="CARRY4_VPR" num_pb="1">
                            <input name="CI" num_pins="1"/>
                            <input name="CYINIT" num_pins="1"/>
                            <input name="DI" num_pins="4"/>

                            <input name="S" num_pins="4"/>

                            <output name="CO_CHAIN" num_pins="1"/>
                            <output name="CO" num_pins="4"/>

                            <output name="O" num_pins="4"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="3.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.73e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.43e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.1500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.24e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.27e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.CI" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="7.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO[0]" min="1.6500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="8.500000000000002e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.43e-10" out_port="CARRY4_VPR.CO[0]" min="1.1500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.24e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.27e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO[0]" min="8.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.57e-10" out_port="CARRY4_VPR.CO[1]" min="4.5e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO[1]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO[2]" min="1.69e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.74e-10" out_port="CARRY4_VPR.CO[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO[2]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="2.89e-10" out_port="CARRY4_VPR.CO[2]" min="7.1e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[2]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.5300000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO[3]" min="3.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO[3]" min="1.73e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.CO[3]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[3]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.22e-10" out_port="CARRY4_VPR.O[0]" min="5.4e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O[0]" min="1.47e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.O[0]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.O[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O[1]" min="9.100000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O[1]" min="1.76e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.37e-10" out_port="CARRY4_VPR.O[1]" min="9.400000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O[1]" min="9.6e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="2.05e-10" out_port="CARRY4_VPR.O[1]" min="5.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>


                            <delay_constant in_port="CARRY4_VPR.CI" max="2.39e-10" out_port="CARRY4_VPR.O[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O[2]" min="1.6700000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.86e-10" out_port="CARRY4_VPR.O[2]" min="1.22e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.71e-10" out_port="CARRY4_VPR.O[2]" min="1.1000000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.230000000000001e-10" out_port="CARRY4_VPR.O[2]" min="1.3600000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.58e-10" out_port="CARRY4_VPR.O[2]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O[2]" min="5.7000000000000003e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="5.450000000000001e-10" out_port="CARRY4_VPR.O[3]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="5.32e-10" out_port="CARRY4_VPR.O[3]" min="1.31e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.72e-10" out_port="CARRY4_VPR.O[3]" min="9.800000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[3]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.82e-10" out_port="CARRY4_VPR.O[3]" min="1.56e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="6.18e-10" out_port="CARRY4_VPR.O[3]" min="1.63e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O[3]" min="5.4e-11"/>
                        </pb_type>

                        <pb_type name="SLICE_FF" num_pb="1">
                            <clock name="CK" num_pins="1"/>
                            <input name="CE" num_pins="8"/>
                            <input name="D" num_pins="4"/>
                            <input name="D5" num_pins="4"/>
                            <input name="SR" num_pins="8"/>
                            <output name="Q" num_pins="4"/>
                            <output name="Q5" num_pins="4"/>
                            <mode name="NO_FF">
                                <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                                    <input name="D" num_pins="1"/>
                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
                                </interconnect>
                            </mode>
                            <mode name="FDSE_or_FDRE">
                                <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDRE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>
                                <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDSE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDRE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>

                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                                    <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>

                            <mode name="FDPE_or_FDCE">
                                <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDPE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDCE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDPE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDCE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                                    <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                            <mode name="LDPE_or_LDCE">
                                <pb_type name="LDPE_or_LDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="LDPE">
                                        <pb_type blif_model=".subckt LDPE" name="LDPE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDPE.G" max="4.43e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                                            <delay_constant in_port="LDPE.GE" max="5.07e-10" out_port="LDPE.Q" min="1.3000000000000002e-10"/>
                                            <delay_constant in_port="LDPE.PRE" max="7.910000000000001e-10" out_port="LDPE.Q" min="1.6400000000000003e-10"/>
                                            <T_setup clock="G" port="LDPE.D" value="-5.600000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="2.64e-10" port="LDPE.D" min="7.3e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                                            <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="LDCE">
                                        <pb_type blif_model=".subckt LDCE" name="LDCE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDCE.CLR" max="7.910000000000001e-10" out_port="LDCE.Q" min="1.6400000000000003e-10"/>
                                            <delay_constant in_port="LDCE.G" max="4.43e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                                            <delay_constant in_port="LDCE.GE" max="5.07e-10" out_port="LDCE.Q" min="1.3000000000000002e-10"/>
                                            <T_setup clock="G" port="LDCE.D" value="-5.600000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="2.64e-10" port="LDCE.D" min="7.3e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                                            <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                                    <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                                    <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                        </pb_type>


                        <interconnect>
                            <!-- 5FF MUXs -->
                            <!-- [A-D]MUX -->
                            <!-- [A-D]FFMUX -->
                            <!-- [A-F]Q outputs -->
                            <!-- LUT O6 output -->
                            <!-- Carry -->
                            <!-- Carry initialization -->
                            <!-- Carry selects -->
                            <!-- Carry MUXCY.DI -->
                            <!-- Clock, Clock Enable and Reset -->
                            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CI">
                                <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="CARRY4_VPR.CI"/>
                            </direct>

                            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT"/>

                            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI[3]"/>
                            </mux>
                            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S[0]"/>
                            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S[1]"/>
                            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S[2]"/>
                            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S[3]"/>
                            <!--direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE"/-->

                            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">

                                <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="2.49e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
                            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
                                <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">

                                <delay_constant in_port="SLICE_FF.Q5[1]" max="1.72e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="2.05e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="1.79e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
                            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
                                <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">

                                <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="1.78e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                            </mux>
                            <direct input="CARRY4_VPR.CO_CHAIN" name="COUT" output="COMMON_SLICE.COUT">
                                <pack_pattern in_port="CARRY4_VPR.CO_CHAIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
                                <delay_constant in_port="CARRY4_VPR.CO_CHAIN" max="0.0" out_port="COMMON_SLICE.COUT"/>
                            </direct>
                            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
                            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
                                <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
                            </direct>
                            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">

                                <delay_constant in_port="SLICE_FF.Q5[3]" max="1.75e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="3.0500000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="1.8200000000000002e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="2.11e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="2.08e-10" out_port="COMMON_SLICE.DMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
                            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
                                <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
                            </direct>
                            <!--direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/-->
                            <direct input="COMMON_SLICE.CE" name="CE_OUT0" output="SLICE_FF.CE[0]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT1" output="SLICE_FF.CE[1]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT2" output="SLICE_FF.CE[2]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT3" output="SLICE_FF.CE[3]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT4" output="SLICE_FF.CE[4]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT5" output="SLICE_FF.CE[5]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT6" output="SLICE_FF.CE[6]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT7" output="SLICE_FF.CE[7]"/>

                            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
                            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.93e-10" out_port="SLICE_FF.D5[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="1.0600000000000001e-10" out_port="SLICE_FF.D5[3]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.05e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.4e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="7.600000000000001e-11" out_port="SLICE_FF.D[0]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.4e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="9.3e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="7.600000000000001e-11" out_port="SLICE_FF.D[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]"/>
                            </mux>
                            <!--direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
                            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR"/-->
                            <direct input="COMMON_SLICE.SR" name="SR_OUT0" output="SLICE_FF.SR[0]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT1" output="SLICE_FF.SR[1]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT2" output="SLICE_FF.SR[2]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT3" output="SLICE_FF.SR[3]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT4" output="SLICE_FF.SR[4]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT5" output="SLICE_FF.SR[5]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT6" output="SLICE_FF.SR[6]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT7" output="SLICE_FF.SR[7]"/>

                        </interconnect>
                    </pb_type>


                    <interconnect>
                        <!-- LUT input pins -->
                        <!-- COMMON_SLICE inputs -->
                        <!-- [A-F]Q outputs -->
                        <!-- A-D output -->
                        <!-- AMUX-DMUX output -->
                        <!-- Carry -->
                        <!-- Clock, Clock Enable and Reset -->
                        <direct input="SLICEL0.A6-1" name="A1" output="COMMON_LUT_AND_F78MUX.A6-1"/>

                        <direct input="SLICEL0.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
                        <direct input="SLICEL0.B6-1" name="B1" output="COMMON_LUT_AND_F78MUX.B6-1"/>

                        <direct input="SLICEL0.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
                        <direct input="SLICEL0.C6-1" name="C1" output="COMMON_LUT_AND_F78MUX.C6-1"/>

                        <direct input="SLICEL0.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
                        <direct input="SLICEL0.D6-1" name="D1" output="COMMON_LUT_AND_F78MUX.D6-1"/>

                        <!--direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/-->
                        <mux input="SLICEL0.AO COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/>


                        <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
                        <direct input="SLICEL0.AX" name="AX2" output="COMMON_SLICE.AX"/>
                        <!--direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/-->
                        <mux input="SLICEL0.BO COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/>

                        <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
                        <direct input="SLICEL0.BX" name="BX2" output="COMMON_SLICE.BX"/>
                        <direct input="SLICEL0.CE" name="CE" output="COMMON_SLICE.CE"/>

                        <direct input="SLICEL0.CIN" name="CIN" output="COMMON_SLICE.CIN">
                            <pack_pattern in_port="SLICEL0.CIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.CIN"/>
                        </direct>
                        <direct input="SLICEL0.CLK" name="CK" output="COMMON_SLICE.CLK"/>

                        <!--direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/-->
                        <mux input="SLICEL0.CO COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
                        <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
                        <direct input="SLICEL0.CX" name="CX2" output="COMMON_SLICE.CX"/>
                        <!--direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/-->
                        <mux input="SLICEL0.DO COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/>

                        <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
                        <direct input="SLICEL0.DX" name="DX2" output="COMMON_SLICE.DX"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
                        <direct input="SLICEL0.SR" name="SR" output="COMMON_SLICE.SR"/>
                        <direct input="COMMON_SLICE.AMUX" name="SLICEL_AMUX" output="SLICEL0.AMUX"/>
                        <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEL0.AQ"/>
                        <direct input="COMMON_SLICE.A" name="SLICEL_AOUT" output="SLICEL0.A"/>
                        <direct input="COMMON_SLICE.BMUX" name="SLICEL_BMUX" output="SLICEL0.BMUX"/>
                        <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEL0.BQ"/>
                        <direct input="COMMON_SLICE.B" name="SLICEL_BOUT" output="SLICEL0.B"/>
                        <direct input="COMMON_SLICE.CMUX" name="SLICEL_CMUX" output="SLICEL0.CMUX"/>
                        <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEL0.COUT">
                            <pack_pattern in_port="COMMON_SLICE.COUT" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="SLICEL0.COUT"/>
                        </direct>
                        <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEL0.CQ"/>
                        <direct input="COMMON_SLICE.C" name="SLICEL_COUT" output="SLICEL0.C"/>
                        <direct input="COMMON_SLICE.DMUX" name="SLICEL_DMUX" output="SLICEL0.DMUX"/>
                        <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEL0.DQ"/>
                        <direct input="COMMON_SLICE.D" name="SLICEL_DOUT" output="SLICEL0.D"/>
                    </interconnect>

                </pb_type>
                <interconnect>
                    <!-- Tile->Site -->
                    <!-- Site->Tile -->
                    <direct input="BLK-TL-SLICEL.AO" name="SLICEL0.AO_to_BLK-TL-SLICEL.AO" output="SLICEL0.AO"/>
                    <direct input="BLK-TL-SLICEL.BO" name="SLICEL0.BO_to_BLK-TL-SLICEL.BO" output="SLICEL0.BO"/>
                    <direct input="BLK-TL-SLICEL.CO" name="SLICEL0.CO_to_BLK-TL-SLICEL.CO" output="SLICEL0.CO"/>
                    <direct input="BLK-TL-SLICEL.DO" name="SLICEL0.DO_to_BLK-TL-SLICEL.DO" output="SLICEL0.DO"/>

                    <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
                    <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
                    <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
                    <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
                    <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
                    <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
                    <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
                    <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT">
                        <pack_pattern in_port="SLICEL0.COUT" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="BLK-TL-SLICEL.COUT"/>
                    </direct>
                    <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
                    <direct input="SLICEL0.C" name="SLICEL0.C_to_BLK-TL-SLICEL.C" output="BLK-TL-SLICEL.C"/>
                    <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
                    <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
                    <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
                    <direct input="BLK-TL-SLICEL.A6-1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A6-1"/>

                    <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
                    <direct input="BLK-TL-SLICEL.B6-1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B6-1"/>

                    <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
                    <direct input="BLK-TL-SLICEL.C6-1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C6-1"/>

                    <direct input="BLK-TL-SLICEL.CE" name="BLK-TL-SLICEL.CE_to_SLICEL0.CE" output="SLICEL0.CE"/>
                    <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN">
                        <pack_pattern in_port="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="SLICEL0.CIN"/>
                    </direct>
                    <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
                    <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
                    <direct input="BLK-TL-SLICEL.D6-1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D6-1"/>

                    <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
                    <direct input="BLK-TL-SLICEL.SR" name="BLK-TL-SLICEL.SR_to_SLICEL0.SR" output="SLICEL0.SR"/>
                </interconnect>

            </pb_type>

            <interconnect>
                <!-- Tile->Site -->
                <!-- Site->Tile -->
                <direct input="BLK-TL-CLBL.AO0" name="BLK-TL-SLICEL[0].AO_to_BLK-TL-CLBL.AO0" output="BLK-TL-SLICEL[0].AO"/>
                <direct input="BLK-TL-CLBL.BO0" name="BLK-TL-SLICEL[0].BO_to_BLK-TL-CLBL.BO0" output="BLK-TL-SLICEL[0].BO"/>
                <direct input="BLK-TL-CLBL.CO0" name="BLK-TL-SLICEL[0].CO_to_BLK-TL-CLBL.CO0" output="BLK-TL-SLICEL[0].CO"/>
                <direct input="BLK-TL-CLBL.DO0" name="BLK-TL-SLICEL[0].DO_to_BLK-TL-CLBL.DO0" output="BLK-TL-SLICEL[0].DO"/>

                <direct input="BLK-TL-SLICEL[0].AMUX" name="BLK-TL-SLICEL[0].AMUX_to_BLK-TL-CLBL.AMUX0" output="BLK-TL-CLBL.AMUX0"/>
                <direct input="BLK-TL-SLICEL[0].AQ" name="BLK-TL-SLICEL[0].AQ_to_BLK-TL-CLBL.AQ0" output="BLK-TL-CLBL.AQ0"/>
                <direct input="BLK-TL-SLICEL[0].A" name="BLK-TL-SLICEL[0].A_to_BLK-TL-CLBL.A0" output="BLK-TL-CLBL.A0"/>
                <direct input="BLK-TL-SLICEL[0].BMUX" name="BLK-TL-SLICEL[0].BMUX_to_BLK-TL-CLBL.BMUX0" output="BLK-TL-CLBL.BMUX0"/>
                <direct input="BLK-TL-SLICEL[0].BQ" name="BLK-TL-SLICEL[0].BQ_to_BLK-TL-CLBL.BQ0" output="BLK-TL-CLBL.BQ0"/>
                <direct input="BLK-TL-SLICEL[0].B" name="BLK-TL-SLICEL[0].B_to_BLK-TL-CLBL.B0" output="BLK-TL-CLBL.B0"/>
                <direct input="BLK-TL-SLICEL[0].CMUX" name="BLK-TL-SLICEL[0].CMUX_to_BLK-TL-CLBL.CMUX0" output="BLK-TL-CLBL.CMUX0"/>
                <direct input="BLK-TL-SLICEL[0].COUT" name="BLK-TL-SLICEL[0].COUT_to_BLK-TL-CLBL.COUT0" output="BLK-TL-CLBL.COUT0">
                    <pack_pattern in_port="BLK-TL-SLICEL[0].COUT" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="BLK-TL-CLBL.COUT0"/>
                </direct>
                <direct input="BLK-TL-SLICEL[0].CQ" name="BLK-TL-SLICEL[0].CQ_to_BLK-TL-CLBL.CQ0" output="BLK-TL-CLBL.CQ0"/>
                <direct input="BLK-TL-SLICEL[0].C" name="BLK-TL-SLICEL[0].C_to_BLK-TL-CLBL.C0" output="BLK-TL-CLBL.C0"/>
                <direct input="BLK-TL-SLICEL[0].DMUX" name="BLK-TL-SLICEL[0].DMUX_to_BLK-TL-CLBL.DMUX0" output="BLK-TL-CLBL.DMUX0"/>
                <direct input="BLK-TL-SLICEL[0].DQ" name="BLK-TL-SLICEL[0].DQ_to_BLK-TL-CLBL.DQ0" output="BLK-TL-CLBL.DQ0"/>
                <direct input="BLK-TL-SLICEL[0].D" name="BLK-TL-SLICEL[0].D_to_BLK-TL-CLBL.D0" output="BLK-TL-CLBL.D0"/>
                <direct input="BLK-TL-CLBL.A6-10" name="BLK-TL-CLBL.A1_to_BLK-TL-SLICEL[0].A10" output="BLK-TL-SLICEL[0].A6-1"/>

                <direct input="BLK-TL-CLBL.AX0" name="BLK-TL-CLBL.AX_to_BLK-TL-SLICEL[0].AX0" output="BLK-TL-SLICEL[0].AX"/>
                <direct input="BLK-TL-CLBL.B6-10" name="BLK-TL-CLBL.B1_to_BLK-TL-SLICEL[0].B10" output="BLK-TL-SLICEL[0].B6-1"/>

                <direct input="BLK-TL-CLBL.BX0" name="BLK-TL-CLBL.BX_to_BLK-TL-SLICEL[0].BX0" output="BLK-TL-SLICEL[0].BX"/>
                <direct input="BLK-TL-CLBL.C6-10" name="BLK-TL-CLBL.C1_to_BLK-TL-SLICEL[0].C10" output="BLK-TL-SLICEL[0].C6-1"/>

                <direct input="BLK-TL-CLBL.CE0" name="BLK-TL-CLBL.CE_to_BLK-TL-SLICEL[0].CE0" output="BLK-TL-SLICEL[0].CE"/>
                <direct input="BLK-TL-CLBL.CIN0" name="BLK-TL-CLBL.CIN_to_BLK-TL-SLICEL[0].CIN0" output="BLK-TL-SLICEL[0].CIN">
                    <pack_pattern in_port="BLK-TL-CLBL.CIN0" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="BLK-TL-SLICEL[0].CIN"/>
                </direct>
                <direct input="BLK-TL-CLBL.CLK0" name="BLK-TL-CLBL.CLK_to_BLK-TL-SLICEL[0].CLK0" output="BLK-TL-SLICEL[0].CLK"/>
                <direct input="BLK-TL-CLBL.CX0" name="BLK-TL-CLBL.CX_to_BLK-TL-SLICEL[0].CX0" output="BLK-TL-SLICEL[0].CX"/>
                <direct input="BLK-TL-CLBL.D6-10" name="BLK-TL-CLBL.D1_to_BLK-TL-SLICEL[0].D10" output="BLK-TL-SLICEL[0].D6-1"/>

                <direct input="BLK-TL-CLBL.DX0" name="BLK-TL-CLBL.DX_to_BLK-TL-SLICEL[0].DX0" output="BLK-TL-SLICEL[0].DX"/>
                <direct input="BLK-TL-CLBL.SR0" name="BLK-TL-CLBL.SR_to_BLK-TL-SLICEL[0].SR0" output="BLK-TL-SLICEL[0].SR"/>


                <direct input="BLK-TL-CLBL.AO1" name="BLK-TL-SLICEL[1].AO_to_BLK-TL-CLBL.AO1" output="BLK-TL-SLICEL[1].AO"/>
                <direct input="BLK-TL-CLBL.BO1" name="BLK-TL-SLICEL[1].BO_to_BLK-TL-CLBL.BO1" output="BLK-TL-SLICEL[1].BO"/>
                <direct input="BLK-TL-CLBL.CO1" name="BLK-TL-SLICEL[1].CO_to_BLK-TL-CLBL.CO1" output="BLK-TL-SLICEL[1].CO"/>
                <direct input="BLK-TL-CLBL.DO1" name="BLK-TL-SLICEL[1].DO_to_BLK-TL-CLBL.DO1" output="BLK-TL-SLICEL[1].DO"/>

                <direct input="BLK-TL-SLICEL[1].AMUX" name="BLK-TL-SLICEL[1].AMUX_to_BLK-TL-CLBL.AMUX1" output="BLK-TL-CLBL.AMUX1"/>
                <direct input="BLK-TL-SLICEL[1].AQ" name="BLK-TL-SLICEL[1].AQ_to_BLK-TL-CLBL.AQ1" output="BLK-TL-CLBL.AQ1"/>
                <direct input="BLK-TL-SLICEL[1].A" name="BLK-TL-SLICEL[1].A_to_BLK-TL-CLBL.A1" output="BLK-TL-CLBL.A1"/>
                <direct input="BLK-TL-SLICEL[1].BMUX" name="BLK-TL-SLICEL[1].BMUX_to_BLK-TL-CLBL.BMUX1" output="BLK-TL-CLBL.BMUX1"/>
                <direct input="BLK-TL-SLICEL[1].BQ" name="BLK-TL-SLICEL[1].BQ_to_BLK-TL-CLBL.BQ1" output="BLK-TL-CLBL.BQ1"/>
                <direct input="BLK-TL-SLICEL[1].B" name="BLK-TL-SLICEL[1].B_to_BLK-TL-CLBL.B1" output="BLK-TL-CLBL.B1"/>
                <direct input="BLK-TL-SLICEL[1].CMUX" name="BLK-TL-SLICEL[1].CMUX_to_BLK-TL-CLBL.CMUX1" output="BLK-TL-CLBL.CMUX1"/>
                <direct input="BLK-TL-SLICEL[1].COUT" name="BLK-TL-SLICEL[1].COUT_to_BLK-TL-CLBL.COUT1" output="BLK-TL-CLBL.COUT1">
                    <pack_pattern in_port="BLK-TL-SLICEL[1].COUT" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="BLK-TL-CLBL.COUT1"/>
                </direct>
                <direct input="BLK-TL-SLICEL[1].CQ" name="BLK-TL-SLICEL[1].CQ_to_BLK-TL-CLBL.CQ1" output="BLK-TL-CLBL.CQ1"/>
                <direct input="BLK-TL-SLICEL[1].C" name="BLK-TL-SLICEL[1].C_to_BLK-TL-CLBL.C1" output="BLK-TL-CLBL.C1"/>
                <direct input="BLK-TL-SLICEL[1].DMUX" name="BLK-TL-SLICEL[1].DMUX_to_BLK-TL-CLBL.DMUX1" output="BLK-TL-CLBL.DMUX1"/>
                <direct input="BLK-TL-SLICEL[1].DQ" name="BLK-TL-SLICEL[1].DQ_to_BLK-TL-CLBL.DQ1" output="BLK-TL-CLBL.DQ1"/>
                <direct input="BLK-TL-SLICEL[1].D" name="BLK-TL-SLICEL[1].D_to_BLK-TL-CLBL.D1" output="BLK-TL-CLBL.D1"/>
                <direct input="BLK-TL-CLBL.A6-11" name="BLK-TL-CLBL.A1_to_BLK-TL-SLICEL[1].A11" output="BLK-TL-SLICEL[1].A6-1"/>

                <direct input="BLK-TL-CLBL.AX1" name="BLK-TL-CLBL.AX_to_BLK-TL-SLICEL[1].AX1" output="BLK-TL-SLICEL[1].AX"/>
                <direct input="BLK-TL-CLBL.B6-11" name="BLK-TL-CLBL.B1_to_BLK-TL-SLICEL[1].B11" output="BLK-TL-SLICEL[1].B6-1"/>

                <direct input="BLK-TL-CLBL.BX1" name="BLK-TL-CLBL.BX_to_BLK-TL-SLICEL[1].BX1" output="BLK-TL-SLICEL[1].BX"/>
                <direct input="BLK-TL-CLBL.C6-11" name="BLK-TL-CLBL.C1_to_BLK-TL-SLICEL[1].C11" output="BLK-TL-SLICEL[1].C6-1"/>

                <direct input="BLK-TL-CLBL.CE1" name="BLK-TL-CLBL.CE_to_BLK-TL-SLICEL[1].CE1" output="BLK-TL-SLICEL[1].CE"/>
                <direct input="BLK-TL-CLBL.CIN1" name="BLK-TL-CLBL.CIN_to_BLK-TL-SLICEL[1].CIN1" output="BLK-TL-SLICEL[1].CIN">
                    <pack_pattern in_port="BLK-TL-CLBL.CIN1" name="BLK-TL-SLICEL.SLICEL0.CARRYCHAIN" out_port="BLK-TL-SLICEL[1].CIN"/>
                </direct>
                <direct input="BLK-TL-CLBL.CLK1" name="BLK-TL-CLBL.CLK_to_BLK-TL-SLICEL[1].CLK1" output="BLK-TL-SLICEL[1].CLK"/>
                <direct input="BLK-TL-CLBL.CX1" name="BLK-TL-CLBL.CX_to_BLK-TL-SLICEL[1].CX1" output="BLK-TL-SLICEL[1].CX"/>
                <direct input="BLK-TL-CLBL.D6-11" name="BLK-TL-CLBL.D1_to_BLK-TL-SLICEL[1].D11" output="BLK-TL-SLICEL[1].D6-1"/>

                <direct input="BLK-TL-CLBL.DX1" name="BLK-TL-CLBL.DX_to_BLK-TL-SLICEL[1].DX1" output="BLK-TL-SLICEL[1].DX"/>
                <direct input="BLK-TL-CLBL.SR1" name="BLK-TL-CLBL.SR_to_BLK-TL-SLICEL[1].SR1" output="BLK-TL-SLICEL[1].SR"/>

            </interconnect>

            <fc in_type="frac" in_val="0.5" out_type="frac" out_val="0.5">
            <fc_override fc_type="frac" fc_val="0.0" port_name="COUT0"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="CIN0"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="COUT1"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="CIN1"/>            
             </fc>


            <pinlocations pattern="spread"/>

        </pb_type>

        <pb_type name="BLK-TL-CLBM">
            <clock name="CLK0" num_pins="1" equivalent="none"/>
            <input name="A6-10" num_pins="6" equivalent="full"/>
            <input name="AX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="AO0" num_pins="1" equivalent="none"/>

            <input name="B6-10" num_pins="6" equivalent="full"/>
            <input name="BX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="BO0" num_pins="1" equivalent="none"/>

            <input name="C6-10" num_pins="6" equivalent="full"/>

            <input name="CE0" num_pins="1" equivalent="none"/>
            <input name="CIN0" num_pins="1" equivalent="none"/>

            <input name="CX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="CO0" num_pins="1" equivalent="none"/>

            <input name="D6-10" num_pins="6" equivalent="full"/>
            <input name="DX0" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="DO0" num_pins="1" equivalent="none"/>

            <input name="SR0" num_pins="1" equivalent="none"/>
            <!-- Sub Tile Outputs -->
            <output name="A0" num_pins="1" equivalent="none"/>
            <output name="AMUX0" num_pins="1" equivalent="none"/>
            <output name="AQ0" num_pins="1" equivalent="none"/>
            <output name="B0" num_pins="1" equivalent="none"/>
            <output name="BMUX0" num_pins="1" equivalent="none"/>
            <output name="BQ0" num_pins="1" equivalent="none"/>
            <output name="C0" num_pins="1" equivalent="none"/>
            <output name="CMUX0" num_pins="1" equivalent="none"/>
            <output name="COUT0" num_pins="1" equivalent="none"/>
            <output name="CQ0" num_pins="1" equivalent="none"/>
            <output name="D0" num_pins="1" equivalent="none"/>
            <output name="DMUX0" num_pins="1" equivalent="none"/>
            <output name="DQ0" num_pins="1" equivalent="none"/>

            <clock name="CLK1" num_pins="1" equivalent="none"/>
            <input name="A6-11" num_pins="6" equivalent="full"/>

            <input name="AX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="AO1" num_pins="1" equivalent="none"/>

            <input name="B6-11" num_pins="6" equivalent="full"/>
            <input name="BX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="BO1" num_pins="1" equivalent="none"/>

            <input name="C6-11" num_pins="6" equivalent="full"/>

            <input name="CE1" num_pins="1" equivalent="none"/>
            <input name="CIN1" num_pins="1" equivalent="none"/>

            <input name="CX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="CO1" num_pins="1" equivalent="none"/>

            <input name="D6-11" num_pins="6" equivalent="full"/>
            <input name="DX1" num_pins="1" equivalent="none"/>
            <!--MODIFY-->
            <input name="DO1" num_pins="1" equivalent="none"/>

            <input name="SR1" num_pins="1" equivalent="none"/>
            <!-- Sub Tile Outputs -->
            <output name="A1" num_pins="1" equivalent="none"/>
            <output name="AMUX1" num_pins="1" equivalent="none"/>
            <output name="AQ1" num_pins="1" equivalent="none"/>
            <output name="B1" num_pins="1" equivalent="none"/>
            <output name="BMUX1" num_pins="1" equivalent="none"/>
            <output name="BQ1" num_pins="1" equivalent="none"/>
            <output name="C1" num_pins="1" equivalent="none"/>
            <output name="CMUX1" num_pins="1" equivalent="none"/>
            <output name="COUT1" num_pins="1" equivalent="none"/>
            <output name="CQ1" num_pins="1" equivalent="none"/>
            <output name="D1" num_pins="1" equivalent="none"/>
            <output name="DMUX1" num_pins="1" equivalent="none"/>
            <output name="DQ1" num_pins="1" equivalent="none"/>

            <input name="AI1" num_pins="1" equivalent="full"/>
            <input name="BI1" num_pins="1" equivalent="full"/>
            <input name="CI1" num_pins="1" equivalent="full"/>
            <input name="WE" num_pins="1" equivalent="full"/>

            <pb_type name="BLK-TL-SLICEL" num_pb="1">
                <clock name="CLK" num_pins="1"/>
                <input name="A6-1" num_pins="6"/>
                <input name="AX" num_pins="1"/>
                <!--MODIFY-->
                <input name="AO" num_pins="1"/>

                <input name="B6-1" num_pins="6"/>
                <input name="BX" num_pins="1"/>
                <!--MODIFY-->
                <input name="BO" num_pins="1"/>

                <input name="C6-1" num_pins="6"/>

                <input name="CE" num_pins="1" />
                <input name="CIN" num_pins="1"/>

                <input name="CX" num_pins="1" />
                <!--MODIFY-->
                <input name="CO" num_pins="1" />

                <input name="D6-1" num_pins="6" />
                <input name="DX" num_pins="1"/>
                <!--MODIFY-->
                <input name="DO" num_pins="1"/>

                <input name="SR" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="A" num_pins="1"/>
                <output name="AMUX" num_pins="1"/>
                <output name="AQ" num_pins="1"/>
                <output name="B" num_pins="1"/>
                <output name="BMUX" num_pins="1"/>
                <output name="BQ" num_pins="1"/>
                <output name="C" num_pins="1"/>
                <output name="CMUX" num_pins="1"/>
                <output name="COUT" num_pins="1"/>
                <output name="CQ" num_pins="1"/>
                <output name="D" num_pins="1"/>
                <output name="DMUX" num_pins="1"/>
                <output name="DQ" num_pins="1"/>

                <pb_type name="SLICEL0" num_pb="1">
                    <clock name="CLK" num_pins="1"/>
                    <input name="A6-1" num_pins="6"/>

                    <input name="AX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="AO" num_pins="1"/>

                    <input name="B6-1" num_pins="6"/>

                    <input name="BX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="BO" num_pins="1"/>

                    <input name="C6-1" num_pins="6"/>

                    <input name="CE" num_pins="1"/>
                    <input name="CIN" num_pins="1"/>
                    <input name="CX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="CO" num_pins="1"/>

                    <input name="D6-1" num_pins="6"/>

                    <input name="DX" num_pins="1"/>
                    <!--MODIFY-->
                    <input name="DO" num_pins="1"/>

                    <input name="SR" num_pins="1"/>

                    <output name="A" num_pins="1"/>
                    <output name="AMUX" num_pins="1"/>
                    <output name="AQ" num_pins="1"/>
                    <output name="B" num_pins="1"/>
                    <output name="BMUX" num_pins="1"/>
                    <output name="BQ" num_pins="1"/>
                    <output name="C" num_pins="1"/>
                    <output name="CMUX" num_pins="1"/>
                    <output name="COUT" num_pins="1"/>
                    <output name="CQ" num_pins="1"/>
                    <output name="D" num_pins="1"/>
                    <output name="DMUX" num_pins="1"/>
                    <output name="DQ" num_pins="1"/>

                    <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
                        <input name="A6-1" num_pins="6"/>
                        <input name="AX" num_pins="1"/>
                        <input name="B6-1" num_pins="6"/>
                        <input name="BX" num_pins="1"/>
                        <input name="C6-1" num_pins="6"/>
                        <input name="CX" num_pins="1"/>
                        <input name="D6-1" num_pins="6"/>

                        <output name="AO5" num_pins="1"/>
                        <output name="AO6" num_pins="1"/>

                        <output name="BO5" num_pins="1"/>
                        <output name="BO6" num_pins="1"/>

                        <output name="CO5" num_pins="1"/>
                        <output name="CO6" num_pins="1"/>

                        <output name="DO5" num_pins="1"/>
                        <output name="DO6" num_pins="1"/>

                        <output name="F7AMUX_O" num_pins="1"/>
                        <output name="F7BMUX_O" num_pins="1"/>
                        <output name="F8MUX_O" num_pins="1"/>

                        <pb_type name="ALUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>

                            <mode name="ALUT-LUT6">
                                <pb_type blif_model=".names" name="A6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="A6LUT.in" out_port="A6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="ALUT.A6-1" name="ALUT_A" output="A6LUT.in"/>
                                    <direct input="A6LUT.out" name="OUT" output="ALUT.O6">
                                        <!--pack_pattern in_port="A6LUT.out" name="LUT6" out_port="ALUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="ALUT-LUT5_MUX">
                                <pb_type blif_model=".names" name="A5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="A5LUT.in" out_port="A5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="A5LUT.in" out_port="A5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>
                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_0" output="A5LUT[0].in"/>

                                    <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_1" output="A5LUT[1].in"/>

                                    <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                                        <!--pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/-->
                                    </direct>
                                    <mux input="A5LUT[0].out A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/-->
                                    </mux>
                                    <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="ALUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="BLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>


                            <mode name="BLUT-LUT6">
                                <pb_type blif_model=".names" name="B6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="B6LUT.in" out_port="B6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="BLUT.A6-1" name="BLUT_A" output="B6LUT.in"/>
                                    <direct input="B6LUT.out" name="OUT" output="BLUT.O6">
                                        <!--pack_pattern in_port="B6LUT.out" name="LUT6" out_port="BLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="BLUT-LUT5_MUX">
                                <pb_type blif_model=".names" name="B5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="B5LUT.in" out_port="B5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="B5LUT.in" out_port="B5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>

                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_0" output="B5LUT[0].in"/>

                                    <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_1" output="B5LUT[1].in"/>

                                    <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                                        <!--pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/-->
                                    </direct>
                                    <mux input="B5LUT[0].out B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/-->
                                    </mux>
                                    <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="BLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="CLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>

                            <mode name="CLUT-LUT6">
                                <pb_type blif_model=".names" name="C6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="C6LUT.in" out_port="C6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="CLUT.A6-1" name="CLUT_A" output="C6LUT.in"/>
                                    <direct input="C6LUT.out" name="OUT" output="CLUT.O6">
                                        <!--pack_pattern in_port="C6LUT.out" name="LUT6" out_port="CLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="CLUT-LUT5_MUX">

                                <pb_type blif_model=".names" name="C5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="C5LUT.in" out_port="C5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="C5LUT.in" out_port="C5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->

                                    <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_0" output="C5LUT[0].in"/>

                                    <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_1" output="C5LUT[1].in"/>

                                    <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                                        <!--pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/-->
                                    </direct>
                                    <mux input="C5LUT[0].out C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/-->
                                    </mux>
                                    <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="CLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type name="DLUT" num_pb="1">
                            <input name="A6-1" num_pins="6"/>

                            <output name="O5" num_pins="1"/>
                            <output name="O6" num_pins="1"/>
                            <mode name="DLUT-LUT6">
                                <pb_type blif_model=".names" name="D6LUT" num_pb="1" class="lut">
                                    <input name="in" num_pins="6" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="D6LUT.in" out_port="D6LUT.out">
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                        0.068e-9
                                    </delay_matrix>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->
                                    <direct input="DLUT.A6-1" name="DLUT_A" output="D6LUT.in"/>
                                    <direct input="D6LUT.out" name="OUT" output="DLUT.O6">
                                        <!--pack_pattern in_port="D6LUT.out" name="LUT6" out_port="DLUT.O6"/-->
                                    </direct>
                                </interconnect>
                            </mode>

                            <mode name="DLUT-LUT5_MUX">

                                <pb_type blif_model=".names" name="D5LUT" num_pb="2" class="lut">
                                    <input name="in" num_pins="5" port_class="lut_in"/>
                                    <output name="out" num_pins="1" port_class="lut_out"/>
                                    <delay_matrix type="max" in_port="D5LUT.in" out_port="D5LUT.out">
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                        235e-12
                                    </delay_matrix>
                                    <delay_matrix type="min" in_port="D5LUT.in" out_port="D5LUT.out">
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                        174e-12
                                    </delay_matrix>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                </pb_type>

                                <interconnect>
                                    <!-- LUT5 (upper) -> O6 -->
                                    <!-- LUT5 (lower) -> O5 -->
                                    <!-- MUX used for LUT6 -->
                                    <!-- LUT outputs -->

                                    <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_0" output="D5LUT[0].in"/>

                                    <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_1" output="D5LUT[1].in"/>

                                    <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                                        <!--pack_pattern in_port="D5LUT[0].out" name="LUT5x2" out_port="DLUT.O5"/-->
                                    </direct>
                                    <mux input="D5LUT[0].out D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                                        <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5x2" out_port="DLUT.O6"/-->
                                    </mux>
                                    <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                        <!--pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                        <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                    </direct>
                                    <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                        <!--pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                        <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                    </direct>
                                    <direct input="DLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                </interconnect>
                            </mode>

                        </pb_type>

                        <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F7AMUX.I0" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                            <delay_constant in_port="F7AMUX.I1" max="1.93e-10" out_port="F7AMUX.O" min="5.5000000000000004e-11"/>
                            <delay_constant in_port="F7AMUX.S" max="2.7600000000000003e-10" out_port="F7AMUX.O" min="8.500000000000002e-11"/>
                        </pb_type>
                        <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F7BMUX.I0" max="2.17e-10" out_port="F7BMUX.O" min="6.2e-11"/>
                            <delay_constant in_port="F7BMUX.I1" max="2.23e-10" out_port="F7BMUX.O" min="6.500000000000001e-11"/>
                            <delay_constant in_port="F7BMUX.S" max="2.96e-10" out_port="F7BMUX.O" min="9.3e-11"/>
                        </pb_type>
                        <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                            <input name="I0" num_pins="1"/>
                            <input name="I1" num_pins="1"/>
                            <input name="S" num_pins="1"/>
                            <output name="O" num_pins="1"/>
                            <delay_constant in_port="F8MUX.I0" max="1.04e-10" out_port="F8MUX.O" min="2.3e-11"/>
                            <delay_constant in_port="F8MUX.I1" max="9.400000000000001e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                            <delay_constant in_port="F8MUX.S" max="2.7300000000000004e-10" out_port="F8MUX.O" min="8.000000000000001e-11"/>
                        </pb_type>
                        <interconnect>
                            <!-- LUT input pins -->
                            <!-- F7AMUX inputs -->
                            <!-- F7BMUX inputs -->
                            <!-- F8MUX inputs -->
                            <direct input="COMMON_LUT_AND_F78MUX.A6-1" name="A1" output="ALUT.A6-1"/>

                            <direct input="COMMON_LUT_AND_F78MUX.B6-1" name="B1" output="BLUT.A6-1"/>

                            <direct input="COMMON_LUT_AND_F78MUX.C6-1" name="C1" output="CLUT.A6-1"/>

                            <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                            <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                            <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                            <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                            <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                            <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                            <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                            <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>

                            <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                            <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                            <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                            <direct input="COMMON_LUT_AND_F78MUX.D6-1" name="D1" output="DLUT.A6-1"/>

                            <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                                <!--pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                                <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/-->
                            </direct>
                            <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                                <!--pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                                <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                            <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                                <!--pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                                <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/-->
                            </direct>
                            <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                                <!--pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                                <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                            <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                                <!--pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/-->
                            </direct>
                            <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                                <!--pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/-->
                            </direct>
                            <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
                        </interconnect>
                    </pb_type>
                    <pb_type name="COMMON_SLICE" num_pb="1">
                        <clock name="CLK" num_pins="1"/>
                        <input name="AMC31" num_pins="1"/>
                        <input name="AO5" num_pins="1"/>
                        <input name="AO6" num_pins="1"/>
                        <input name="AX" num_pins="1"/>
                        <input name="BO5" num_pins="1"/>
                        <input name="BO6" num_pins="1"/>
                        <input name="BX" num_pins="1"/>
                        <input name="CE" num_pins="1"/>
                        <input name="CIN" num_pins="1"/>
                        <input name="CO5" num_pins="1"/>
                        <input name="CO6" num_pins="1"/>
                        <input name="CX" num_pins="1"/>
                        <input name="DO5" num_pins="1"/>
                        <input name="DO6" num_pins="1"/>
                        <input name="DX" num_pins="1"/>
                        <input name="F7AMUX_O" num_pins="1"/>
                        <input name="F7BMUX_O" num_pins="1"/>
                        <input name="F8MUX_O" num_pins="1"/>
                        <input name="SR" num_pins="1"/>
                        <output name="A" num_pins="1"/>
                        <output name="AMUX" num_pins="1"/>
                        <output name="AQ" num_pins="1"/>
                        <output name="B" num_pins="1"/>
                        <output name="BMUX" num_pins="1"/>
                        <output name="BQ" num_pins="1"/>
                        <output name="C" num_pins="1"/>
                        <output name="CMUX" num_pins="1"/>
                        <output name="COUT" num_pins="1"/>
                        <output name="CQ" num_pins="1"/>
                        <output name="D" num_pins="1"/>
                        <output name="DMUX" num_pins="1"/>
                        <output name="DQ" num_pins="1"/>

                        <pb_type blif_model=".subckt CARRY4" name="CARRY4_VPR" num_pb="1">
                            <input name="CI" num_pins="1"/>
                            <input name="CYINIT" num_pins="1"/>
                            <input name="DI" num_pins="4"/>

                            <input name="S" num_pins="4"/>

                            <output name="CO_CHAIN" num_pins="1"/>
                            <output name="CO" num_pins="4"/>

                            <output name="O" num_pins="4"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="3.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.73e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.43e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.1500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.24e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.27e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.CI" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="7.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO[0]" min="1.6500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="8.500000000000002e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.43e-10" out_port="CARRY4_VPR.CO[0]" min="1.1500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.24e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.27e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO[0]" min="8.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.57e-10" out_port="CARRY4_VPR.CO[1]" min="4.5e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO[1]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO[2]" min="1.69e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.74e-10" out_port="CARRY4_VPR.CO[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO[2]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="2.89e-10" out_port="CARRY4_VPR.CO[2]" min="7.1e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[2]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.5300000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO[3]" min="3.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO[3]" min="1.73e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.CO[3]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[3]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.22e-10" out_port="CARRY4_VPR.O[0]" min="5.4e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O[0]" min="1.47e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.O[0]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.O[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O[1]" min="9.100000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O[1]" min="1.76e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.37e-10" out_port="CARRY4_VPR.O[1]" min="9.400000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O[1]" min="9.6e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="2.05e-10" out_port="CARRY4_VPR.O[1]" min="5.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>


                            <delay_constant in_port="CARRY4_VPR.CI" max="2.39e-10" out_port="CARRY4_VPR.O[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O[2]" min="1.6700000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.86e-10" out_port="CARRY4_VPR.O[2]" min="1.22e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.71e-10" out_port="CARRY4_VPR.O[2]" min="1.1000000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.230000000000001e-10" out_port="CARRY4_VPR.O[2]" min="1.3600000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.58e-10" out_port="CARRY4_VPR.O[2]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O[2]" min="5.7000000000000003e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="5.450000000000001e-10" out_port="CARRY4_VPR.O[3]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="5.32e-10" out_port="CARRY4_VPR.O[3]" min="1.31e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.72e-10" out_port="CARRY4_VPR.O[3]" min="9.800000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[3]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.82e-10" out_port="CARRY4_VPR.O[3]" min="1.56e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="6.18e-10" out_port="CARRY4_VPR.O[3]" min="1.63e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O[3]" min="5.4e-11"/>
                        </pb_type>

                        <pb_type name="SLICE_FF" num_pb="1">
                            <clock name="CK" num_pins="1"/>
                            <input name="CE" num_pins="8"/>
                            <input name="D" num_pins="4"/>
                            <input name="D5" num_pins="4"/>
                            <input name="SR" num_pins="8"/>
                            <output name="Q" num_pins="4"/>
                            <output name="Q5" num_pins="4"/>
                            <mode name="NO_FF">
                                <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                                    <input name="D" num_pins="1"/>
                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
                                </interconnect>
                            </mode>
                            <mode name="FDSE_or_FDRE">
                                <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDRE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>
                                <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDSE.S" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDSE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDRE.R" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDRE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>

                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                                    <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>

                            <mode name="FDPE_or_FDCE">
                                <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDPE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-4.6e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="1.81e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.03e-10" port="FDCE.Q" min="9.900000000000001e-11"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.58e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDPE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-4.5e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="4.0400000000000005e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-1.1e-11"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-3.0500000000000003e-10"/>
                                            <T_clock_to_Q clock="C" max="3.4000000000000007e-10" port="FDCE.Q" min="1.1200000000000001e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                                    <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                            <mode name="LDPE_or_LDCE">
                                <pb_type name="LDPE_or_LDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="LDPE">
                                        <pb_type blif_model=".subckt LDPE" name="LDPE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDPE.G" max="4.43e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                                            <delay_constant in_port="LDPE.GE" max="5.07e-10" out_port="LDPE.Q" min="1.3000000000000002e-10"/>
                                            <delay_constant in_port="LDPE.PRE" max="7.910000000000001e-10" out_port="LDPE.Q" min="1.6400000000000003e-10"/>
                                            <T_setup clock="G" port="LDPE.D" value="-5.600000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="2.64e-10" port="LDPE.D" min="7.3e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                                            <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="LDCE">
                                        <pb_type blif_model=".subckt LDCE" name="LDCE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDCE.CLR" max="7.910000000000001e-10" out_port="LDCE.Q" min="1.6400000000000003e-10"/>
                                            <delay_constant in_port="LDCE.G" max="4.43e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                                            <delay_constant in_port="LDCE.GE" max="5.07e-10" out_port="LDCE.Q" min="1.3000000000000002e-10"/>
                                            <T_setup clock="G" port="LDCE.D" value="-5.600000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="2.64e-10" port="LDCE.D" min="7.3e-11"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                                            <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                                    <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                                    <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                        </pb_type>


                        <interconnect>
                            <!-- 5FF MUXs -->
                            <!-- [A-D]MUX -->
                            <!-- [A-D]FFMUX -->
                            <!-- [A-F]Q outputs -->
                            <!-- LUT O6 output -->
                            <!-- Carry -->
                            <!-- Carry initialization -->
                            <!-- Carry selects -->
                            <!-- Carry MUXCY.DI -->
                            <!-- Clock, Clock Enable and Reset -->
                            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CI">
                                <pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="CARRY4_VPR.CI"/>
                            </direct>

                            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT"/>

                            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI[3]"/>
                            </mux>
                            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S[0]"/>
                            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S[1]"/>
                            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S[2]"/>
                            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S[3]"/>
                            <!--direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE"/-->

                            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">

                                <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="2.49e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
                            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
                                <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">

                                <delay_constant in_port="SLICE_FF.Q5[1]" max="1.72e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="2.05e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="1.79e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
                            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
                                <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">

                                <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="1.78e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                            </mux>
                            <direct input="CARRY4_VPR.CO_CHAIN" name="COUT" output="COMMON_SLICE.COUT">
                                <pack_pattern in_port="CARRY4_VPR.CO_CHAIN" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
                                <delay_constant in_port="CARRY4_VPR.CO_CHAIN" max="0.0" out_port="COMMON_SLICE.COUT"/>
                            </direct>
                            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
                            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
                                <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
                            </direct>
                            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">

                                <delay_constant in_port="SLICE_FF.Q5[3]" max="1.75e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="3.0500000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="1.8200000000000002e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="2.11e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="2.08e-10" out_port="COMMON_SLICE.DMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
                            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
                                <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
                            </direct>
                            <!--direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/-->
                            <direct input="COMMON_SLICE.CE" name="CE_OUT0" output="SLICE_FF.CE[0]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT1" output="SLICE_FF.CE[1]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT2" output="SLICE_FF.CE[2]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT3" output="SLICE_FF.CE[3]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT4" output="SLICE_FF.CE[4]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT5" output="SLICE_FF.CE[5]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT6" output="SLICE_FF.CE[6]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT7" output="SLICE_FF.CE[7]"/>

                            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
                            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.93e-10" out_port="SLICE_FF.D5[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="1.0600000000000001e-10" out_port="SLICE_FF.D5[3]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.05e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.4e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="7.600000000000001e-11" out_port="SLICE_FF.D[0]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.4e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="9.3e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="7.600000000000001e-11" out_port="SLICE_FF.D[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]"/>
                            </mux>
                            <!--direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
                            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR"/-->
                            <direct input="COMMON_SLICE.SR" name="SR_OUT0" output="SLICE_FF.SR[0]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT1" output="SLICE_FF.SR[1]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT2" output="SLICE_FF.SR[2]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT3" output="SLICE_FF.SR[3]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT4" output="SLICE_FF.SR[4]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT5" output="SLICE_FF.SR[5]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT6" output="SLICE_FF.SR[6]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT7" output="SLICE_FF.SR[7]"/>

                        </interconnect>
                    </pb_type>


                    <interconnect>
                        <!-- LUT input pins -->
                        <!-- COMMON_SLICE inputs -->
                        <!-- [A-F]Q outputs -->
                        <!-- A-D output -->
                        <!-- AMUX-DMUX output -->
                        <!-- Carry -->
                        <!-- Clock, Clock Enable and Reset -->
                        <direct input="SLICEL0.A6-1" name="A1" output="COMMON_LUT_AND_F78MUX.A6-1"/>

                        <direct input="SLICEL0.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
                        <direct input="SLICEL0.B6-1" name="B1" output="COMMON_LUT_AND_F78MUX.B6-1"/>

                        <direct input="SLICEL0.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
                        <direct input="SLICEL0.C6-1" name="C1" output="COMMON_LUT_AND_F78MUX.C6-1"/>

                        <direct input="SLICEL0.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
                        <direct input="SLICEL0.D6-1" name="D1" output="COMMON_LUT_AND_F78MUX.D6-1"/>

                        <!--direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/-->
                        <mux input="SLICEL0.AO COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/>


                        <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
                        <direct input="SLICEL0.AX" name="AX2" output="COMMON_SLICE.AX"/>
                        <!--direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/-->
                        <mux input="SLICEL0.BO COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/>

                        <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
                        <direct input="SLICEL0.BX" name="BX2" output="COMMON_SLICE.BX"/>
                        <direct input="SLICEL0.CE" name="CE" output="COMMON_SLICE.CE"/>

                        <direct input="SLICEL0.CIN" name="CIN" output="COMMON_SLICE.CIN">
                            <pack_pattern in_port="SLICEL0.CIN" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="COMMON_SLICE.CIN"/>
                        </direct>
                        <direct input="SLICEL0.CLK" name="CK" output="COMMON_SLICE.CLK"/>

                        <!--direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/-->
                        <mux input="SLICEL0.CO COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
                        <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
                        <direct input="SLICEL0.CX" name="CX2" output="COMMON_SLICE.CX"/>
                        <!--direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/-->
                        <mux input="SLICEL0.DO COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/>

                        <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
                        <direct input="SLICEL0.DX" name="DX2" output="COMMON_SLICE.DX"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
                        <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
                        <direct input="SLICEL0.SR" name="SR" output="COMMON_SLICE.SR"/>
                        <direct input="COMMON_SLICE.AMUX" name="SLICEL_AMUX" output="SLICEL0.AMUX"/>
                        <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEL0.AQ"/>
                        <direct input="COMMON_SLICE.A" name="SLICEL_AOUT" output="SLICEL0.A"/>
                        <direct input="COMMON_SLICE.BMUX" name="SLICEL_BMUX" output="SLICEL0.BMUX"/>
                        <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEL0.BQ"/>
                        <direct input="COMMON_SLICE.B" name="SLICEL_BOUT" output="SLICEL0.B"/>
                        <direct input="COMMON_SLICE.CMUX" name="SLICEL_CMUX" output="SLICEL0.CMUX"/>
                        <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEL0.COUT">
                            <pack_pattern in_port="COMMON_SLICE.COUT" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="SLICEL0.COUT"/>
                        </direct>
                        <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEL0.CQ"/>
                        <direct input="COMMON_SLICE.C" name="SLICEL_COUT" output="SLICEL0.C"/>
                        <direct input="COMMON_SLICE.DMUX" name="SLICEL_DMUX" output="SLICEL0.DMUX"/>
                        <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEL0.DQ"/>
                        <direct input="COMMON_SLICE.D" name="SLICEL_DOUT" output="SLICEL0.D"/>
                    </interconnect>

                </pb_type>
                <interconnect>
                    <!-- Tile->Site -->
                    <!-- Site->Tile -->
                    <direct input="BLK-TL-SLICEL.AO" name="SLICEL0.AO_to_BLK-TL-SLICEL.AO" output="SLICEL0.AO"/>
                    <direct input="BLK-TL-SLICEL.BO" name="SLICEL0.BO_to_BLK-TL-SLICEL.BO" output="SLICEL0.BO"/>
                    <direct input="BLK-TL-SLICEL.CO" name="SLICEL0.CO_to_BLK-TL-SLICEL.CO" output="SLICEL0.CO"/>
                    <direct input="BLK-TL-SLICEL.DO" name="SLICEL0.DO_to_BLK-TL-SLICEL.DO" output="SLICEL0.DO"/>

                    <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
                    <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
                    <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
                    <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
                    <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
                    <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
                    <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
                    <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT">
                        <pack_pattern in_port="SLICEL0.COUT" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="BLK-TL-SLICEL.COUT"/>
                    </direct>
                    <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
                    <direct input="SLICEL0.C" name="SLICEL0.C_to_BLK-TL-SLICEL.C" output="BLK-TL-SLICEL.C"/>
                    <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
                    <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
                    <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
                    <direct input="BLK-TL-SLICEL.A6-1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A6-1"/>

                    <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
                    <direct input="BLK-TL-SLICEL.B6-1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B6-1"/>

                    <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
                    <direct input="BLK-TL-SLICEL.C6-1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C6-1"/>

                    <direct input="BLK-TL-SLICEL.CE" name="BLK-TL-SLICEL.CE_to_SLICEL0.CE" output="SLICEL0.CE"/>
                    <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN">
                        <pack_pattern in_port="BLK-TL-SLICEL.CIN" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="SLICEL0.CIN"/>
                    </direct>
                    <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
                    <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
                    <direct input="BLK-TL-SLICEL.D6-1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D6-1"/>

                    <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
                    <direct input="BLK-TL-SLICEL.SR" name="BLK-TL-SLICEL.SR_to_SLICEL0.SR" output="SLICEL0.SR"/>
                </interconnect>

            </pb_type>

            <pb_type name="BLK-TL-SLICEM" num_pb="1">
                <clock name="CLK" num_pins="1"/>
                <input name="A6-1" num_pins="6" />
                <input name="AI" num_pins="1" />
                <input name="AX" num_pins="1" />
                <input name="AO" num_pins="1" />
                <input name="B6-1" num_pins="6" />
                <input name="BI" num_pins="1" />
                <input name="BX" num_pins="1" />
                <input name="BO" num_pins="1" />
                <input name="C6-1" num_pins="6" />
                <input name="CE" num_pins="1" />
                <input name="CI" num_pins="1" />
                <input name="CIN" num_pins="1" />
                
                <input name="CX" num_pins="1" />
                <input name="CO" num_pins="1" />
                <input name="D6-1" num_pins="6"/>
                <input name="DI" num_pins="1" />
                <input name="DX" num_pins="1" />
                <input name="DO" num_pins="1" />
                <input name="SR" num_pins="1" />
                <input name="WE" num_pins="1" />
                <!-- Sub Tile Outputs -->
                <output name="A" num_pins="1" />
                <output name="AMUX" num_pins="1" />
                <output name="AQ" num_pins="1" />
                <output name="B" num_pins="1"/>
                <output name="BMUX" num_pins="1"/>
                <output name="BQ" num_pins="1"/>
                <output name="C" num_pins="1" />
                <output name="CMUX" num_pins="1" />
                <output name="COUT" num_pins="1" />
                <output name="CQ" num_pins="1" />
                <output name="D" num_pins="1" />
                <output name="DMUX" num_pins="1" />
                <output name="DQ" num_pins="1" />

                <pb_type name="SLICEM" num_pb="1">
                    <clock name="CLK" num_pins="1"/>
                    <input name="A6-1" num_pins="6"/>

                    <input name="AI" num_pins="1"/>
                    <input name="AX" num_pins="1"/>
                    <input name="AO" num_pins="1"/>
                    <input name="B6-1" num_pins="6"/>
                    <input name="BI" num_pins="1"/>
                    <input name="BX" num_pins="1"/>
                    <input name="BO" num_pins="1"/>
                    <input name="C6-1" num_pins="6"/>

                    <input name="CE" num_pins="1"/>
                    <input name="CI" num_pins="1"/>
                    <input name="CIN" num_pins="1"/>
                    <input name="CX" num_pins="1"/>
                    <input name="CO" num_pins="1"/>
                    <input name="D6-1" num_pins="6"/>
                    <input name="DI" num_pins="1"/>
                    <input name="DX" num_pins="1"/>
                    <input name="DO" num_pins="1"/>
                    <input name="SR" num_pins="1"/>
                    <input name="WE" num_pins="1"/>

                    <output name="A" num_pins="1"/>
                    <output name="AMUX" num_pins="1"/>
                    <output name="AQ" num_pins="1"/>
                    <output name="B" num_pins="1"/>
                    <output name="BMUX" num_pins="1"/>
                    <output name="BQ" num_pins="1"/>
                    <output name="C" num_pins="1"/>
                    <output name="CMUX" num_pins="1"/>
                    <output name="COUT" num_pins="1"/>
                    <output name="CQ" num_pins="1"/>
                    <output name="D" num_pins="1"/>
                    <output name="DMUX" num_pins="1"/>
                    <output name="DQ" num_pins="1"/>

                    <pb_type name="COMMON_SLICE" num_pb="1">
                        <clock name="CLK" num_pins="1"/>
                        <input name="AMC31" num_pins="1"/>
                        <input name="AO5" num_pins="1"/>
                        <input name="AO6" num_pins="1"/>
                        <input name="AX" num_pins="1"/>
                        <input name="BO5" num_pins="1"/>
                        <input name="BO6" num_pins="1"/>
                        <input name="BX" num_pins="1"/>
                        <input name="CE" num_pins="1"/>
                        <input name="CIN" num_pins="1"/>
                        <input name="CO5" num_pins="1"/>
                        <input name="CO6" num_pins="1"/>
                        <input name="CX" num_pins="1"/>
                        <input name="DO5" num_pins="1"/>
                        <input name="DO6" num_pins="1"/>
                        <input name="DX" num_pins="1"/>
                        <input name="F7AMUX_O" num_pins="1"/>
                        <input name="F7BMUX_O" num_pins="1"/>
                        <input name="F8MUX_O" num_pins="1"/>
                        <input name="SR" num_pins="1"/>
                        <output name="A" num_pins="1"/>
                        <output name="AMUX" num_pins="1"/>
                        <output name="AQ" num_pins="1"/>
                        <output name="B" num_pins="1"/>
                        <output name="BMUX" num_pins="1"/>
                        <output name="BQ" num_pins="1"/>
                        <output name="C" num_pins="1"/>
                        <output name="CMUX" num_pins="1"/>
                        <output name="COUT" num_pins="1"/>
                        <output name="CQ" num_pins="1"/>
                        <output name="D" num_pins="1"/>
                        <output name="DMUX" num_pins="1"/>
                        <output name="DQ" num_pins="1"/>

                        <pb_type blif_model=".subckt CARRY4" name="CARRY4_VPR" num_pb="1">
                            <input name="CI" num_pins="1"/>
                            <input name="CYINIT" num_pins="1"/>
                            <input name="DI" num_pins="4"/>

                            <input name="S" num_pins="4"/>

                            <output name="CO_CHAIN" num_pins="1"/>
                            <output name="CO" num_pins="4"/>

                            <output name="O" num_pins="4"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.17e-10" out_port="CARRY4_VPR.CO_CHAIN" min="4.0000000000000004e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.95e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.79e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.45e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.24e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.27e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.08e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="2.99e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.000000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.0500000000000003e-10" out_port="CARRY4_VPR.CO_CHAIN" min="8.7e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.890000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.3500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.130000000000001e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.58e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.02e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.54e-10" out_port="CARRY4_VPR.CO_CHAIN" min="1.0000000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.CI" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="7.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO[0]" min="1.6500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="8.500000000000002e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.43e-10" out_port="CARRY4_VPR.CO[0]" min="1.1500000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.24e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.27e-10" out_port="CARRY4_VPR.CO[0]" min="8.8e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO[0]" min="8.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.57e-10" out_port="CARRY4_VPR.CO[1]" min="4.5e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO[1]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO[1]" min="1.03e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[1]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="4.33e-10" out_port="CARRY4_VPR.CO[1]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="4.69e-10" out_port="CARRY4_VPR.CO[1]" min="1.26e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO[2]" min="1.69e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.74e-10" out_port="CARRY4_VPR.CO[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO[2]" min="1.18e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="2.89e-10" out_port="CARRY4_VPR.CO[2]" min="7.1e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[2]" min="9.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.44e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO[2]" min="1.5300000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.92e-10" out_port="CARRY4_VPR.CO[2]" min="7.2e-11"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO[3]" min="3.9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO[3]" min="1.73e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.CO[3]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.CO[3]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO[3]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="2.22e-10" out_port="CARRY4_VPR.O[0]" min="5.4e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O[0]" min="1.47e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.08e-10" out_port="CARRY4_VPR.O[0]" min="1.42e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.28e-10" out_port="CARRY4_VPR.O[0]" min="1.46e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[0]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O[1]" min="9.100000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O[1]" min="1.76e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="3.37e-10" out_port="CARRY4_VPR.O[1]" min="9.400000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O[1]" min="9.6e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="2.05e-10" out_port="CARRY4_VPR.O[1]" min="5.600000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.7600000000000005e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[1]" min="1.0600000000000001e-10"/>


                            <delay_constant in_port="CARRY4_VPR.CI" max="2.39e-10" out_port="CARRY4_VPR.O[2]" min="6.500000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O[2]" min="1.6700000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="4.86e-10" out_port="CARRY4_VPR.O[2]" min="1.22e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="4.71e-10" out_port="CARRY4_VPR.O[2]" min="1.1000000000000001e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.230000000000001e-10" out_port="CARRY4_VPR.O[2]" min="1.3600000000000002e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="5.58e-10" out_port="CARRY4_VPR.O[2]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O[2]" min="5.7000000000000003e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="3.8000000000000003e-10" out_port="CARRY4_VPR.O[2]" min="1.0600000000000001e-10"/>

                            <delay_constant in_port="CARRY4_VPR.CI" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[0]" max="5.450000000000001e-10" out_port="CARRY4_VPR.O[3]" min="1.43e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[1]" max="5.32e-10" out_port="CARRY4_VPR.O[3]" min="1.31e-10"/>
                            <delay_constant in_port="CARRY4_VPR.DI[2]" max="3.72e-10" out_port="CARRY4_VPR.O[3]" min="9.800000000000001e-11"/>
                            <delay_constant in_port="CARRY4_VPR.DI[3]" max="4.5600000000000003e-10" out_port="CARRY4_VPR.O[3]" min="1.2900000000000002e-10"/>

                            <delay_constant in_port="CARRY4_VPR.S[0]" max="5.82e-10" out_port="CARRY4_VPR.O[3]" min="1.56e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[1]" max="6.18e-10" out_port="CARRY4_VPR.O[3]" min="1.63e-10"/>
                            <delay_constant in_port="CARRY4_VPR.S[2]" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O[3]" min="9e-11"/>
                            <delay_constant in_port="CARRY4_VPR.S[3]" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O[3]" min="5.4e-11"/>
                        </pb_type>


                        <pb_type name="SLICE_FF" num_pb="1">
                            <clock name="CK" num_pins="1"/>
                            <input name="CE" num_pins="8"/>
                            <input name="D" num_pins="4"/>
                            <input name="D5" num_pins="4"/>
                            <input name="SR" num_pins="8"/>
                            <output name="Q" num_pins="4"/>
                            <output name="Q5" num_pins="4"/>
                            <mode name="NO_FF">
                                <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                                    <input name="D" num_pins="1"/>
                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
                                </interconnect>
                            </mode>
                            <mode name="FDSE_or_FDRE">
                                <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.47e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                                            <T_clock_to_Q clock="C" max="3.22e-10" port="FDSE.Q" min="1.02e-10"/>
                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="3.8900000000000005e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                                            <T_clock_to_Q clock="C" max="3.22e-10" port="FDRE.Q" min="1.02e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>
                                <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDSE">
                                        <pb_type blif_model=".subckt FDSE" name="FDSE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDSE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDSE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDSE.S" value="3.8900000000000005e-10"/>
                                            <T_hold clock="C" port="FDSE.D" value="2.11e-10"/>
                                            <T_hold clock="C" port="FDSE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDSE.S" value="-2.92e-10"/>
                                            <T_clock_to_Q clock="C" max="3.62e-10" port="FDSE.Q" min="1.18e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/-->
                                            </direct>
                                            <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDRE">
                                        <pb_type blif_model=".subckt FDRE" name="FDRE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="R" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDRE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDRE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDRE.R" value="3.47e-10"/>
                                            <T_hold clock="C" port="FDRE.D" value="2.11e-10"/>
                                            <T_hold clock="C" port="FDRE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDRE.R" value="-2.85e-10"/>
                                            <T_clock_to_Q clock="C" max="3.62e-10" port="FDRE.Q" min="1.18e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                                            <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D"/>
                                            <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                                                <!--pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                                                <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/-->
                                            </direct>
                                            <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                        </interconnect>
                                    </mode>
                                </pb_type>

                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                                    <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>

                            <mode name="FDPE_or_FDCE">
                                <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.47e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                                            <T_clock_to_Q clock="C" max="3.22e-10" port="FDPE.Q" min="1.02e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="3.8900000000000005e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="1.9400000000000003e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                                            <T_clock_to_Q clock="C" max="3.22e-10" port="FDCE.Q" min="1.02e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="FDPE">
                                        <pb_type blif_model=".subckt FDPE" name="FDPE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDPE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDPE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDPE.PRE" value="3.8900000000000005e-10"/>
                                            <T_hold clock="C" port="FDPE.D" value="2.11e-10"/>
                                            <T_hold clock="C" port="FDPE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDPE.PRE" value="-2.92e-10"/>
                                            <T_clock_to_Q clock="C" max="3.62e-10" port="FDPE.Q" min="1.18e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D"/>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/-->
                                            </direct>
                                            <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="FDCE">
                                        <pb_type blif_model=".subckt FDCE" name="FDCE" num_pb="1">
                                            <clock name="C" num_pins="1"/>
                                            <input name="CE" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <T_setup clock="C" port="FDCE.D" value="-6e-11"/>
                                            <T_setup clock="C" port="FDCE.CE" value="1.0900000000000001e-10"/>
                                            <T_setup clock="C" port="FDCE.CLR" value="3.47e-10"/>
                                            <T_hold clock="C" port="FDCE.D" value="2.11e-10"/>
                                            <T_hold clock="C" port="FDCE.CE" value="-7.000000000000001e-12"/>
                                            <T_hold clock="C" port="FDCE.CLR" value="-2.85e-10"/>
                                            <T_clock_to_Q clock="C" max="3.62e-10" port="FDCE.Q" min="1.18e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                                                <!--pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                                                <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/-->
                                            </direct>
                                            <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                                            <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D"/>
                                            <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                                    <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                                    <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                                    <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                                    <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                    <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                            <mode name="LDPE_or_LDCE">
                                <pb_type name="LDPE_or_LDCE" num_pb="4">
                                    <clock name="C" num_pins="1"/>
                                    <input name="CE" num_pins="1"/>
                                    <input name="D" num_pins="1"/>
                                    <input name="SR" num_pins="1"/>
                                    <output name="Q" num_pins="1"/>
                                    <mode name="LDPE">
                                        <pb_type blif_model=".subckt LDPE" name="LDPE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <input name="PRE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDPE.G" max="4.69e-10" out_port="LDPE.Q" min="1.32e-10"/>
                                            <delay_constant in_port="LDPE.GE" max="5.140000000000001e-10" out_port="LDPE.Q" min="1.2900000000000002e-10"/>
                                            <delay_constant in_port="LDPE.PRE" max="8.000000000000001e-10" out_port="LDPE.Q" min="1.61e-10"/>
                                            <T_setup clock="G" port="LDPE.D" value="-6.400000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="3.5e-10" port="LDPE.D" min="1.04e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                                            <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>
                                    <mode name="LDCE">
                                        <pb_type blif_model=".subckt LDCE" name="LDCE" num_pb="1">
                                            <clock name="G" num_pins="1"/>
                                            <input name="CLR" num_pins="1"/>
                                            <input name="D" num_pins="1"/>
                                            <input name="GE" num_pins="1"/>
                                            <output name="Q" num_pins="1"/>
                                            <delay_constant in_port="LDCE.CLR" max="8.000000000000001e-10" out_port="LDCE.Q" min="1.61e-10"/>
                                            <delay_constant in_port="LDCE.G" max="4.69e-10" out_port="LDCE.Q" min="1.32e-10"/>
                                            <delay_constant in_port="LDCE.GE" max="5.140000000000001e-10" out_port="LDCE.Q" min="1.2900000000000002e-10"/>
                                            <T_setup clock="G" port="LDCE.D" value="-6.400000000000001e-11"/>
                                            <T_clock_to_Q clock="G" max="3.5e-10" port="LDCE.D" min="1.04e-10"/>

                                        </pb_type>
                                        <interconnect>
                                            <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                                            <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                                            <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                                            <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                                            <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>
                                <interconnect>
                                    <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                                    <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                                    <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                                    <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                                    <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
                                </interconnect>
                            </mode>
                        </pb_type>


                        <interconnect>
                            <!-- 5FF MUXs -->
                            <!-- [A-D]MUX -->
                            <!-- [A-D]FFMUX -->
                            <!-- [A-F]Q outputs -->
                            <!-- LUT O6 output -->
                            <!-- Carry -->
                            <!-- Carry initialization -->
                            <!-- Carry selects -->
                            <!-- Carry MUXCY.DI -->
                            <!-- Clock, Clock Enable and Reset -->
                            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CI">
                                <!--pack_pattern in_port="COMMON_SLICE.CIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="CARRY4_VPR.CI"/-->
                            </direct>

                            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT"/>

                            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI[3]"/>
                            </mux>
                            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S[0]"/>
                            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S[1]"/>
                            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S[2]"/>
                            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S[3]"/>
                            <!--direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE"/-->

                            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">

                                <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="2.49e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
                            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
                                <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">

                                <delay_constant in_port="SLICE_FF.Q5[1]" max="1.72e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="2.05e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="1.79e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="2.08e-10" out_port="COMMON_SLICE.BMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
                            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
                                <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B"/>
                            </direct>
                            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">

                                <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="1.78e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX"/>
                            </mux>
                            <direct input="CARRY4_VPR.CO_CHAIN" name="COUT" output="COMMON_SLICE.COUT">
                                <pack_pattern in_port="CARRY4_VPR.CO_CHAIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
                                <delay_constant in_port="CARRY4_VPR.CO_CHAIN" max="0.0" out_port="COMMON_SLICE.COUT"/>
                            </direct>
                            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
                            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
                                <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.C"/>
                            </direct>
                            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">

                                <delay_constant in_port="SLICE_FF.Q5[3]" max="1.75e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="3.0500000000000003e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="1.8200000000000002e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="2.11e-10" out_port="COMMON_SLICE.DMUX"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="2.08e-10" out_port="COMMON_SLICE.DMUX"/>
                            </mux>
                            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
                            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
                                <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D"/>
                            </direct>
                            <!--direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/-->
                            <direct input="COMMON_SLICE.CE" name="CE_OUT0" output="SLICE_FF.CE[0]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT1" output="SLICE_FF.CE[1]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT2" output="SLICE_FF.CE[2]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT3" output="SLICE_FF.CE[3]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT4" output="SLICE_FF.CE[4]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT5" output="SLICE_FF.CE[5]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT6" output="SLICE_FF.CE[6]"/>
                            <direct input="COMMON_SLICE.CE" name="CE_OUT7" output="SLICE_FF.CE[7]"/>

                            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
                            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]"/>
                            </mux>
                            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]"/>
                            </mux>
                            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.93e-10" out_port="SLICE_FF.D5[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="1.0600000000000001e-10" out_port="SLICE_FF.D5[3]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[0] CARRY4_VPR.CO[0] COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">

                                <delay_constant in_port="COMMON_SLICE.AX" max="2.05e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.4e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[0]" max="9.2e-11" out_port="SLICE_FF.D[0]"/>
                                <delay_constant in_port="CARRY4_VPR.O[0]" max="7.600000000000001e-11" out_port="SLICE_FF.D[0]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[1] CARRY4_VPR.CO[1] COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">

                                <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[1]" max="9.2e-11" out_port="SLICE_FF.D[1]"/>
                                <delay_constant in_port="CARRY4_VPR.O[1]" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]"/>
                            </mux>
                            <mux input="CARRY4_VPR.O[2] CARRY4_VPR.CO[2] COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">

                                <delay_constant in_port="COMMON_SLICE.CX" max="1.99e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.4e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO5" max="9.3e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[2]" max="9.2e-11" out_port="SLICE_FF.D[2]"/>
                                <delay_constant in_port="CARRY4_VPR.O[2]" max="7.600000000000001e-11" out_port="SLICE_FF.D[2]"/>
                            </mux>
                            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O[3] CARRY4_VPR.CO[3] COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">

                                <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.CO[3]" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]"/>
                                <delay_constant in_port="CARRY4_VPR.O[3]" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]"/>
                            </mux>
                            <!--direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
                            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR"/-->
                            <direct input="COMMON_SLICE.SR" name="SR_OUT0" output="SLICE_FF.SR[0]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT1" output="SLICE_FF.SR[1]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT2" output="SLICE_FF.SR[2]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT3" output="SLICE_FF.SR[3]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT4" output="SLICE_FF.SR[4]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT5" output="SLICE_FF.SR[5]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT6" output="SLICE_FF.SR[6]"/>
                            <direct input="COMMON_SLICE.SR" name="SR_OUT7" output="SLICE_FF.SR[7]"/>

                        </interconnect>
                    </pb_type>


                    <pb_type name="SLICEM_MODES" num_pb="1">
                        <clock name="CLK" num_pins="1"/>
                        <input name="A6-1" num_pins="6"/>
                        <input name="AI" num_pins="1"/>
                        <input name="AX" num_pins="1"/>
                        <input name="B6-1" num_pins="6"/>
                        <input name="BI" num_pins="1"/>
                        <input name="BX" num_pins="1"/>
                        <input name="C6-1" num_pins="6"/>

                        <input name="CE" num_pins="1"/>
                        <input name="CI" num_pins="1"/>

                        <input name="CX" num_pins="1"/>
                        <input name="D6-1" num_pins="6"/>
                        <input name="DI" num_pins="1"/>
                        <input name="DX" num_pins="1"/>
                        <input name="WA7" num_pins="1"/>
                        <input name="WA8" num_pins="1"/>
                        <input name="WE" num_pins="1"/>
                        <output name="AMC31" num_pins="1"/>
                        <output name="AO5" num_pins="1"/>
                        <output name="AO6" num_pins="1"/>
                        <output name="BO5" num_pins="1"/>
                        <output name="BO6" num_pins="1"/>
                        <output name="CO5" num_pins="1"/>
                        <output name="CO6" num_pins="1"/>
                        <output name="DO5" num_pins="1"/>
                        <output name="DO6" num_pins="1"/>
                        <output name="F7AMUX_O" num_pins="1"/>
                        <output name="F7BMUX_O" num_pins="1"/>
                        <output name="F8MUX_O" num_pins="1"/>
                        <mode name="LUTs">
                            <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
                                <input name="A6-1" num_pins="6"/>
                                <input name="AX" num_pins="1"/>
                                <input name="B6-1" num_pins="6"/>
                                <input name="BX" num_pins="1"/>
                                <input name="C6-1" num_pins="6"/>
                                <input name="CX" num_pins="1"/>
                                <input name="D6-1" num_pins="6"/>

                                <output name="AO5" num_pins="1"/>
                                <output name="AO6" num_pins="1"/>

                                <output name="BO5" num_pins="1"/>
                                <output name="BO6" num_pins="1"/>

                                <output name="CO5" num_pins="1"/>
                                <output name="CO6" num_pins="1"/>

                                <output name="DO5" num_pins="1"/>
                                <output name="DO6" num_pins="1"/>

                                <output name="F7AMUX_O" num_pins="1"/>
                                <output name="F7BMUX_O" num_pins="1"/>
                                <output name="F8MUX_O" num_pins="1"/>

                                <pb_type name="ALUT" num_pb="1">
                                    <input name="A6-1" num_pins="6"/>

                                    <output name="O5" num_pins="1"/>
                                    <output name="O6" num_pins="1"/>

                                    <mode name="ALUT-LUT6">
                                        <pb_type blif_model=".names" name="A6LUT" num_pb="1" class="lut">
                                            <input name="in" num_pins="6" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="A6LUT.in" out_port="A6LUT.out">
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                            </delay_matrix>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="ALUT.A6-1" name="ALUT_A" output="A6LUT.in"/>
                                            <direct input="A6LUT.out" name="OUT" output="ALUT.O6">
                                                <!--pack_pattern in_port="A6LUT.out" name="LUT6" out_port="ALUT.O6"/-->
                                            </direct>
                                        </interconnect>
                                    </mode>

                                    <mode name="ALUT-LUT5_MUX">
                                        <pb_type blif_model=".names" name="A5LUT" num_pb="2" class="lut">
                                            <input name="in" num_pins="5" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="A5LUT.in" out_port="A5LUT.out">
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                            </delay_matrix>
                                            <delay_matrix type="min" in_port="A5LUT.in" out_port="A5LUT.out">
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                            </delay_matrix>
                                        </pb_type>
                                        <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                            <input name="I0" num_pins="1"/>
                                            <input name="I1" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="O" num_pins="1"/>
                                            <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                        </pb_type>
                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_0" output="A5LUT[0].in"/>

                                            <direct input="ALUT.A6-1[4:0]" name="ALUT_A1_1" output="A5LUT[1].in"/>

                                            <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                                                <!--pack_pattern in_port="A5LUT[0].out" name="LUT5x2" out_port="ALUT.O5"/-->
                                            </direct>
                                            <mux input="A5LUT[0].out A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                                                <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                                                <pack_pattern in_port="A5LUT[1].out" name="LUT5x2" out_port="ALUT.O6"/-->
                                            </mux>
                                            <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                                <!--pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                            </direct>
                                            <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                                <!--pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                            </direct>
                                            <direct input="ALUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>

                                <pb_type name="BLUT" num_pb="1">
                                    <input name="A6-1" num_pins="6"/>

                                    <output name="O5" num_pins="1"/>
                                    <output name="O6" num_pins="1"/>


                                    <mode name="BLUT-LUT6">
                                        <pb_type blif_model=".names" name="B6LUT" num_pb="1" class="lut">
                                            <input name="in" num_pins="6" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="B6LUT.in" out_port="B6LUT.out">
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                            </delay_matrix>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="BLUT.A6-1" name="BLUT_A" output="B6LUT.in"/>
                                            <direct input="B6LUT.out" name="OUT" output="BLUT.O6">
                                                <!--pack_pattern in_port="B6LUT.out" name="LUT6" out_port="BLUT.O6"/-->
                                            </direct>
                                        </interconnect>
                                    </mode>

                                    <mode name="BLUT-LUT5_MUX">
                                        <pb_type blif_model=".names" name="B5LUT" num_pb="2" class="lut">
                                            <input name="in" num_pins="5" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="B5LUT.in" out_port="B5LUT.out">
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                            </delay_matrix>
                                            <delay_matrix type="min" in_port="B5LUT.in" out_port="B5LUT.out">
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                            </delay_matrix>
                                        </pb_type>

                                        <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                            <input name="I0" num_pins="1"/>
                                            <input name="I1" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="O" num_pins="1"/>
                                            <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_0" output="B5LUT[0].in"/>

                                            <direct input="BLUT.A6-1[4:0]" name="BLUT_A1_1" output="B5LUT[1].in"/>

                                            <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                                                <!--pack_pattern in_port="B5LUT[0].out" name="LUT5x2" out_port="BLUT.O5"/-->
                                            </direct>
                                            <mux input="B5LUT[0].out B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                                                <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                                                <pack_pattern in_port="B5LUT[1].out" name="LUT5x2" out_port="BLUT.O6"/-->
                                            </mux>
                                            <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                                <!--pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                            </direct>
                                            <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                                <!--pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                            </direct>
                                            <direct input="BLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>

                                <pb_type name="CLUT" num_pb="1">
                                    <input name="A6-1" num_pins="6"/>

                                    <output name="O5" num_pins="1"/>
                                    <output name="O6" num_pins="1"/>

                                    <mode name="CLUT-LUT6">
                                        <pb_type blif_model=".names" name="C6LUT" num_pb="1" class="lut">
                                            <input name="in" num_pins="6" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="C6LUT.in" out_port="C6LUT.out">
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                            </delay_matrix>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="CLUT.A6-1" name="CLUT_A" output="C6LUT.in"/>
                                            <direct input="C6LUT.out" name="OUT" output="CLUT.O6">
                                                <!--pack_pattern in_port="C6LUT.out" name="LUT6" out_port="CLUT.O6"/-->
                                            </direct>
                                        </interconnect>
                                    </mode>

                                    <mode name="CLUT-LUT5_MUX">

                                        <pb_type blif_model=".names" name="C5LUT" num_pb="2" class="lut">
                                            <input name="in" num_pins="5" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="C5LUT.in" out_port="C5LUT.out">
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                            </delay_matrix>
                                            <delay_matrix type="min" in_port="C5LUT.in" out_port="C5LUT.out">
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                            </delay_matrix>
                                        </pb_type>
                                        <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                            <input name="I0" num_pins="1"/>
                                            <input name="I1" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="O" num_pins="1"/>
                                            <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->

                                            <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_0" output="C5LUT[0].in"/>

                                            <direct input="CLUT.A6-1[4:0]" name="CLUT_A1_1" output="C5LUT[1].in"/>

                                            <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                                                <!--pack_pattern in_port="C5LUT[0].out" name="LUT5x2" out_port="CLUT.O5"/-->
                                            </direct>
                                            <mux input="C5LUT[0].out C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                                                <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                                                <pack_pattern in_port="C5LUT[1].out" name="LUT5x2" out_port="CLUT.O6"/-->
                                            </mux>
                                            <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                                <!--pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                            </direct>
                                            <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                                <!--pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                            </direct>
                                            <direct input="CLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>

                                <pb_type name="DLUT" num_pb="1">
                                    <input name="A6-1" num_pins="6"/>

                                    <output name="O5" num_pins="1"/>
                                    <output name="O6" num_pins="1"/>
                                    <mode name="DLUT-LUT6">
                                        <pb_type blif_model=".names" name="D6LUT" num_pb="1" class="lut">
                                            <input name="in" num_pins="6" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="D6LUT.in" out_port="D6LUT.out">
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                                0.068e-9
                                            </delay_matrix>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->
                                            <direct input="DLUT.A6-1" name="DLUT_A" output="D6LUT.in"/>
                                            <direct input="D6LUT.out" name="OUT" output="DLUT.O6">
                                                <!--pack_pattern in_port="D6LUT.out" name="LUT6" out_port="DLUT.O6"/-->
                                            </direct>
                                        </interconnect>
                                    </mode>

                                    <mode name="DLUT-LUT5_MUX">

                                        <pb_type blif_model=".names" name="D5LUT" num_pb="2" class="lut">
                                            <input name="in" num_pins="5" port_class="lut_in"/>
                                            <output name="out" num_pins="1" port_class="lut_out"/>
                                            <delay_matrix type="max" in_port="D5LUT.in" out_port="D5LUT.out">
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                                235e-12
                                            </delay_matrix>
                                            <delay_matrix type="min" in_port="D5LUT.in" out_port="D5LUT.out">
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                                174e-12
                                            </delay_matrix>
                                        </pb_type>
                                        <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                            <input name="I0" num_pins="1"/>
                                            <input name="I1" num_pins="1"/>
                                            <input name="S" num_pins="1"/>
                                            <output name="O" num_pins="1"/>
                                            <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                            <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                                        </pb_type>

                                        <interconnect>
                                            <!-- LUT5 (upper) -> O6 -->
                                            <!-- LUT5 (lower) -> O5 -->
                                            <!-- MUX used for LUT6 -->
                                            <!-- LUT outputs -->

                                            <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_0" output="D5LUT[0].in"/>

                                            <direct input="DLUT.A6-1[4:0]" name="DLUT_A1_1" output="D5LUT[1].in"/>

                                            <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                                                <!--pack_pattern in_port="D5LUT[0].out" name="LUT5x2" out_port="DLUT.O5"/-->
                                            </direct>
                                            <mux input="D5LUT[0].out D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                                                <!--pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                                                <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                                                <pack_pattern in_port="D5LUT[1].out" name="LUT5x2" out_port="DLUT.O6"/-->
                                            </mux>
                                            <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                                <!--pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                                <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/-->
                                            </direct>
                                            <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                                <!--pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                                <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/-->
                                            </direct>
                                            <direct input="DLUT.A6-1[5]" name="F6MUX_S" output="F6MUX.S"/>
                                        </interconnect>
                                    </mode>

                                </pb_type>


                                <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F7AMUX.I0" max="1.8900000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                                    <delay_constant in_port="F7AMUX.I1" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.4e-11"/>
                                    <delay_constant in_port="F7AMUX.S" max="2.92e-10" out_port="F7AMUX.O" min="9e-11"/>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F7BMUX.I0" max="2.1900000000000002e-10" out_port="F7BMUX.O" min="6.400000000000001e-11"/>
                                    <delay_constant in_port="F7BMUX.I1" max="2.2500000000000002e-10" out_port="F7BMUX.O" min="6.6e-11"/>
                                    <delay_constant in_port="F7BMUX.S" max="3.14e-10" out_port="F7BMUX.O" min="9.6e-11"/>
                                </pb_type>
                                <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                                    <input name="I0" num_pins="1"/>
                                    <input name="I1" num_pins="1"/>
                                    <input name="S" num_pins="1"/>
                                    <output name="O" num_pins="1"/>
                                    <delay_constant in_port="F8MUX.I0" max="9.800000000000001e-11" out_port="F8MUX.O" min="2.2e-11"/>
                                    <delay_constant in_port="F8MUX.I1" max="8.8e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                                    <delay_constant in_port="F8MUX.S" max="2.83e-10" out_port="F8MUX.O" min="8.1e-11"/>
                                </pb_type>
                                <interconnect>
                                    <!-- LUT input pins -->
                                    <!-- F7AMUX inputs -->
                                    <!-- F7BMUX inputs -->
                                    <!-- F8MUX inputs -->
                                    <direct input="COMMON_LUT_AND_F78MUX.A6-1" name="A1" output="ALUT.A6-1"/>

                                    <direct input="COMMON_LUT_AND_F78MUX.B6-1" name="B1" output="BLUT.A6-1"/>

                                    <direct input="COMMON_LUT_AND_F78MUX.C6-1" name="C1" output="CLUT.A6-1"/>

                                    <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                                    <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                                    <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                                    <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                                    <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                                    <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                                    <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                                    <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>

                                    <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                                    <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                                    <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                                    <direct input="COMMON_LUT_AND_F78MUX.D6-1" name="D1" output="DLUT.A6-1"/>

                                    <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                                        <!--pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                                        <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/-->
                                    </direct>
                                    <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                                        <!--pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                                        <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/-->
                                    </direct>
                                    <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                                    <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                                        <!--pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                                        <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/-->
                                    </direct>
                                    <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                                        <!--pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                                        <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/-->
                                    </direct>
                                    <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                                    <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                                        <!--pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/-->
                                    </direct>
                                    <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                                        <!--pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/-->
                                    </direct>
                                    <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
                                </interconnect>
                            </pb_type>
                            <interconnect>
                                <!-- Normal LUT input pins -->
                                <!-- COMMON_SLICE inputs -->
                                <direct input="SLICEM_MODES.A6-1" name="A1" output="COMMON_LUT_AND_F78MUX.A6-1"/>

                                <direct input="SLICEM_MODES.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
                                <direct input="SLICEM_MODES.B6-1" name="B1" output="COMMON_LUT_AND_F78MUX.B6-1"/>

                                <direct input="SLICEM_MODES.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
                                <direct input="SLICEM_MODES.C6-1" name="C1" output="COMMON_LUT_AND_F78MUX.C6-1"/>

                                <direct input="SLICEM_MODES.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
                                <direct input="SLICEM_MODES.D6-1" name="D1" output="COMMON_LUT_AND_F78MUX.D6-1"/>

                                <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="SLICEM_MODES.AO5"/>
                                <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="SLICEM_MODES.AO6"/>
                                <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="SLICEM_MODES.BO5"/>
                                <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="SLICEM_MODES.BO6"/>
                                <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="SLICEM_MODES.CO5"/>
                                <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="SLICEM_MODES.CO6"/>
                                <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="SLICEM_MODES.DO5"/>
                                <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="SLICEM_MODES.DO6"/>
                                <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
                                <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
                                <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
                            </interconnect>
                        </mode>
                    </pb_type>

                    <interconnect>
                        <direct input="SLICEM_MODES.AMC31" name="SLICEM_MODES.AMC31_to_SLICEM.AMC31" output="COMMON_SLICE.AMC31"/>
                        <!--direct input="SLICEM_MODES.AO5" name="AO5" output="COMMON_SLICE.AO5"/-->
                        <mux input="SLICEM.AO SLICEM_MODES.AO5" name="AO5" output="COMMON_SLICE.AO5"/>

                        <direct input="SLICEM_MODES.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
                        <direct input="SLICEM.AX" name="AX" output="COMMON_SLICE.AX"/>
                        <!--direct input="SLICEM_MODES.BO5" name="BO5" output="COMMON_SLICE.BO5"/-->
                        <mux input="SLICEM.BO SLICEM_MODES.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
                        <direct input="SLICEM_MODES.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
                        <direct input="SLICEM.BX" name="BX" output="COMMON_SLICE.BX"/>
                        <direct input="SLICEM.CE" name="CE" output="COMMON_SLICE.CE"/>
                        <direct input="SLICEM.CIN" name="CIN" output="COMMON_SLICE.CIN">
                            <pack_pattern in_port="SLICEM.CIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="COMMON_SLICE.CIN"/>
                        </direct>
                        <direct input="SLICEM.CLK" name="CK" output="COMMON_SLICE.CLK"/>
                        <!--direct input="SLICEM_MODES.CO5" name="CO5" output="COMMON_SLICE.CO5"/-->
                        <mux input="SLICEM.CO SLICEM_MODES.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
                        <direct input="SLICEM_MODES.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
                        <direct input="SLICEM.CX" name="CX" output="COMMON_SLICE.CX"/>
                        <!--direct input="SLICEM_MODES.DO5" name="DO5" output="COMMON_SLICE.DO5"/-->
                        <mux input="SLICEM.DO SLICEM_MODES.DO5" name="DO5" output="COMMON_SLICE.DO5"/>

                        <direct input="SLICEM_MODES.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
                        <direct input="SLICEM.DX" name="DX" output="COMMON_SLICE.DX"/>
                        <direct input="SLICEM_MODES.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
                        <direct input="SLICEM_MODES.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
                        <direct input="SLICEM_MODES.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
                        <direct input="SLICEM.SR" name="SR" output="COMMON_SLICE.SR"/>
                        <direct input="COMMON_SLICE.AMUX" name="SLICEM_AMUX" output="SLICEM.AMUX"/>
                        <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEM.AQ"/>
                        <direct input="COMMON_SLICE.A" name="SLICEM_AOUT" output="SLICEM.A"/>
                        <direct input="COMMON_SLICE.BMUX" name="SLICEM_BMUX" output="SLICEM.BMUX"/>
                        <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEM.BQ"/>
                        <direct input="COMMON_SLICE.B" name="SLICEM_BOUT" output="SLICEM.B"/>
                        <direct input="COMMON_SLICE.CMUX" name="SLICEM_CMUX" output="SLICEM.CMUX"/>
                        <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEM.COUT">
                            <pack_pattern in_port="COMMON_SLICE.COUT" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="SLICEM.COUT"/>
                        </direct>
                        <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEM.CQ"/>
                        <direct input="COMMON_SLICE.C" name="SLICEM_COUT" output="SLICEM.C"/>
                        <direct input="COMMON_SLICE.DMUX" name="SLICEM_DMUX" output="SLICEM.DMUX"/>
                        <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEM.DQ"/>
                        <direct input="COMMON_SLICE.D" name="SLICEM_DOUT" output="SLICEM.D"/>
                        <direct input="SLICEM.A6-1" name="A1" output="SLICEM_MODES.A6-1"/>

                        <direct input="SLICEM.AI" name="AI" output="SLICEM_MODES.AI"/>
                        <direct input="SLICEM.AX" name="AX2" output="SLICEM_MODES.AX"/>
                        <direct input="SLICEM.B6-1" name="B1" output="SLICEM_MODES.B6-1"/>

                        <direct input="SLICEM.BI" name="BI" output="SLICEM_MODES.BI"/>
                        <direct input="SLICEM.BX" name="BX2" output="SLICEM_MODES.BX"/>
                        <direct input="SLICEM.C6-1" name="C1" output="SLICEM_MODES.C6-1"/>

                        <direct input="SLICEM.CE" name="CE2" output="SLICEM_MODES.CE"/>
                        <direct input="SLICEM.CI" name="CI" output="SLICEM_MODES.CI"/>
                        <direct input="SLICEM.CLK" name="CK2" output="SLICEM_MODES.CLK"/>
                        <direct input="SLICEM.CX" name="CX2" output="SLICEM_MODES.CX"/>
                        <direct input="SLICEM.D6-1" name="D1" output="SLICEM_MODES.D6-1"/>

                        <direct input="SLICEM.DI" name="DI" output="SLICEM_MODES.DI"/>
                        <direct input="SLICEM.DX" name="DX2" output="SLICEM_MODES.DX"/>
                        <direct input="SLICEM.CX" name="WA7" output="SLICEM_MODES.WA7"/>

                        <direct input="SLICEM.BX" name="WA8" output="SLICEM_MODES.WA8"/>


                        <direct input="SLICEM.WE" name="WE2" output="SLICEM_MODES.WE"/>
                    </interconnect>

                </pb_type>
                <interconnect>
                    <direct input="SLICEM.AMUX" name="SLICEM.AMUX_to_BLK-TL-SLICEM.AMUX" output="BLK-TL-SLICEM.AMUX"/>
                    <direct input="SLICEM.AQ" name="SLICEM.AQ_to_BLK-TL-SLICEM.AQ" output="BLK-TL-SLICEM.AQ"/>
                    <direct input="SLICEM.A" name="SLICEM.A_to_BLK-TL-SLICEM.A" output="BLK-TL-SLICEM.A"/>
                    <direct input="SLICEM.BMUX" name="SLICEM.BMUX_to_BLK-TL-SLICEM.BMUX" output="BLK-TL-SLICEM.BMUX"/>
                    <direct input="SLICEM.BQ" name="SLICEM.BQ_to_BLK-TL-SLICEM.BQ" output="BLK-TL-SLICEM.BQ"/>
                    <direct input="SLICEM.B" name="SLICEM.B_to_BLK-TL-SLICEM.B" output="BLK-TL-SLICEM.B"/>
                    <direct input="SLICEM.CMUX" name="SLICEM.CMUX_to_BLK-TL-SLICEM.CMUX" output="BLK-TL-SLICEM.CMUX"/>
                    <direct input="SLICEM.COUT" name="SLICEM.COUT_to_BLK-TL-SLICEM.COUT" output="BLK-TL-SLICEM.COUT">
                        <pack_pattern in_port="SLICEM.COUT" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="BLK-TL-SLICEM.COUT"/>
                    </direct>
                    <direct input="SLICEM.CQ" name="SLICEM.CQ_to_BLK-TL-SLICEM.CQ" output="BLK-TL-SLICEM.CQ"/>
                    <direct input="SLICEM.C" name="SLICEM.C_to_BLK-TL-SLICEM.C" output="BLK-TL-SLICEM.C"/>
                    <direct input="SLICEM.DMUX" name="SLICEM.DMUX_to_BLK-TL-SLICEM.DMUX" output="BLK-TL-SLICEM.DMUX"/>
                    <direct input="SLICEM.DQ" name="SLICEM.DQ_to_BLK-TL-SLICEM.DQ" output="BLK-TL-SLICEM.DQ"/>
                    <direct input="SLICEM.D" name="SLICEM.D_to_BLK-TL-SLICEM.D" output="BLK-TL-SLICEM.D"/>
                    <direct input="BLK-TL-SLICEM.A6-1" name="BLK-TL-SLICEM.A1_to_SLICEM.A1" output="SLICEM.A6-1"/>

                    <direct input="BLK-TL-SLICEM.AI" name="BLK-TL-SLICEM.AI_to_SLICEM.AI" output="SLICEM.AI"/>
                    <direct input="BLK-TL-SLICEM.AX" name="BLK-TL-SLICEM.AX_to_SLICEM.AX" output="SLICEM.AX"/>
                    <direct input="BLK-TL-SLICEM.B6-1" name="BLK-TL-SLICEM.B1_to_SLICEM.B1" output="SLICEM.B6-1"/>

                    <direct input="BLK-TL-SLICEM.BI" name="BLK-TL-SLICEM.BI_to_SLICEM.BI" output="SLICEM.BI"/>
                    <direct input="BLK-TL-SLICEM.BX" name="BLK-TL-SLICEM.BX_to_SLICEM.BX" output="SLICEM.BX"/>
                    <direct input="BLK-TL-SLICEM.C6-1" name="BLK-TL-SLICEM.C1_to_SLICEM.C1" output="SLICEM.C6-1"/>

                    <direct input="BLK-TL-SLICEM.CE" name="BLK-TL-SLICEM.CE_to_SLICEM.CE" output="SLICEM.CE"/>
                    <direct input="BLK-TL-SLICEM.CIN" name="BLK-TL-SLICEM.CIN_to_SLICEM.CIN" output="SLICEM.CIN">
                        <pack_pattern in_port="BLK-TL-SLICEM.CIN" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="SLICEM.CIN"/>
                    </direct>
                    <direct input="BLK-TL-SLICEM.CI" name="BLK-TL-SLICEM.CI_to_SLICEM.CI" output="SLICEM.CI"/>
                    <direct input="BLK-TL-SLICEM.CLK" name="BLK-TL-SLICEM.CLK_to_SLICEM.CLK" output="SLICEM.CLK"/>
                    <direct input="BLK-TL-SLICEM.CX" name="BLK-TL-SLICEM.CX_to_SLICEM.CX" output="SLICEM.CX"/>
                    <direct input="BLK-TL-SLICEM.D6-1" name="BLK-TL-SLICEM.D1_to_SLICEM.D1" output="SLICEM.D6-1"/>

                    <direct input="BLK-TL-SLICEM.DI" name="BLK-TL-SLICEM.DI_to_SLICEM.DI" output="SLICEM.DI"/>
                    <direct input="BLK-TL-SLICEM.DX" name="BLK-TL-SLICEM.DX_to_SLICEM.DX" output="SLICEM.DX"/>
                    <direct input="BLK-TL-SLICEM.SR" name="BLK-TL-SLICEM.SR_to_SLICEM.SR" output="SLICEM.SR"/>
                    <direct input="BLK-TL-SLICEM.WE" name="BLK-TL-SLICEM.WE_to_SLICEM.WE" output="SLICEM.WE"/>

                    <direct input="BLK-TL-SLICEM.AO" name="BLK-TL-SLICEM.AO_to_SLICEM.AO" output="SLICEM.AO"/>
                    <direct input="BLK-TL-SLICEM.BO" name="BLK-TL-SLICEM.BO_to_SLICEM.BO" output="SLICEM.BO"/>
                    <direct input="BLK-TL-SLICEM.CO" name="BLK-TL-SLICEM.CO_to_SLICEM.CO" output="SLICEM.CO"/>
                    <direct input="BLK-TL-SLICEM.DO" name="BLK-TL-SLICEM.DO_to_SLICEM.DO" output="SLICEM.DO"/>


                </interconnect>

            </pb_type>

            <interconnect>
                <!-- Tile->Site -->
                <!-- Site->Tile -->
                <direct input="BLK-TL-CLBM.AO0" name="BLK-TL-SLICEL.AO_to_BLK-TL-CLBM.AO0" output="BLK-TL-SLICEL.AO"/>
                <direct input="BLK-TL-CLBM.BO0" name="BLK-TL-SLICEL.BO_to_BLK-TL-CLBM.BO0" output="BLK-TL-SLICEL.BO"/>
                <direct input="BLK-TL-CLBM.CO0" name="BLK-TL-SLICEL.CO_to_BLK-TL-CLBM.CO0" output="BLK-TL-SLICEL.CO"/>
                <direct input="BLK-TL-CLBM.DO0" name="BLK-TL-SLICEL.DO_to_BLK-TL-CLBM.DO0" output="BLK-TL-SLICEL.DO"/>

                <direct input="BLK-TL-SLICEL.AMUX" name="BLK-TL-SLICEL.AMUX_to_BLK-TL-CLBM.AMUX0" output="BLK-TL-CLBM.AMUX0"/>
                <direct input="BLK-TL-SLICEL.AQ" name="BLK-TL-SLICEL.AQ_to_BLK-TL-CLBM.AQ0" output="BLK-TL-CLBM.AQ0"/>
                <direct input="BLK-TL-SLICEL.A" name="BLK-TL-SLICEL.A_to_BLK-TL-CLBM.A0" output="BLK-TL-CLBM.A0"/>
                <direct input="BLK-TL-SLICEL.BMUX" name="BLK-TL-SLICEL.BMUX_to_BLK-TL-CLBM.BMUX0" output="BLK-TL-CLBM.BMUX0"/>
                <direct input="BLK-TL-SLICEL.BQ" name="BLK-TL-SLICEL.BQ_to_BLK-TL-CLBM.BQ0" output="BLK-TL-CLBM.BQ0"/>
                <direct input="BLK-TL-SLICEL.B" name="BLK-TL-SLICEL.B_to_BLK-TL-CLBM.B0" output="BLK-TL-CLBM.B0"/>
                <direct input="BLK-TL-SLICEL.CMUX" name="BLK-TL-SLICEL.CMUX_to_BLK-TL-CLBM.CMUX0" output="BLK-TL-CLBM.CMUX0"/>
                <direct input="BLK-TL-SLICEL.COUT" name="BLK-TL-SLICEL.COUT_to_BLK-TL-CLBM.COUT0" output="BLK-TL-CLBM.COUT0">
                    <pack_pattern in_port="BLK-TL-SLICEL.COUT" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="BLK-TL-CLBM.COUT0"/>
                </direct>
                <direct input="BLK-TL-SLICEL.CQ" name="BLK-TL-SLICEL.CQ_to_BLK-TL-CLBM.CQ0" output="BLK-TL-CLBM.CQ0"/>
                <direct input="BLK-TL-SLICEL.C" name="BLK-TL-SLICEL.C_to_BLK-TL-CLBM.C0" output="BLK-TL-CLBM.C0"/>
                <direct input="BLK-TL-SLICEL.DMUX" name="BLK-TL-SLICEL.DMUX_to_BLK-TL-CLBM.DMUX0" output="BLK-TL-CLBM.DMUX0"/>
                <direct input="BLK-TL-SLICEL.DQ" name="BLK-TL-SLICEL.DQ_to_BLK-TL-CLBM.DQ0" output="BLK-TL-CLBM.DQ0"/>
                <direct input="BLK-TL-SLICEL.D" name="BLK-TL-SLICEL.D_to_BLK-TL-CLBM.D0" output="BLK-TL-CLBM.D0"/>
                <direct input="BLK-TL-CLBM.A6-10" name="BLK-TL-CLBM.A1_to_BLK-TL-SLICEL.A10" output="BLK-TL-SLICEL.A6-1"/>

                <direct input="BLK-TL-CLBM.AX0" name="BLK-TL-CLBM.AX_to_BLK-TL-SLICEL.AX0" output="BLK-TL-SLICEL.AX"/>
                <direct input="BLK-TL-CLBM.B6-10" name="BLK-TL-CLBM.B1_to_BLK-TL-SLICEL.B10" output="BLK-TL-SLICEL.B6-1"/>

                <direct input="BLK-TL-CLBM.BX0" name="BLK-TL-CLBM.BX_to_BLK-TL-SLICEL.BX0" output="BLK-TL-SLICEL.BX"/>
                <direct input="BLK-TL-CLBM.C6-10" name="BLK-TL-CLBM.C1_to_BLK-TL-SLICEL.C10" output="BLK-TL-SLICEL.C6-1"/>

                <direct input="BLK-TL-CLBM.CE0" name="BLK-TL-CLBM.CE_to_BLK-TL-SLICEL.CE0" output="BLK-TL-SLICEL.CE"/>
                <direct input="BLK-TL-CLBM.CIN0" name="BLK-TL-CLBM.CIN_to_BLK-TL-SLICEL.CIN0" output="BLK-TL-SLICEL.CIN">
                    <pack_pattern in_port="BLK-TL-CLBM.CIN0" name="BLK-TL-CLBM.SLICEL0.CARRYCHAIN" out_port="BLK-TL-SLICEL.CIN"/>
                </direct>
                <direct input="BLK-TL-CLBM.CLK0" name="BLK-TL-CLBM.CLK_to_BLK-TL-SLICEL.CLK0" output="BLK-TL-SLICEL.CLK"/>
                <direct input="BLK-TL-CLBM.CX0" name="BLK-TL-CLBM.CX_to_BLK-TL-SLICEL.CX0" output="BLK-TL-SLICEL.CX"/>
                <direct input="BLK-TL-CLBM.D6-10" name="BLK-TL-CLBM.D1_to_BLK-TL-SLICEL.D10" output="BLK-TL-SLICEL.D6-1"/>

                <direct input="BLK-TL-CLBM.DX0" name="BLK-TL-CLBM.DX_to_BLK-TL-SLICEL.DX0" output="BLK-TL-SLICEL.DX"/>
                <direct input="BLK-TL-CLBM.SR0" name="BLK-TL-CLBM.SR_to_BLK-TL-SLICEL.SR0" output="BLK-TL-SLICEL.SR"/>


                <direct input="BLK-TL-CLBM.AO1" name="BLK-TL-SLICEM.AO_to_BLK-TL-CLBM.AO1" output="BLK-TL-SLICEM.AO"/>
                <direct input="BLK-TL-CLBM.BO1" name="BLK-TL-SLICEM.BO_to_BLK-TL-CLBM.BO1" output="BLK-TL-SLICEM.BO"/>
                <direct input="BLK-TL-CLBM.CO1" name="BLK-TL-SLICEM.CO_to_BLK-TL-CLBM.CO1" output="BLK-TL-SLICEM.CO"/>
                <direct input="BLK-TL-CLBM.DO1" name="BLK-TL-SLICEM.DO_to_BLK-TL-CLBM.DO1" output="BLK-TL-SLICEM.DO"/>

                <direct input="BLK-TL-SLICEM.AMUX" name="BLK-TL-SLICEM.AMUX_to_BLK-TL-CLBM.AMUX1" output="BLK-TL-CLBM.AMUX1"/>
                <direct input="BLK-TL-SLICEM.AQ" name="BLK-TL-SLICEM.AQ_to_BLK-TL-CLBM.AQ1" output="BLK-TL-CLBM.AQ1"/>
                <direct input="BLK-TL-SLICEM.A" name="BLK-TL-SLICEM.A_to_BLK-TL-CLBM.A1" output="BLK-TL-CLBM.A1"/>
                <direct input="BLK-TL-SLICEM.BMUX" name="BLK-TL-SLICEM.BMUX_to_BLK-TL-CLBM.BMUX1" output="BLK-TL-CLBM.BMUX1"/>
                <direct input="BLK-TL-SLICEM.BQ" name="BLK-TL-SLICEM.BQ_to_BLK-TL-CLBM.BQ1" output="BLK-TL-CLBM.BQ1"/>
                <direct input="BLK-TL-SLICEM.B" name="BLK-TL-SLICEM.B_to_BLK-TL-CLBM.B1" output="BLK-TL-CLBM.B1"/>
                <direct input="BLK-TL-SLICEM.CMUX" name="BLK-TL-SLICEM.CMUX_to_BLK-TL-CLBM.CMUX1" output="BLK-TL-CLBM.CMUX1"/>
                <direct input="BLK-TL-SLICEM.COUT" name="BLK-TL-SLICEM.COUT_to_BLK-TL-CLBM.COUT1" output="BLK-TL-CLBM.COUT1">
                    <pack_pattern in_port="BLK-TL-SLICEM.COUT" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="BLK-TL-CLBM.COUT1"/>
                </direct>
                <direct input="BLK-TL-SLICEM.CQ" name="BLK-TL-SLICEM.CQ_to_BLK-TL-CLBM.CQ1" output="BLK-TL-CLBM.CQ1"/>
                <direct input="BLK-TL-SLICEM.C" name="BLK-TL-SLICEM.C_to_BLK-TL-CLBM.C1" output="BLK-TL-CLBM.C1"/>
                <direct input="BLK-TL-SLICEM.DMUX" name="BLK-TL-SLICEM.DMUX_to_BLK-TL-CLBM.DMUX1" output="BLK-TL-CLBM.DMUX1"/>
                <direct input="BLK-TL-SLICEM.DQ" name="BLK-TL-SLICEM.DQ_to_BLK-TL-CLBM.DQ1" output="BLK-TL-CLBM.DQ1"/>
                <direct input="BLK-TL-SLICEM.D" name="BLK-TL-SLICEM.D_to_BLK-TL-CLBM.D1" output="BLK-TL-CLBM.D1"/>
                <direct input="BLK-TL-CLBM.A6-11" name="BLK-TL-CLBM.A1_to_BLK-TL-SLICEM.A11" output="BLK-TL-SLICEM.A6-1"/>

                <direct input="BLK-TL-CLBM.AX1" name="BLK-TL-CLBM.AX_to_BLK-TL-SLICEM.AX1" output="BLK-TL-SLICEM.AX"/>
                <direct input="BLK-TL-CLBM.B6-11" name="BLK-TL-CLBM.B1_to_BLK-TL-SLICEM.B11" output="BLK-TL-SLICEM.B6-1"/>

                <direct input="BLK-TL-CLBM.BX1" name="BLK-TL-CLBM.BX_to_BLK-TL-SLICEM.BX1" output="BLK-TL-SLICEM.BX"/>
                <direct input="BLK-TL-CLBM.C6-11" name="BLK-TL-CLBM.C1_to_BLK-TL-SLICEM.C11" output="BLK-TL-SLICEM.C6-1"/>

                <direct input="BLK-TL-CLBM.CE1" name="BLK-TL-CLBM.CE_to_BLK-TL-SLICEM.CE1" output="BLK-TL-SLICEM.CE"/>
                <direct input="BLK-TL-CLBM.CIN1" name="BLK-TL-CLBM.CIN_to_BLK-TL-SLICEM.CIN1" output="BLK-TL-SLICEM.CIN">
                    <pack_pattern in_port="BLK-TL-CLBM.CIN1" name="BLK-TL-SLICEM.SLICEM.CARRYCHAIN" out_port="BLK-TL-SLICEM.CIN"/>
                </direct>
                <direct input="BLK-TL-CLBM.CLK1" name="BLK-TL-CLBM.CLK_to_BLK-TL-SLICEM.CLK1" output="BLK-TL-SLICEM.CLK"/>
                <direct input="BLK-TL-CLBM.CX1" name="BLK-TL-CLBM.CX_to_BLK-TL-SLICEM.CX1" output="BLK-TL-SLICEM.CX"/>
                <direct input="BLK-TL-CLBM.D6-11" name="BLK-TL-CLBM.D1_to_BLK-TL-SLICEM.D11" output="BLK-TL-SLICEM.D6-1"/>

                <direct input="BLK-TL-CLBM.DX1" name="BLK-TL-CLBM.DX_to_BLK-TL-SLICEM.DX1" output="BLK-TL-SLICEM.DX"/>
                <direct input="BLK-TL-CLBM.SR1" name="BLK-TL-CLBM.SR_to_BLK-TL-SLICEM.SR1" output="BLK-TL-SLICEM.SR"/>

                <direct input="BLK-TL-CLBM.AI1" name="BLK-TL-SLICEM.AI_to_BLK-TL-CLBM.AI1" output="BLK-TL-SLICEM.AI"/>
                <direct input="BLK-TL-CLBM.BI1" name="BLK-TL-SLICEM.BI_to_BLK-TL-CLBM.BI1" output="BLK-TL-SLICEM.BI"/>
                <direct input="BLK-TL-CLBM.CI1" name="BLK-TL-SLICEM.CI_to_BLK-TL-CLBM.CI1" output="BLK-TL-SLICEM.CI"/>
                <direct input="BLK-TL-CLBM.WE" name="BLK-TL-SLICEM.WE_to_BLK-TL-CLBM.WE" output="BLK-TL-SLICEM.WE"/>

            </interconnect>

            <fc in_type="frac" in_val="0.5" out_type="frac" out_val="0.5">
            <fc_override fc_type="frac" fc_val="0.0" port_name="COUT0"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="CIN0"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="COUT1"/>
            <fc_override fc_type="frac" fc_val="0.0" port_name="CIN1"/>            
            </fc>


            <pinlocations pattern="spread"/>

        </pb_type>

        <pb_type name="DSP_slicel" height="5">
            <input name="A0" num_pins="30"/>
            <input name="ACIN0" num_pins="30"/>
            <input name="ALUMODE0" num_pins="4"/>
            <input name="B0" num_pins="27"/>
            <input name="BCIN0" num_pins="27"/>
            <input name="C0" num_pins="48"/>
            <input name="CARRYCASCIN0" num_pins="1"/>
            <input name="CARRYIN0" num_pins="1"/>
            <input name="CARRYINSEL0" num_pins="3"/>
            <input name="CEA10" num_pins="1"/>
            <input name="CEA20" num_pins="1"/>
            <input name="CEAD0" num_pins="1"/>
            <input name="CEALUMODE0" num_pins="1"/>
            <input name="CEB10" num_pins="1"/>
            <input name="CEB20" num_pins="1"/>
            <input name="CEC0" num_pins="1"/>
            <input name="CECARRYIN0" num_pins="1"/>
            <input name="CECTRL0" num_pins="1"/>
            <input name="CED0" num_pins="1"/>
            <input name="CEINMODE0" num_pins="1"/>
            <input name="CEM0" num_pins="1"/>
            <input name="CEP0" num_pins="1"/>
            <input name="D0" num_pins="27"/>
            <input name="INMODE0" num_pins="5"/>
            <input name="MULTSIGNIN0" num_pins="1"/>
            <input name="OPMODE0" num_pins="9"/>
            <input name="PCIN0" num_pins="48"/>
            <input name="RSTA0" num_pins="1"/>
            <input name="RSTALLCARRYIN0" num_pins="1"/>
            <input name="RSTALUMODE0" num_pins="1"/>
            <input name="RSTB0" num_pins="1"/>
            <input name="RSTC0" num_pins="1"/>
            <input name="RSTCTRL0" num_pins="1"/>
            <input name="RSTD0" num_pins="1"/>
            <input name="RSTINMODE0" num_pins="1"/>
            <input name="RSTM0" num_pins="1"/>
            <input name="RSTP0" num_pins="1"/>

            <input name="RF_load0" num_pins="1"/>
            <input name="A_addr0" num_pins="3"/>
            <input name="ACOUT_addr0" num_pins="3"/>

            <input name="MULTMODE0" num_pins="4"/>
            <input name="LPS0" num_pins="1"/>
            <input name="CHAINMODE0" num_pins="2"/>
            <input name="MDR0" num_pins="1"/>
            <input name="CEMULTMODE0" num_pins="1"/>
            <input name="CELPS0" num_pins="1"/>
            <input name="CECHAINMODE0" num_pins="1"/>
            <input name="CEMDR0" num_pins="1"/>
            <input name="RSTMULTMODE0" num_pins="1"/>
            <input name="RSTLPS0" num_pins="1"/>
            <input name="RSTCHAINMODE0" num_pins="1"/>
            <input name="RSTMDR0" num_pins="1"/>

            <output name="ACOUT0" num_pins="30"/>
            <output name="BCOUT0" num_pins="27"/>
            <output name="CARRYCASCOUT0" num_pins="1"/>
            <output name="CARRYOUT0" num_pins="8"/>
            <output name="MULTSIGNOUT0" num_pins="1"/>
            <output name="OVERFLOW0" num_pins="1"/>
            <output name="P0" num_pins="48"/>
            <output name="PATTERNBDETECT0" num_pins="1"/>
            <output name="PATTERNDETECT0" num_pins="1"/>
            <output name="PCOUT0" num_pins="48"/>
            <output name="UNDERFLOW0" num_pins="1"/>
            <output name="XOROUT0" num_pins="8"/>

            <clock name="CLK0" num_pins="1"/>

            <input name="A1" num_pins="30"/>
            <input name="ACIN1" num_pins="30"/>
            <input name="ALUMODE1" num_pins="4"/>
            <input name="B1" num_pins="27"/>
            <input name="BCIN1" num_pins="27"/>
            <input name="C1" num_pins="48"/>
            <input name="CARRYCASCIN1" num_pins="1"/>
            <input name="CARRYIN1" num_pins="1"/>
            <input name="CARRYINSEL1" num_pins="3"/>
            <input name="CEA11" num_pins="1"/>
            <input name="CEA21" num_pins="1"/>
            <input name="CEAD1" num_pins="1"/>
            <input name="CEALUMODE1" num_pins="1"/>
            <input name="CEB11" num_pins="1"/>
            <input name="CEB21" num_pins="1"/>
            <input name="CEC1" num_pins="1"/>
            <input name="CECARRYIN1" num_pins="1"/>
            <input name="CECTRL1" num_pins="1"/>
            <input name="CED1" num_pins="1"/>
            <input name="CEINMODE1" num_pins="1"/>
            <input name="CEM1" num_pins="1"/>
            <input name="CEP1" num_pins="1"/>
            <input name="D1" num_pins="27"/>
            <input name="INMODE1" num_pins="5"/>
            <input name="MULTSIGNIN1" num_pins="1"/>
            <input name="OPMODE1" num_pins="9"/>
            <input name="PCIN1" num_pins="48"/>
            <input name="RSTA1" num_pins="1"/>
            <input name="RSTALLCARRYIN1" num_pins="1"/>
            <input name="RSTALUMODE1" num_pins="1"/>
            <input name="RSTB1" num_pins="1"/>
            <input name="RSTC1" num_pins="1"/>
            <input name="RSTCTRL1" num_pins="1"/>
            <input name="RSTD1" num_pins="1"/>
            <input name="RSTINMODE1" num_pins="1"/>
            <input name="RSTM1" num_pins="1"/>
            <input name="RSTP1" num_pins="1"/>

            <input name="RF_load1" num_pins="1"/>
            <input name="A_addr1" num_pins="3"/>
            <input name="ACOUT_addr1" num_pins="3"/>

            <input name="MULTMODE1" num_pins="4"/>
            <input name="LPS1" num_pins="1"/>
            <input name="CHAINMODE1" num_pins="2"/>
            <input name="MDR1" num_pins="1"/>
            <input name="CEMULTMODE1" num_pins="1"/>
            <input name="CELPS1" num_pins="1"/>
            <input name="CECHAINMODE1" num_pins="1"/>
            <input name="CEMDR1" num_pins="1"/>
            <input name="RSTMULTMODE1" num_pins="1"/>
            <input name="RSTLPS1" num_pins="1"/>
            <input name="RSTCHAINMODE1" num_pins="1"/>
            <input name="RSTMDR1" num_pins="1"/>

            <output name="ACOUT1" num_pins="30"/>
            <output name="BCOUT1" num_pins="27"/>
            <output name="CARRYCASCOUT1" num_pins="1"/>
            <output name="CARRYOUT1" num_pins="8"/>
            <output name="MULTSIGNOUT1" num_pins="1"/>
            <output name="OVERFLOW1" num_pins="1"/>
            <output name="P1" num_pins="48"/>
            <output name="PATTERNBDETECT1" num_pins="1"/>
            <output name="PATTERNDETECT1" num_pins="1"/>
            <output name="PCOUT1" num_pins="48"/>
            <output name="UNDERFLOW1" num_pins="1"/>
            <output name="XOROUT1" num_pins="8"/>

            <clock name="CLK1" num_pins="1"/>

            <pb_type name="DSP" num_pb="2">
                <input name="A" num_pins="30"/>
                <input name="ACIN" num_pins="30"/>
                <input name="ALUMODE" num_pins="4"/>
                <input name="B" num_pins="27"/>
                <input name="BCIN" num_pins="27"/>
                <input name="C" num_pins="48"/>
                <input name="CARRYCASCIN" num_pins="1"/>
                <input name="CARRYIN" num_pins="1"/>
                <input name="CARRYINSEL" num_pins="3"/>
                <input name="CEA1" num_pins="1"/>
                <input name="CEA2" num_pins="1"/>
                <input name="CEAD" num_pins="1"/>
                <input name="CEALUMODE" num_pins="1"/>
                <input name="CEB1" num_pins="1"/>
                <input name="CEB2" num_pins="1"/>
                <input name="CEC" num_pins="1"/>
                <input name="CECARRYIN" num_pins="1"/>
                <input name="CECTRL" num_pins="1"/>
                <input name="CED" num_pins="1"/>
                <input name="CEINMODE" num_pins="1"/>
                <input name="CEM" num_pins="1"/>
                <input name="CEP" num_pins="1"/>
                <input name="D" num_pins="27"/>
                <input name="INMODE" num_pins="5"/>
                <input name="MULTSIGNIN" num_pins="1"/>
                <input name="OPMODE" num_pins="9"/>
                <input name="PCIN" num_pins="48"/>
                <input name="RSTA" num_pins="1"/>
                <input name="RSTALLCARRYIN" num_pins="1"/>
                <input name="RSTALUMODE" num_pins="1"/>
                <input name="RSTB" num_pins="1"/>
                <input name="RSTC" num_pins="1"/>
                <input name="RSTCTRL" num_pins="1"/>
                <input name="RSTD" num_pins="1"/>
                <input name="RSTINMODE" num_pins="1"/>
                <input name="RSTM" num_pins="1"/>
                <input name="RSTP" num_pins="1"/>

                <input name="RF_load" num_pins="1"/>
                <input name="A_addr" num_pins="3"/>
                <input name="ACOUT_addr" num_pins="3"/>

                <input name="MULTMODE" num_pins="4"/>
                <input name="LPS" num_pins="1"/>
                <input name="CHAINMODE" num_pins="2"/>
                <input name="MDR" num_pins="1"/>
                <input name="CEMULTMODE" num_pins="1"/>
                <input name="CELPS" num_pins="1"/>
                <input name="CECHAINMODE" num_pins="1"/>
                <input name="CEMDR" num_pins="1"/>
                <input name="RSTMULTMODE" num_pins="1"/>
                <input name="RSTLPS" num_pins="1"/>
                <input name="RSTCHAINMODE" num_pins="1"/>
                <input name="RSTMDR" num_pins="1"/>

                <output name="ACOUT" num_pins="30"/>
                <output name="BCOUT" num_pins="27"/>
                <output name="CARRYCASCOUT" num_pins="1"/>
                <output name="CARRYOUT" num_pins="8"/>
                <output name="MULTSIGNOUT" num_pins="1"/>
                <output name="OVERFLOW" num_pins="1"/>
                <output name="P" num_pins="48"/>
                <output name="PATTERNBDETECT" num_pins="1"/>
                <output name="PATTERNDETECT" num_pins="1"/>
                <output name="PCOUT" num_pins="48"/>
                <output name="UNDERFLOW" num_pins="1"/>
                <output name="XOROUT" num_pins="8"/>

                <clock name="CLK" num_pins="1"/>

                <mode name="DSP_normal">
                    <pb_type name="mac_mult" num_pb="1">
                        <input name="A" num_pins="30"/>
                        <input name="B" num_pins="18"/>

                        <input name="CEA1" num_pins="1"/>
                        <input name="CEA2" num_pins="1"/>
                        <input name="CEB1" num_pins="1"/>
                        <input name="CEB2" num_pins="1"/>

                        <input name="CEM" num_pins="1"/>
                        <input name="INMODE" num_pins="5"/>
                        <clock name="CLK" num_pins="1"/>
                        <output name="P" num_pins="48"/>

                        <mode name="mac_mult_comb">
                            <pb_type name="mac_mult_comb" blif_model=".subckt multiply" num_pb="1">

                                <input name="a" num_pins="27"/>
                                <input name="b" num_pins="18"/>
                                <output name="p" num_pins="45"/>

                                <delay_constant max="3.826e-9" in_port="mac_mult_comb.a" out_port="mac_mult_comb.p"/>
                                <delay_constant max="3.597e-9" in_port="mac_mult_comb.b" out_port="mac_mult_comb.p"/>
                            </pb_type>
                            <!-- mac_mult -->
                            <interconnect>
                                <!-- Directly connect inputs -->
                                <direct name="dataa_in" input="mac_mult.A[26:0]" output="mac_mult_comb.a"/>
                                <direct name="datab_in" input="mac_mult.B[17:0]" output="mac_mult_comb.b"/>

                                <direct name="dataout_out" input="mac_mult_comb.p" output="mac_mult.P[44:0]">
                                    <pack_pattern name="mac_mult_comb_to_mac_out_output" in_port="mac_mult_comb.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_add" in_port="mac_mult_comb.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_and" in_port="mac_mult_comb.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_accumulator" in_port="mac_mult_comb.p[0]" out_port="mac_mult.P[0]"/>
                                </direct>
                            </interconnect>
                        </mode>

                        <mode name="mac_mult_reg">
                            <pb_type name="mac_mult_reg" blif_model=".subckt multiply_reg" num_pb="1">
                                <input name="a" num_pins="27"   />
                                <input name="b" num_pins="18"   />

                                <clock name="clk" num_pins="1" />

                                <output name="p" num_pins="45"/>

                                <T_setup clock="clk" port="mac_mult_reg.a" value="527e-12"/>
                                <T_setup clock="clk" port="mac_mult_reg.b" value="527e-12"/>
                                <T_hold clock="clk" port="mac_mult_reg.a" value="-157e-12"/>
                                <T_hold clock="clk" port="mac_mult_reg.b" value="-157e-12"/>
                                <T_clock_to_Q clock="clk" port="mac_mult_reg.a" max="97e-12" min="97e-12"/>
                                <T_clock_to_Q clock="clk" port="mac_mult_reg.b" max="97e-12" min="97e-12"/>
                                <delay_constant max="3.826e-9" in_port="mac_mult_reg.a" out_port="mac_mult_reg.p"/>
                                <delay_constant max="3.597e-9" in_port="mac_mult_reg.b" out_port="mac_mult_reg.p"/>

                                <T_clock_to_Q clock="clk" port="mac_mult_reg.p" max="97e-12" min="97e-12"/>
                                <T_setup clock="clk" port="mac_mult_reg.p" value="99e-12"/>
                                <T_hold clock="clk" port="mac_mult_reg.p" value="48e-12"/>
                            </pb_type>
                            <!-- mac_mult -->
                            <interconnect>
                                <!-- Directly connect inputs -->
                                <direct name="dataa_in" input="mac_mult.A[26:0]" output="mac_mult_reg.a"/>
                                <direct name="datab_in" input="mac_mult.B[17:0]" output="mac_mult_reg.b"/>
                                <direct name="dataout_out" input="mac_mult_reg.p" output="mac_mult.P[44:0]">
                                    <pack_pattern name="mac_mult_reg_to_mac_out_output" in_port="mac_mult_reg.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_reg_to_mac_out_add" in_port="mac_mult_reg.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_reg_to_mac_out_and" in_port="mac_mult_reg.p[0]" out_port="mac_mult.P[0]"/>
                                    <pack_pattern name="mac_mult_reg_to_mac_out_accumulator" in_port="mac_mult_reg.p[0]" out_port="mac_mult.P[0]"/>
                                </direct>
                                <!-- Drop the unsupported extra clocks -->
                                <complete name="clk_in" input="mac_mult.CLK" output="mac_mult_reg.clk"/>
                            </interconnect>
                        </mode>
                    </pb_type>

                    <pb_type name="mac_out" num_pb="1">
                        <input name="data_in" num_pins="48"/>
                        <input name="C" num_pins="48"/>
                        <input name="chain_in" num_pins="48"/>
                        <input name="CEC" num_pins="1"/>
                        <input name="CEP" num_pins="1"/>
                        <input name="OPMODE" num_pins="9"/>
                        <input name="ALUMODE" num_pins="4"/>
                        <output name="P" num_pins="48"/>
                        <output name="chain_out" num_pins="48"/>
                        <clock name="CLK" num_pins="1"/>

                        <mode name="output">
                            <pb_type name="mac_out_output" blif_model=".latch" num_pb="48" class="flipflop">
                                <input   name="D"         num_pins="1" port_class="D"    />
                                <output  name="Q"         num_pins="1" port_class="Q"    />
                                <clock   name="clk"       num_pins="1" port_class="clock"/>
                                <!-- T_dspdck_a_areg -->
                                <T_setup value="0.24e-9" port="mac_out_output.D"  clock="clk"/>
                            </pb_type>
                            <!-- mac_out -->
                            <interconnect>
                                <!-- Data inputs -->
                                <direct name="dataa_in" input="mac_out.data_in[47:0]" output="mac_out_output.D">
                                    <pack_pattern name="mac_mult_comb_to_mac_out_output" in_port="mac_out.data_in[0]" out_port="mac_out_output.D[0]"/>
                                    <pack_pattern name="mac_mult_reg_to_mac_out_output" in_port="mac_out.data_in[0]" out_port="mac_out_output.D[0]"/>
                                </direct>
                                <!-- Control Inputs -->
                                <direct name="out_c2" input="mac_out_output.Q" output="mac_out.P[47:0]"/>
                                <!-- Clock inputs -->
                                <complete name="clk_in" input="mac_out.CLK" output="mac_out_output.clk"/>
                            </interconnect>
                        </mode>

                        <mode name="one_level_add">
                            <pb_type name="mac_out_add" blif_model=".subckt adder" num_pb="1">
                                <input name="a" num_pins="48"/>
                                <input name="b" num_pins="48"/>
                                <input name="cin" num_pins="1"/>
                                <output name="sumout" num_pins="48"/>
                                <output name="cout" num_pins="1"/>

                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.a" out_port="mac_out_add.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.b" out_port="mac_out_add.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.cin" out_port="mac_out_add.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.a" out_port="mac_out_add.cout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.b" out_port="mac_out_add.cout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_add.cin" out_port="mac_out_add.cout"/>
                            </pb_type>
                            <!-- mac_out -->
                            <interconnect>
                                <!-- Data inputs -->
                                <direct name="cin" input="mac_out.ALUMODE[0]" output="mac_out_add.cin"/>
                                <direct name="dataa_in" input="mac_out.data_in[47:0]" output="mac_out_add.a">
                                    <pack_pattern name="mac_mult_reg_to_mac_out_add" in_port="mac_out.data_in[0]" out_port="mac_out_add.a[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_add" in_port="mac_out.data_in[0]" out_port="mac_out_add.a[0]"/>
                                </direct>
                                <direct name="datab_in" input="mac_out.C[47:0]" output="mac_out_add.b">
                                    <!--pack_pattern name="mac_mult_reg_to_mac_out_add" in_port="mac_out.C[0]" out_port="mac_out_add.b[0]"/>
                        <pack_pattern name="mac_mult_comb_to_mac_out_add" in_port="mac_out.C[0]" out_port="mac_out_add.b[0]"/-->
                                </direct>
                                <!-- Max output width of 36 (dataa width, NOT dataa width + 1) in this mode -->
                                <direct name="out_c2" input="mac_out_add.sumout" output="mac_out.P[47:0]"/>
                                <direct name="cout" input="mac_out_add.cout" output="mac_out.chain_out[0]"/>
                                <!-- Signal Outputs -->
                            </interconnect>
                        </mode>

                        <mode name="one_level_and">
                            <pb_type name="mac_out_and" blif_model=".subckt and" num_pb="1">
                                <input name="a" num_pins="48"/>
                                <input name="b" num_pins="48"/>
                                <output name="sumout" num_pins="48"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_and.a" out_port="mac_out_and.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_and.b" out_port="mac_out_and.sumout"/>
                            </pb_type>
                            <!-- mac_out -->
                            <interconnect>
                                <!-- Data inputs -->
                                <direct name="dataa_in" input="mac_out.data_in[47:0]" output="mac_out_and.a">
                                    <pack_pattern name="mac_mult_reg_to_mac_out_and" in_port="mac_out.data_in[0]" out_port="mac_out_and.a[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_and" in_port="mac_out.data_in[0]" out_port="mac_out_and.a[0]"/>
                                </direct>
                                <direct name="datab_in" input="mac_out.C[47:0]" output="mac_out_and.b">
                                    <!--pack_pattern name="mac_mult_reg_to_mac_out_and" in_port="mac_out.C[0]" out_port="mac_out_and.b[0]"/>
                        <pack_pattern name="mac_mult_comb_to_mac_out_and" in_port="mac_out.C[0]" out_port="mac_out_and.b[0]"/-->
                                </direct>
                                <!-- Max output width of 36 (dataa width, NOT dataa width + 1) in this mode -->
                                <direct name="out_c2" input="mac_out_and.sumout" output="mac_out.P[47:0]"/>
                                <!-- Signal Outputs -->
                            </interconnect>
                        </mode>

                        <mode name="accumulator_chain_out">
                            <pb_type name="mac_out_accumulator" blif_model=".subckt adder" num_pb="1">
                                <input name="a" num_pins="48"/>
                                <input name="b" num_pins="48"/>
                                <input name="cin" num_pins="1"/>
                                <output name="sumout" num_pins="48"/>
                                <output name="cout" num_pins="1"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.a" out_port="mac_out_accumulator.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.b" out_port="mac_out_accumulator.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.cin" out_port="mac_out_accumulator.sumout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.a" out_port="mac_out_accumulator.cout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.b" out_port="mac_out_accumulator.cout"/>
                                <delay_constant max="1765e-12" min="763e-12" in_port="mac_out_accumulator.cin" out_port="mac_out_accumulator.cout"/>
                            </pb_type>
                            <!-- mac_out -->
                            <interconnect>
                                <!-- Data inputs -->
                                <direct name="cin" input="mac_out.ALUMODE[0]" output="mac_out_accumulator.cin"/>
                                <direct name="dataa_in" input="mac_out.data_in[47:0]" output="mac_out_accumulator.a">
                                    <pack_pattern name="mac_mult_reg_to_mac_out_accumulator" in_port="mac_out.data_in[0]" out_port="mac_out_accumulator.a[0]"/>
                                    <pack_pattern name="mac_mult_comb_to_mac_out_accumulator" in_port="mac_out.data_in[0]" out_port="mac_out_accumulator.a[0]"/>
                                </direct>
                                <direct name="datab_in" input="mac_out.chain_in[47:0]" output="mac_out_accumulator.b">
                                    <!--pack_pattern name="mac_mult_reg_to_mac_out_accumulator" in_port="mac_out.chain_in[0]" out_port="mac_out_accumulator.b[0]"/>
                        <pack_pattern name="mac_mult_comb_to_mac_out_accumulator" in_port="mac_out.chain_in[0]" out_port="mac_out_accumulator.b[0]"/-->
                                </direct>
                                <!-- Max output width of 36 (dataa width, NOT dataa width + 1) in this mode -->
                                <direct name="out_c2" input="mac_out_accumulator.sumout" output="mac_out.P[47:0] mac_out.chain_out"/>
                                <direct name="cout" input="mac_out_accumulator.cout" output="mac_out.chain_out[0]"/>
                                <!-- Signal Outputs -->
                            </interconnect>
                        </mode>

                    </pb_type>
                    <!-- mac_output -->
                    <interconnect>
                        <direct name="data_mult_a" input="DSP.A[29:0]" output="mac_mult.A[29:0]"/>
                        <direct name="data_mult_b" input="DSP.B[17:0]" output="mac_mult.B[17:0]"/>

                        <direct name="data_mac_output_in_a" input="DSP.A[29:0]" output="mac_out.data_in[47:18]"/>
                        <direct name="data_mac_output_in_b" input="DSP.B[17:0]" output="mac_out.data_in[17:0]"/>

                        <direct name="data_mac_output_in_c" input="DSP.C[47:0]" output="mac_out.C[47:0]"/>

                        <direct name="data_mac_mult_out_to_mac_output_in" input="mac_mult.P[47:0]" output="mac_out.data_in">
                            <pack_pattern name="mac_mult_comb_to_mac_out_output" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>
                            <pack_pattern name="mac_mult_reg_to_mac_out_output" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>

                            <pack_pattern name="mac_mult_comb_to_mac_out_add" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>
                            <pack_pattern name="mac_mult_reg_to_mac_out_add" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>

                            <pack_pattern name="mac_mult_comb_to_mac_out_and" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>
                            <pack_pattern name="mac_mult_reg_to_mac_out_and" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>

                            <pack_pattern name="mac_mult_comb_to_mac_out_accumulator" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>
                            <pack_pattern name="mac_mult_reg_to_mac_out_accumulator" in_port="mac_mult.P[0]" out_port="mac_out.data_in[0]"/>
                        </direct>
                        <!-- mac_mult control in -->
                        <direct name="mac_control_in_0" input="DSP.CEA1" output="mac_mult.CEA1"/>
                        <direct name="mac_control_in_1" input="DSP.CEA2" output="mac_mult.CEA2"/>
                        <direct name="mac_control_in_2" input="DSP.CEB1" output="mac_mult.CEA1"/>
                        <direct name="mac_control_in_3" input="DSP.CEB2" output="mac_mult.CEA2"/>
                        <direct name="mac_control_in_4" input="DSP.CEM" output="mac_mult.CEM"/>
                        <direct name="mac_control_in_5" input="DSP.INMODE" output="mac_mult.INMODE"/>
                        <direct name="mac_control_in_6" input="DSP.CEC" output="mac_out.CEC"/>
                        <direct name="mac_control_in_7" input="DSP.CEP" output="mac_out.CEP"/>
                        <direct name="mac_control_in_8" input="DSP.OPMODE" output="mac_out.OPMODE"/>
                        <direct name="mac_control_in_9" input="DSP.ALUMODE" output="mac_out.ALUMODE"/>
                        <!-- Clocks -->
                        <direct name="clock_c1_mult" input="DSP.CLK" output="mac_mult.CLK"/>
                        <direct name="clock_c2_output" input="DSP.CLK" output="mac_out.CLK"/>
                        <!-- Arithmetic Chain -->
                        <direct name="chain_in" input="DSP.PCIN" output="mac_out.chain_in"/>
                        <!-- Chain out is the lower 44 bits of the data output -->
                        <direct name="chain_out" input="mac_out.chain_out" output="DSP.PCOUT"/>
                        <!-- mac_mult data outputs -->
                        <!-- NOTE: this does not exist in the actual stratixiv, but is required to pack successfully: it allows mac_mults access to signals from general routing -->
                        <complete name="out_c2" input="mac_mult.P" output="DSP.P"/>
                        <!-- mac_out data outputs, includeing extra flexibility for loopback -->
                        <complete name="out_c3" input="mac_out.P" output="DSP.P"/>
                    </interconnect>
                </mode>

                <mode name="DSP48E1">
                    <pb_type name="DSP48E1" blif_model=".subckt DSP48E1" num_pb="1">
                        <input name="A" num_pins="30"/>
                        <input name="ACIN" num_pins="30"/>
                        <input name="ALUMODE" num_pins="4"/>
                        <input name="B" num_pins="18"/>
                        <input name="BCIN" num_pins="18"/>
                        <input name="C" num_pins="48"/>
                        <input name="CARRYCASCIN" num_pins="1"/>
                        <input name="CARRYIN" num_pins="1"/>
                        <input name="CARRYINSEL" num_pins="3"/>
                        <input name="CEA1" num_pins="1"/>
                        <input name="CEA2" num_pins="1"/>
                        <input name="CEAD" num_pins="1"/>
                        <input name="CEALUMODE" num_pins="1"/>
                        <input name="CEB1" num_pins="1"/>
                        <input name="CEB2" num_pins="1"/>
                        <input name="CEC" num_pins="1"/>
                        <input name="CECARRYIN" num_pins="1"/>
                        <input name="CECTRL" num_pins="1"/>
                        <input name="CED" num_pins="1"/>
                        <input name="CEINMODE" num_pins="1"/>
                        <input name="CEM" num_pins="1"/>
                        <input name="CEP" num_pins="1"/>
                        <input name="D" num_pins="25"/>
                        <input name="INMODE" num_pins="5"/>
                        <input name="MULTSIGNIN" num_pins="1"/>
                        <input name="OPMODE" num_pins="7"/>
                        <input name="PCIN" num_pins="48"/>
                        <input name="RSTA" num_pins="1"/>
                        <input name="RSTALLCARRYIN" num_pins="1"/>
                        <input name="RSTALUMODE" num_pins="1"/>
                        <input name="RSTB" num_pins="1"/>
                        <input name="RSTC" num_pins="1"/>
                        <input name="RSTCTRL" num_pins="1"/>
                        <input name="RSTD" num_pins="1"/>
                        <input name="RSTINMODE" num_pins="1"/>
                        <input name="RSTM" num_pins="1"/>
                        <input name="RSTP" num_pins="1"/>

                        <output name="ACOUT" num_pins="30"/>
                        <output name="BCOUT" num_pins="18"/>
                        <output name="CARRYCASCOUT" num_pins="1"/>
                        <output name="CARRYOUT" num_pins="4"/>
                        <output name="MULTSIGNOUT" num_pins="1"/>
                        <output name="OVERFLOW" num_pins="1"/>
                        <output name="P" num_pins="48"/>
                        <output name="PATTERNBDETECT" num_pins="1"/>
                        <output name="PATTERNDETECT" num_pins="1"/>
                        <output name="PCOUT" num_pins="48"/>
                        <output name="UNDERFLOW" num_pins="1"/>

                        <clock name="CLK" num_pins="1"/>

                        <T_setup clock="CLK" port="DSP48E1.A" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.A" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.ACIN" value="3.59e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.ACIN" value="-3.59e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.ALUMODE" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.ALUMODE" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.B" value="3.6e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.B" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.BCIN" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.BCIN" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.C" value="3.59e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.C" value="-3.59e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CARRYCASCIN" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CARRYCASCIN" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CARRYIN" value="3.6e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CARRYIN" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CARRYINSEL" value="5.66e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CARRYINSEL" value="-5.66e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEA1" value="5.66e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEA1" value="-5.66e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEA2" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEA2" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEAD" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEAD" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEALUMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEALUMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEB1" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEB1" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEB2" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEB2" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEC" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEC" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CECARRYIN" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CECARRYIN" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CECTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CECTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CED" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CED" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEINMODE" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="DSP48E1.INMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.INMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEM" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEM" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.CEP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.CEP" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.D" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.D" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.MULTSIGNIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.MULTSIGNIN" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.OPMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.OPMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.PCIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.PCIN" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTA" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTA" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTALLCARRYIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTALLCARRYIN" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="DSP48E1.RSTALUMODE" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTALUMODE" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTB" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTB" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTC" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTC" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTCTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTCTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTD" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTD" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTINMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTM" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTM" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E1.RSTP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E1.RSTP" value="-5.32e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.ACOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.BCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.CARRYCASCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.CARRYOUT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.MULTSIGNOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.OVERFLOW" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.P" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.PATTERNBDETECT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.PATTERNDETECT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.PCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E1.UNDERFLOW" min="2.04e-10"/>


                    </pb_type>
                    <interconnect>
                        <direct name="A" input="DSP.A" output="DSP48E1.A"/>
                        <direct name="ACIN" input="DSP.ACIN" output="DSP48E1.ACIN"/>
                        <direct name="ALUMODE" input="DSP.ALUMODE" output="DSP48E1.ALUMODE"/>
                        <direct name="B" input="DSP.B[17:0]" output="DSP48E1.B"/>
                        <direct name="BCIN" input="DSP.BCIN[17:0]" output="DSP48E1.BCIN"/>
                        <direct name="C" input="DSP.C" output="DSP48E1.C"/>
                        <direct name="CARRYCASCIN" input="DSP.CARRYCASCIN" output="DSP48E1.CARRYCASCIN"/>
                        <direct name="CARRYIN" input="DSP.CARRYIN" output="DSP48E1.CARRYIN"/>
                        <direct name="CARRYINSEL" input="DSP.CARRYINSEL" output="DSP48E1.CARRYINSEL"/>
                        <direct name="CEA1" input="DSP.CEA1" output="DSP48E1.CEA1"/>
                        <direct name="CEA2" input="DSP.CEA2" output="DSP48E1.CEA2"/>
                        <direct name="CEAD" input="DSP.CEAD" output="DSP48E1.CEAD"/>
                        <direct name="CEALUMODE" input="DSP.CEALUMODE" output="DSP48E1.CEALUMODE"/>
                        <direct name="CEB1" input="DSP.CEB1" output="DSP48E1.CEB1"/>
                        <direct name="CEB2" input="DSP.CEB2" output="DSP48E1.CEB2"/>
                        <direct name="CEC" input="DSP.CEC" output="DSP48E1.CEC"/>
                        <direct name="CECARRYIN" input="DSP.CECARRYIN" output="DSP48E1.CECARRYIN"/>
                        <direct name="CECTRL" input="DSP.CECTRL" output="DSP48E1.CECTRL"/>
                        <direct name="CED" input="DSP.CED" output="DSP48E1.CED"/>
                        <direct name="CEINMODE" input="DSP.CEINMODE" output="DSP48E1.CEINMODE"/>

                        <direct name="CEM" input="DSP.CEM" output="DSP48E1.CEM"/>
                        <direct name="CEP" input="DSP.CEP" output="DSP48E1.CEP"/>
                        <direct name="D" input="DSP.D[24:0]" output="DSP48E1.D"/>
                        <direct name="INMODE" input="DSP.INMODE" output="DSP48E1.INMODE"/>
                        <direct name="MULTSIGNIN" input="DSP.MULTSIGNIN" output="DSP48E1.MULTSIGNIN"/>
                        <direct name="OPMODE" input="DSP.OPMODE[6:0]" output="DSP48E1.OPMODE"/>
                        <direct name="PCIN" input="DSP.PCIN" output="DSP48E1.PCIN"/>
                        <direct name="RSTA" input="DSP.RSTA" output="DSP48E1.RSTA"/>
                        <direct name="RSTALLCARRYIN" input="DSP.RSTALLCARRYIN" output="DSP48E1.RSTALLCARRYIN"/>
                        <direct name="RSTALUMODE" input="DSP.RSTALUMODE" output="DSP48E1.RSTALUMODE"/>
                        <direct name="RSTB" input="DSP.RSTB" output="DSP48E1.RSTB"/>

                        <direct name="RSTC" input="DSP.RSTC" output="DSP48E1.RSTC"/>
                        <direct name="RSTCTRL" input="DSP.RSTCTRL" output="DSP48E1.RSTCTRL"/>
                        <direct name="RSTD" input="DSP.RSTD" output="DSP48E1.RSTD"/>
                        <direct name="RSTINMODE" input="DSP.RSTINMODE" output="DSP48E1.RSTINMODE"/>
                        <direct name="RSTM" input="DSP.RSTM" output="DSP48E1.RSTM"/>
                        <direct name="RSTP" input="DSP.RSTP" output="DSP48E1.RSTP"/>


                        <direct name="ACOUT" input="DSP48E1.ACOUT" output="DSP.ACOUT"/>
                        <direct name="BCOUT" input="DSP48E1.BCOUT" output="DSP.BCOUT[17:0]"/>
                        <direct name="CARRYCASCOUT" input="DSP48E1.CARRYCASCOUT" output="DSP.CARRYCASCOUT"/>
                        <direct name="CARRYOUT" input="DSP48E1.CARRYOUT" output="DSP.CARRYOUT[3:0]"/>
                        <direct name="MULTSIGNOUT" input="DSP48E1.MULTSIGNOUT" output="DSP.MULTSIGNOUT"/>
                        <direct name="OVERFLOW" input="DSP48E1.OVERFLOW" output="DSP.OVERFLOW"/>
                        <direct name="P" input="DSP48E1.P" output="DSP.P"/>
                        <direct name="PATTERNBDETECT" input="DSP48E1.PATTERNBDETECT" output="DSP.PATTERNBDETECT"/>
                        <direct name="PATTERNDETECT" input="DSP48E1.PATTERNDETECT" output="DSP.PATTERNDETECT"/>
                        <direct name="PCOUT" input="DSP48E1.PCOUT" output="DSP.PCOUT"/>
                        <direct name="UNDERFLOW" input="DSP48E1.UNDERFLOW" output="DSP.UNDERFLOW"/>

                        <direct name="clk" input="DSP.CLK" output="DSP48E1.CLK"/>

                    </interconnect>
                </mode>

                <mode name="DSP48E2">
                    <pb_type name="DSP48E2" blif_model=".subckt DSP48E2" num_pb="1">
                        <input name="A" num_pins="30"/>
                        <input name="ACIN" num_pins="30"/>
                        <input name="ALUMODE" num_pins="4"/>
                        <input name="B" num_pins="18"/>
                        <input name="BCIN" num_pins="18"/>
                        <input name="C" num_pins="48"/>
                        <input name="CARRYCASCIN" num_pins="1"/>
                        <input name="CARRYIN" num_pins="1"/>
                        <input name="CARRYINSEL" num_pins="3"/>
                        <input name="CEA1" num_pins="1"/>
                        <input name="CEA2" num_pins="1"/>
                        <input name="CEAD" num_pins="1"/>
                        <input name="CEALUMODE" num_pins="1"/>
                        <input name="CEB1" num_pins="1"/>
                        <input name="CEB2" num_pins="1"/>
                        <input name="CEC" num_pins="1"/>
                        <input name="CECARRYIN" num_pins="1"/>
                        <input name="CECTRL" num_pins="1"/>
                        <input name="CED" num_pins="1"/>
                        <input name="CEINMODE" num_pins="1"/>
                        <input name="CEM" num_pins="1"/>
                        <input name="CEP" num_pins="1"/>
                        <input name="D" num_pins="27"/>
                        <input name="INMODE" num_pins="5"/>
                        <input name="MULTSIGNIN" num_pins="1"/>
                        <input name="OPMODE" num_pins="9"/>
                        <input name="PCIN" num_pins="48"/>
                        <input name="RSTA" num_pins="1"/>
                        <input name="RSTALLCARRYIN" num_pins="1"/>
                        <input name="RSTALUMODE" num_pins="1"/>
                        <input name="RSTB" num_pins="1"/>
                        <input name="RSTC" num_pins="1"/>
                        <input name="RSTCTRL" num_pins="1"/>
                        <input name="RSTD" num_pins="1"/>
                        <input name="RSTINMODE" num_pins="1"/>
                        <input name="RSTM" num_pins="1"/>
                        <input name="RSTP" num_pins="1"/>

                        <output name="ACOUT" num_pins="30"/>
                        <output name="BCOUT" num_pins="18"/>
                        <output name="CARRYCASCOUT" num_pins="1"/>
                        <output name="CARRYOUT" num_pins="4"/>
                        <output name="MULTSIGNOUT" num_pins="1"/>
                        <output name="OVERFLOW" num_pins="1"/>
                        <output name="P" num_pins="48"/>
                        <output name="PATTERNBDETECT" num_pins="1"/>
                        <output name="PATTERNDETECT" num_pins="1"/>
                        <output name="PCOUT" num_pins="48"/>
                        <output name="UNDERFLOW" num_pins="1"/>
                        <output name="XOROUT" num_pins="8"/>

                        <clock name="CLK" num_pins="1"/>

                        <T_setup clock="CLK" port="DSP48E2.A" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.A" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.ACIN" value="3.59e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.ACIN" value="-3.59e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.ALUMODE" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.ALUMODE" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.B" value="3.6e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.B" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.BCIN" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.BCIN" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.C" value="3.59e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.C" value="-3.59e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CARRYCASCIN" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CARRYCASCIN" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CARRYIN" value="3.6e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CARRYIN" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CARRYINSEL" value="5.66e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CARRYINSEL" value="-5.66e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEA1" value="5.66e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEA1" value="-5.66e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEA2" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEA2" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEAD" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEAD" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEALUMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEALUMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEB1" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEB1" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEB2" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEB2" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEC" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEC" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CECARRYIN" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CECARRYIN" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CECTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CECTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CED" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CED" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEINMODE" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="DSP48E2.INMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.INMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEM" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEM" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.CEP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.CEP" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.D" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.D" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.MULTSIGNIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.MULTSIGNIN" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.OPMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.OPMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.PCIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.PCIN" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTA" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTA" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTALLCARRYIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTALLCARRYIN" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="DSP48E2.RSTALUMODE" value="4.43e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTALUMODE" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTB" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTB" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTC" value="2.41e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTC" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTCTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTCTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTD" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTD" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTINMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTM" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTM" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="DSP48E2.RSTP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="DSP48E2.RSTP" value="-5.32e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.ACOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.BCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.CARRYCASCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.CARRYOUT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.MULTSIGNOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.OVERFLOW" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.P" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.PATTERNBDETECT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.PATTERNDETECT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.PCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.UNDERFLOW" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="DSP48E2.XOROUT" min="2.04e-10"/>


                    </pb_type>
                    <interconnect>
                        <direct name="A" input="DSP.A" output="DSP48E2.A"/>
                        <direct name="ACIN" input="DSP.ACIN" output="DSP48E2.ACIN"/>
                        <direct name="ALUMODE" input="DSP.ALUMODE" output="DSP48E2.ALUMODE"/>
                        <direct name="B" input="DSP.B[17:0]" output="DSP48E2.B"/>
                        <direct name="BCIN" input="DSP.BCIN[17:0]" output="DSP48E2.BCIN"/>
                        <direct name="C" input="DSP.C" output="DSP48E2.C"/>
                        <direct name="CARRYCASCIN" input="DSP.CARRYCASCIN" output="DSP48E2.CARRYCASCIN"/>
                        <direct name="CARRYIN" input="DSP.CARRYIN" output="DSP48E2.CARRYIN"/>
                        <direct name="CARRYINSEL" input="DSP.CARRYINSEL" output="DSP48E2.CARRYINSEL"/>
                        <direct name="CEA1" input="DSP.CEA1" output="DSP48E2.CEA1"/>
                        <direct name="CEA2" input="DSP.CEA2" output="DSP48E2.CEA2"/>
                        <direct name="CEAD" input="DSP.CEAD" output="DSP48E2.CEAD"/>
                        <direct name="CEALUMODE" input="DSP.CEALUMODE" output="DSP48E2.CEALUMODE"/>
                        <direct name="CEB1" input="DSP.CEB1" output="DSP48E2.CEB1"/>
                        <direct name="CEB2" input="DSP.CEB2" output="DSP48E2.CEB2"/>
                        <direct name="CEC" input="DSP.CEC" output="DSP48E2.CEC"/>
                        <direct name="CECARRYIN" input="DSP.CECARRYIN" output="DSP48E2.CECARRYIN"/>
                        <direct name="CECTRL" input="DSP.CECTRL" output="DSP48E2.CECTRL"/>
                        <direct name="CED" input="DSP.CED" output="DSP48E2.CED"/>
                        <direct name="CEINMODE" input="DSP.CEINMODE" output="DSP48E2.CEINMODE"/>

                        <direct name="CEM" input="DSP.CEM" output="DSP48E2.CEM"/>
                        <direct name="CEP" input="DSP.CEP" output="DSP48E2.CEP"/>
                        <direct name="D" input="DSP.D" output="DSP48E2.D"/>
                        <direct name="INMODE" input="DSP.INMODE" output="DSP48E2.INMODE"/>
                        <direct name="MULTSIGNIN" input="DSP.MULTSIGNIN" output="DSP48E2.MULTSIGNIN"/>
                        <direct name="OPMODE" input="DSP.OPMODE" output="DSP48E2.OPMODE"/>
                        <direct name="PCIN" input="DSP.PCIN" output="DSP48E2.PCIN"/>
                        <direct name="RSTA" input="DSP.RSTA" output="DSP48E2.RSTA"/>
                        <direct name="RSTALLCARRYIN" input="DSP.RSTALLCARRYIN" output="DSP48E2.RSTALLCARRYIN"/>
                        <direct name="RSTALUMODE" input="DSP.RSTALUMODE" output="DSP48E2.RSTALUMODE"/>
                        <direct name="RSTB" input="DSP.RSTB" output="DSP48E2.RSTB"/>

                        <direct name="RSTC" input="DSP.RSTC" output="DSP48E2.RSTC"/>
                        <direct name="RSTCTRL" input="DSP.RSTCTRL" output="DSP48E2.RSTCTRL"/>
                        <direct name="RSTD" input="DSP.RSTD" output="DSP48E2.RSTD"/>
                        <direct name="RSTINMODE" input="DSP.RSTINMODE" output="DSP48E2.RSTINMODE"/>
                        <direct name="RSTM" input="DSP.RSTM" output="DSP48E2.RSTM"/>
                        <direct name="RSTP" input="DSP.RSTP" output="DSP48E2.RSTP"/>


                        <direct name="ACOUT" input="DSP48E2.ACOUT" output="DSP.ACOUT"/>
                        <direct name="BCOUT" input="DSP48E2.BCOUT" output="DSP.BCOUT[17:0]"/>
                        <direct name="CARRYCASCOUT" input="DSP48E2.CARRYCASCOUT" output="DSP.CARRYCASCOUT"/>
                        <direct name="CARRYOUT" input="DSP48E2.CARRYOUT" output="DSP.CARRYOUT[3:0]"/>
                        <direct name="MULTSIGNOUT" input="DSP48E2.MULTSIGNOUT" output="DSP.MULTSIGNOUT"/>
                        <direct name="OVERFLOW" input="DSP48E2.OVERFLOW" output="DSP.OVERFLOW"/>
                        <direct name="P" input="DSP48E2.P" output="DSP.P"/>
                        <direct name="PATTERNBDETECT" input="DSP48E2.PATTERNBDETECT" output="DSP.PATTERNBDETECT"/>
                        <direct name="PATTERNDETECT" input="DSP48E2.PATTERNDETECT" output="DSP.PATTERNDETECT"/>
                        <direct name="PCOUT" input="DSP48E2.PCOUT" output="DSP.PCOUT"/>
                        <direct name="UNDERFLOW" input="DSP48E2.UNDERFLOW" output="DSP.UNDERFLOW"/>
                        <direct name="XOROUT" input="DSP48E2.XOROUT" output="DSP.XOROUT"/>

                        <direct name="clk" input="DSP.CLK" output="DSP48E2.CLK"/>

                    </interconnect>
                </mode>

                <mode name="PIRDSP2">
                  <pb_type name="PIRDSP2" blif_model=".subckt pirdsp2" num_pb="1">
                      <input name="A" num_pins="30"/>
                      <input name="ACIN" num_pins="30"/>
                      <input name="ALUMODE" num_pins="4"/>
                      <input name="B" num_pins="27"/>
                      <input name="BCIN" num_pins="27"/>
                      <input name="C" num_pins="48"/>
                      <input name="CARRYCASCIN" num_pins="1"/>
                      <input name="CARRYIN" num_pins="1"/>
                      <input name="CARRYINSEL" num_pins="3"/>
                      <input name="CEA1" num_pins="1"/>
                      <input name="CEA2" num_pins="1"/>
                      <input name="CEAD" num_pins="1"/>
                      <input name="CEALUMODE" num_pins="1"/>
                      <input name="CEB1" num_pins="1"/>
                      <input name="CEB2" num_pins="1"/>
                      <input name="CEC" num_pins="1"/>
                      <input name="CECARRYIN" num_pins="1"/>
                      <input name="CECTRL" num_pins="1"/>
                      <input name="CED" num_pins="1"/>
                      <input name="CEINMODE" num_pins="1"/>
                      <input name="CEM" num_pins="1"/>
                      <input name="CEP" num_pins="1"/>
                      <input name="D" num_pins="27"/>
                      <input name="INMODE" num_pins="5"/>
                      <!--input name="MULTSIGNIN" num_pins="1"/-->
                      <input name="OPMODE" num_pins="9"/>
                      <input name="PCIN" num_pins="48"/>
                      <input name="RSTA" num_pins="1"/>
                      <input name="RSTALLCARRYIN" num_pins="1"/>
                      <input name="RSTALUMODE" num_pins="1"/>
                      <input name="RSTB" num_pins="1"/>
                      <input name="RSTC" num_pins="1"/>
                      <input name="RSTCTRL" num_pins="1"/>
                      <input name="RSTD" num_pins="1"/>
                      <input name="RSTINMODE" num_pins="1"/>
                      <input name="RSTM" num_pins="1"/>
                      <input name="RSTP" num_pins="1"/>

                      <input name="MULTMODE" num_pins="4"/>
                      <input name="LPS" num_pins="1"/>
                      <input name="CHAINMODE" num_pins="2"/>
                      <input name="MDR" num_pins="1"/>
                      <input name="CEMULTMODE" num_pins="1"/>
                      <input name="CELPS" num_pins="1"/>
                      <input name="CECHAINMODE" num_pins="1"/>
                      <input name="CEMDR" num_pins="1"/>
                      <input name="RSTMULTMODE" num_pins="1"/>
                      <input name="RSTLPS" num_pins="1"/>
                      <input name="RSTCHAINMODE" num_pins="1"/>
                      <input name="RSTMDR" num_pins="1"/>          

                      <output name="ACOUT" num_pins="30"/>
                      <output name="BCOUT" num_pins="27"/>
                      <output name="CARRYCASCOUT" num_pins="1"/>
                      <output name="CARRYOUT" num_pins="8"/>
                      <output name="MULTSIGNOUT" num_pins="1"/>
                      <output name="OVERFLOW" num_pins="1"/>
                      <output name="P" num_pins="48"/>
                      <output name="PATTERNBDETECT" num_pins="1"/>
                      <output name="PATTERNDETECT" num_pins="1"/>
                      <output name="PCOUT" num_pins="48"/>
                      <output name="UNDERFLOW" num_pins="1"/>
                      <output name="XOROUT" num_pins="8"/>

                      <clock name="CLK" num_pins="1"/>
                       
                        <T_setup clock="CLK" port="PIRDSP2.A" value="4.43e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.A" value="-4.43e-10"/>
                       
                        <T_setup clock="CLK" port="PIRDSP2.ALUMODE" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.ALUMODE" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.B" value="3.6e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.B" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.BCIN" value="4.43e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.BCIN" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.C" value="3.59e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.C" value="-3.59e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CARRYCASCIN" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CARRYCASCIN" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CARRYIN" value="3.6e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CARRYIN" value="-3.6e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CARRYINSEL" value="5.66e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CARRYINSEL" value="-5.66e-10"/>
                        
                        <T_setup clock="CLK" port="PIRDSP2.CEAD" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEAD" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEALUMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEALUMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEB1" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEB1" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEB2" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEB2" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEC" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEC" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CECARRYIN" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CECARRYIN" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CECTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CECTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CED" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CED" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEINMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEMULTMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEMULTMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CELPS" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CELPS" value="-5.32e-10"/>


                        <T_setup clock="CLK" port="PIRDSP2.INMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.INMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.MULTMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.MULTMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.LPS" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.LPS" value="-2.41e-10"/>



                        <T_setup clock="CLK" port="PIRDSP2.CEM" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEM" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEP" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.D" value="4.43e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.D" value="-4.43e-10"/>
                       
                        <T_setup clock="CLK" port="PIRDSP2.OPMODE" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.OPMODE" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.PCIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.PCIN" value="-5.32e-10"/>
                       
                        <T_setup clock="CLK" port="PIRDSP2.RSTALLCARRYIN" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTALLCARRYIN" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="PIRDSP2.RSTALUMODE" value="4.43e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTALUMODE" value="-4.43e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTB" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTB" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTC" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTC" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTCTRL" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTCTRL" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTD" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTD" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTINMODE" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="PIRDSP2.RSTMULTMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTMULTMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTLPS" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTLPS" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="PIRDSP2.RSTM" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTM" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTP" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTP" value="-5.32e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.BCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.CARRYCASCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.CARRYOUT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.MULTSIGNOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.OVERFLOW" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.P" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.PATTERNBDETECT" min="2.04e-10"/>

                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.PATTERNDETECT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.PCOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.UNDERFLOW" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.XOROUT" min="2.04e-10"/>

                        <T_setup clock="CLK" port="PIRDSP2.ACIN" value="3.59e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.ACIN" value="-3.59e-10"/>
                     
                        <T_setup clock="CLK" port="PIRDSP2.CEA1" value="5.66e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEA1" value="-5.66e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEA2" value="2.41e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEA2" value="-2.41e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTA" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTA" value="-5.32e-10"/>

                        <T_setup clock="CLK" port="PIRDSP2.CHAINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CHAINMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.MDR" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.MDR" value="-5.32e-10"/>
                   
                        <T_setup clock="CLK" port="PIRDSP2.CECHAINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CECHAINMODE" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.CEMDR" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.CEMDR" value="-5.32e-10"/>
                        <T_setup clock="CLK" port="PIRDSP2.RSTCHAINMODE" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTCHAINMODE" value="-5.32e-10"/>
                         <T_setup clock="CLK" port="PIRDSP2.RSTMDR" value="5.32e-10"/>
                        <T_hold clock="CLK" port="PIRDSP2.RSTMDR" value="-5.32e-10"/>
                     
                        <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP2.ACOUT" min="2.04e-10"/>
                    
                  </pb_type>

                  <interconnect>
                      <direct name="A" input="DSP.A" output="PIRDSP2.A"/>
                      <direct name="ACIN" input="DSP.ACIN" output="PIRDSP2.ACIN"/>
                      <direct name="ALUMODE" input="DSP.ALUMODE" output="PIRDSP2.ALUMODE"/>
                      <direct name="B" input="DSP.B" output="PIRDSP2.B"/>
                      <direct name="BCIN" input="DSP.BCIN" output="PIRDSP2.BCIN"/>
                      <direct name="C" input="DSP.C" output="PIRDSP2.C"/>
                      <direct name="CARRYCASCIN" input="DSP.CARRYCASCIN" output="PIRDSP2.CARRYCASCIN"/>
                      <direct name="CARRYIN" input="DSP.CARRYIN" output="PIRDSP2.CARRYIN"/>
                      <direct name="CARRYINSEL" input="DSP.CARRYINSEL" output="PIRDSP2.CARRYINSEL"/>
                      <direct name="CEA1" input="DSP.CEA1" output="PIRDSP2.CEA1"/>
                      <direct name="CEA2" input="DSP.CEA2" output="PIRDSP2.CEA2"/>
                      <direct name="CEAD" input="DSP.CEAD" output="PIRDSP2.CEAD"/>
                      <direct name="CEALUMODE" input="DSP.CEALUMODE" output="PIRDSP2.CEALUMODE"/>
                      <direct name="CEB1" input="DSP.CEB1" output="PIRDSP2.CEB1"/>
                      <direct name="CEB2" input="DSP.CEB2" output="PIRDSP2.CEB2"/>
                      <direct name="CEC" input="DSP.CEC" output="PIRDSP2.CEC"/>
                      <direct name="CECARRYIN" input="DSP.CECARRYIN" output="PIRDSP2.CECARRYIN"/>
                      <direct name="CECTRL" input="DSP.CECTRL" output="PIRDSP2.CECTRL"/>
                      <direct name="CED" input="DSP.CED" output="PIRDSP2.CED"/>
                      <direct name="CEINMODE" input="DSP.CEINMODE" output="PIRDSP2.CEINMODE"/>

                      <direct name="CEM" input="DSP.CEM" output="PIRDSP2.CEM"/>
                      <direct name="CEP" input="DSP.CEP" output="PIRDSP2.CEP"/>
                      <direct name="D" input="DSP.D" output="PIRDSP2.D"/>
                      <direct name="INMODE" input="DSP.INMODE" output="PIRDSP2.INMODE"/>
                      <!--direct name="MULTSIGNIN" input="DSP.MULTSIGNIN" output="PIRDSP2.MULTSIGNIN"/-->
                      <direct name="OPMODE" input="DSP.OPMODE" output="PIRDSP2.OPMODE"/>
                      <direct name="PCIN" input="DSP.PCIN" output="PIRDSP2.PCIN"/>
                      <direct name="RSTA" input="DSP.RSTA" output="PIRDSP2.RSTA"/>
                      <direct name="RSTALLCARRYIN" input="DSP.RSTALLCARRYIN" output="PIRDSP2.RSTALLCARRYIN"/>
                      <direct name="RSTALUMODE" input="DSP.RSTALUMODE" output="PIRDSP2.RSTALUMODE"/>
                      <direct name="RSTB" input="DSP.RSTB" output="PIRDSP2.RSTB"/>

                      <direct name="RSTC" input="DSP.RSTC" output="PIRDSP2.RSTC"/>
                      <direct name="RSTCTRL" input="DSP.RSTCTRL" output="PIRDSP2.RSTCTRL"/>
                      <direct name="RSTD" input="DSP.RSTD" output="PIRDSP2.RSTD"/>
                      <direct name="RSTINMODE" input="DSP.RSTINMODE" output="PIRDSP2.RSTINMODE"/>
                      <direct name="RSTM" input="DSP.RSTM" output="PIRDSP2.RSTM"/>
                      <direct name="RSTP" input="DSP.RSTP" output="PIRDSP2.RSTP"/>

                      <direct name="MULTMODE" input="DSP.MULTMODE" output="PIRDSP2.MULTMODE"/>
                      <direct name="LPS" input="DSP.LPS" output="PIRDSP2.LPS"/>
                      <direct name="CHAINMODE" input="DSP.CHAINMODE" output="PIRDSP2.CHAINMODE"/>
                      <direct name="MDR" input="DSP.MDR" output="PIRDSP2.MDR"/>
                      <direct name="CEMULTMODE" input="DSP.CEMULTMODE" output="PIRDSP2.CEMULTMODE"/>
                      <direct name="CELPS" input="DSP.CELPS" output="PIRDSP2.CELPS"/>

                      <direct name="CECHAINMODE" input="DSP.CECHAINMODE" output="PIRDSP2.CECHAINMODE"/>
                      <direct name="CEMDR" input="DSP.CEMDR" output="PIRDSP2.CEMDR"/>
                      <direct name="RSTMULTMODE" input="DSP.RSTMULTMODE" output="PIRDSP2.RSTMULTMODE"/>
                     
                      <direct name="RSTLPS" input="DSP.RSTLPS" output="PIRDSP2.RSTLPS"/>
                      <direct name="RSTCHAINMODE" input="DSP.RSTCHAINMODE" output="PIRDSP2.RSTCHAINMODE"/>
                      <direct name="RSTMDR" input="DSP.RSTMDR" output="PIRDSP2.RSTMDR"/>

                      <direct name="ACOUT" input="PIRDSP2.ACOUT" output="DSP.ACOUT"/>
                      <direct name="BCOUT" input="PIRDSP2.BCOUT" output="DSP.BCOUT"/>
                      <direct name="CARRYCASCOUT" input="PIRDSP2.CARRYCASCOUT" output="DSP.CARRYCASCOUT"/>
                      <direct name="CARRYOUT" input="PIRDSP2.CARRYOUT" output="DSP.CARRYOUT"/>
                      <direct name="MULTSIGNOUT" input="PIRDSP2.MULTSIGNOUT" output="DSP.MULTSIGNOUT"/>
                      <direct name="OVERFLOW" input="PIRDSP2.OVERFLOW" output="DSP.OVERFLOW"/>
                      <direct name="P" input="PIRDSP2.P" output="DSP.P"/>
                      <direct name="PATTERNBDETECT" input="PIRDSP2.PATTERNBDETECT" output="DSP.PATTERNBDETECT"/>
                      <direct name="PATTERNDETECT" input="PIRDSP2.PATTERNDETECT" output="DSP.PATTERNDETECT"/>
                      <direct name="PCOUT" input="PIRDSP2.PCOUT" output="DSP.PCOUT"/>
                      <direct name="UNDERFLOW" input="PIRDSP2.UNDERFLOW" output="DSP.UNDERFLOW"/>
                      <direct name="XOROUT" input="PIRDSP2.XOROUT" output="DSP.XOROUT"/>

                      <direct name="clk" input="DSP.CLK" output="PIRDSP2.CLK"/>

                  </interconnect>
              </mode>



                <mode name="PIRDSP">
                  <pb_type name="PIRDSP" num_pb="1">
                      <input name="A" num_pins="30"/>
                      <input name="ACIN" num_pins="30"/>
                      <input name="ALUMODE" num_pins="4"/>
                      <input name="B" num_pins="27"/>
                      <input name="BCIN" num_pins="27"/>
                      <input name="C" num_pins="48"/>
                      <input name="CARRYCASCIN" num_pins="1"/>
                      <input name="CARRYIN" num_pins="1"/>
                      <input name="CARRYINSEL" num_pins="3"/>
                      <input name="CEA1" num_pins="1"/>
                      <input name="CEA2" num_pins="1"/>
                      <input name="CEAD" num_pins="1"/>
                      <input name="CEALUMODE" num_pins="1"/>
                      <input name="CEB1" num_pins="1"/>
                      <input name="CEB2" num_pins="1"/>
                      <input name="CEC" num_pins="1"/>
                      <input name="CECARRYIN" num_pins="1"/>
                      <input name="CECTRL" num_pins="1"/>
                      <input name="CED" num_pins="1"/>
                      <input name="CEINMODE" num_pins="1"/>
                      <input name="CEM" num_pins="1"/>
                      <input name="CEP" num_pins="1"/>
                      <input name="D" num_pins="27"/>
                      <input name="INMODE" num_pins="5"/>
                      <!--input name="MULTSIGNIN" num_pins="1"/-->
                      <input name="OPMODE" num_pins="9"/>
                      <input name="PCIN" num_pins="48"/>
                      <input name="RSTA" num_pins="1"/>
                      <input name="RSTALLCARRYIN" num_pins="1"/>
                      <input name="RSTALUMODE" num_pins="1"/>
                      <input name="RSTB" num_pins="1"/>
                      <input name="RSTC" num_pins="1"/>
                      <input name="RSTCTRL" num_pins="1"/>
                      <input name="RSTD" num_pins="1"/>
                      <input name="RSTINMODE" num_pins="1"/>
                      <input name="RSTM" num_pins="1"/>
                      <input name="RSTP" num_pins="1"/>

                      <input name="RF_load" num_pins="1"/>
                      <input name="A_addr" num_pins="3"/>
                      <input name="ACOUT_addr" num_pins="3"/>

                      <input name="MULTMODE" num_pins="4"/>
                      <input name="LPS" num_pins="1"/>
                      <input name="CHAINMODE" num_pins="2"/>
                      <input name="MDR" num_pins="1"/>
                      <input name="CEMULTMODE" num_pins="1"/>
                      <input name="CELPS" num_pins="1"/>
                      <input name="CECHAINMODE" num_pins="1"/>
                      <input name="CEMDR" num_pins="1"/>
                      <input name="RSTMULTMODE" num_pins="1"/>
                      <input name="RSTLPS" num_pins="1"/>
                      <input name="RSTCHAINMODE" num_pins="1"/>
                      <input name="RSTMDR" num_pins="1"/>          

                      <output name="ACOUT" num_pins="30"/>
                      <output name="BCOUT" num_pins="27"/>
                      <output name="CARRYCASCOUT" num_pins="1"/>
                      <output name="CARRYOUT" num_pins="8"/>
                      <output name="MULTSIGNOUT" num_pins="1"/>
                      <output name="OVERFLOW" num_pins="1"/>
                      <output name="P" num_pins="48"/>
                      <output name="PATTERNBDETECT" num_pins="1"/>
                      <output name="PATTERNDETECT" num_pins="1"/>
                      <output name="PCOUT" num_pins="48"/>
                      <output name="UNDERFLOW" num_pins="1"/>
                      <output name="XOROUT" num_pins="8"/>

                      <clock name="CLK" num_pins="1"/>

                           <pb_type name="PIRDSP_normal" blif_model=".subckt pirdsp3" num_pb="1">
                                <input name="A" num_pins="54"/>
                                <input name="ALUMODE" num_pins="4"/>
                                <input name="B" num_pins="27"/>
                                <input name="BCIN" num_pins="27"/>
                                <input name="C" num_pins="48"/>
                                <input name="CARRYCASCIN" num_pins="1"/>
                                <input name="CARRYIN" num_pins="1"/>
                                <input name="CARRYINSEL" num_pins="3"/>
                                
                                <input name="CEAD" num_pins="1"/>
                                <input name="CEALUMODE" num_pins="1"/>
                                <input name="CEB1" num_pins="1"/>
                                <input name="CEB2" num_pins="1"/>
                                <input name="CEC" num_pins="1"/>
                                <input name="CECARRYIN" num_pins="1"/>
                                <input name="CECTRL" num_pins="1"/>
                                <input name="CED" num_pins="1"/>
                                <input name="CEINMODE" num_pins="1"/>
                                <input name="CEM" num_pins="1"/>
                                <input name="CEP" num_pins="1"/>
                                <input name="D" num_pins="27"/>
                                <input name="INMODE" num_pins="5"/>
                                <!--input name="MULTSIGNIN" num_pins="1"/-->
                                <input name="OPMODE" num_pins="9"/>
                                <input name="PCIN" num_pins="48"/>
                                
                                <input name="RSTALLCARRYIN" num_pins="1"/>
                                <input name="RSTALUMODE" num_pins="1"/>
                                <input name="RSTB" num_pins="1"/>
                                <input name="RSTC" num_pins="1"/>
                                <input name="RSTCTRL" num_pins="1"/>
                                <input name="RSTD" num_pins="1"/>
                                <input name="RSTINMODE" num_pins="1"/>
                                <input name="RSTM" num_pins="1"/>
                                <input name="RSTP" num_pins="1"/>

                                <input name="MULTMODE" num_pins="4"/>
                                <input name="LPS" num_pins="1"/>
                                 
                                <input name="CEMULTMODE" num_pins="1"/>
                                <input name="CELPS" num_pins="1"/>
                                 
                                <input name="RSTMULTMODE" num_pins="1"/>
                                <input name="RSTLPS" num_pins="1"/>
                                  
                                <output name="BCOUT" num_pins="27"/>
                                <output name="CARRYCASCOUT" num_pins="1"/>
                                <output name="CARRYOUT" num_pins="8"/>
                                <output name="MULTSIGNOUT" num_pins="1"/>
                                <output name="OVERFLOW" num_pins="1"/>
                                <output name="P" num_pins="48"/>
                                <output name="PATTERNBDETECT" num_pins="1"/>
                                <output name="PATTERNDETECT" num_pins="1"/>
                                <output name="PCOUT" num_pins="48"/>
                                <output name="UNDERFLOW" num_pins="1"/>
                                <output name="XOROUT" num_pins="8"/>

                                <clock name="CLK" num_pins="1"/>


                                <T_setup clock="CLK" port="PIRDSP_normal.A" value="4.43e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.A" value="-4.43e-10"/>
                               
                                <T_setup clock="CLK" port="PIRDSP_normal.ALUMODE" value="3.4200000000000006e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.ALUMODE" value="-3.4200000000000006e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.B" value="3.6e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.B" value="-3.6e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.BCIN" value="4.43e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.BCIN" value="-4.43e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.C" value="3.59e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.C" value="-3.59e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CARRYCASCIN" value="3.4200000000000006e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CARRYCASCIN" value="-3.4200000000000006e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CARRYIN" value="3.6e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CARRYIN" value="-3.6e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CARRYINSEL" value="5.66e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CARRYINSEL" value="-5.66e-10"/>
                                
                                <T_setup clock="CLK" port="PIRDSP_normal.CEAD" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEAD" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEALUMODE" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEALUMODE" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEB1" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEB1" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEB2" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEB2" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEC" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEC" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CECARRYIN" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CECARRYIN" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CECTRL" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CECTRL" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CED" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CED" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEINMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEINMODE" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEMULTMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEMULTMODE" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CELPS" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CELPS" value="-5.32e-10"/>


                                <T_setup clock="CLK" port="PIRDSP_normal.INMODE" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.INMODE" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.MULTMODE" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.MULTMODE" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.LPS" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.LPS" value="-2.41e-10"/>



                                <T_setup clock="CLK" port="PIRDSP_normal.CEM" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEM" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.CEP" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.CEP" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.D" value="4.43e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.D" value="-4.43e-10"/>
                               
                                <T_setup clock="CLK" port="PIRDSP_normal.OPMODE" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.OPMODE" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.PCIN" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.PCIN" value="-5.32e-10"/>
                               
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTALLCARRYIN" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTALLCARRYIN" value="-5.32e-10"/>

                                <T_setup clock="CLK" port="PIRDSP_normal.RSTALUMODE" value="4.43e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTALUMODE" value="-4.43e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTB" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTB" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTC" value="2.41e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTC" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTCTRL" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTCTRL" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTD" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTD" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTINMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTINMODE" value="-5.32e-10"/>

                                <T_setup clock="CLK" port="PIRDSP_normal.RSTMULTMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTMULTMODE" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTLPS" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTLPS" value="-5.32e-10"/>

                                <T_setup clock="CLK" port="PIRDSP_normal.RSTM" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTM" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="PIRDSP_normal.RSTP" value="5.32e-10"/>
                                <T_hold clock="CLK" port="PIRDSP_normal.RSTP" value="-5.32e-10"/>

                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.BCOUT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.CARRYCASCOUT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.CARRYOUT" min="2.04e-10"/>

                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.MULTSIGNOUT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.OVERFLOW" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.P" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.PATTERNBDETECT" min="2.04e-10"/>

                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.PATTERNDETECT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.PCOUT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.UNDERFLOW" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="PIRDSP_normal.XOROUT" min="2.04e-10"/>
                           </pb_type>

                           <pb_type name="FIFO_A" blif_model=".subckt FIFO_A" num_pb="1">
                                <input name="A" num_pins="30"/>
                                <input name="ACIN" num_pins="30"/>
                                <input name="CEA1" num_pins="1"/>
                                <input name="CEA2" num_pins="1"/> 
                                <input name="RSTA" num_pins="1"/>


                                <input name="RF_load" num_pins="1"/>
                                <input name="A_addr" num_pins="3"/>
                                <input name="ACOUT_addr" num_pins="3"/>
                                <input name="CHAINMODE" num_pins="2"/>
                                <input name="MDR" num_pins="1"/> 
                                <input name="CECHAINMODE" num_pins="1"/>
                                <input name="CEMDR" num_pins="1"/> 
                                <input name="RSTCHAINMODE" num_pins="1"/>
                                <input name="RSTMDR" num_pins="1"/>          

                                <output name="ACOUT" num_pins="30"/>
                                <output name="A_MULT" num_pins="54"/>
                                <clock name="CLK" num_pins="1"/>

                                <T_setup clock="CLK" port="FIFO_A.A" value="4.43e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.A" value="-4.43e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.ACIN" value="3.59e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.ACIN" value="-3.59e-10"/>
                             
                                <T_setup clock="CLK" port="FIFO_A.CEA1" value="5.66e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.CEA1" value="-5.66e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.CEA2" value="2.41e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.CEA2" value="-2.41e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.RSTA" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.RSTA" value="-5.32e-10"/>


                                <T_setup clock="CLK" port="FIFO_A.RF_load" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.RF_load" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.A_addr" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.A_addr" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.ACOUT_addr" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.ACOUT_addr" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.CHAINMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.CHAINMODE" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.MDR" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.MDR" value="-5.32e-10"/>
                           
                                <T_setup clock="CLK" port="FIFO_A.CECHAINMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.CECHAINMODE" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.CEMDR" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.CEMDR" value="-5.32e-10"/>
                                <T_setup clock="CLK" port="FIFO_A.RSTCHAINMODE" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.RSTCHAINMODE" value="-5.32e-10"/>
                                 <T_setup clock="CLK" port="FIFO_A.RSTMDR" value="5.32e-10"/>
                                <T_hold clock="CLK" port="FIFO_A.RSTMDR" value="-5.32e-10"/>
                             

                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="FIFO_A.ACOUT" min="2.04e-10"/>
                                <T_clock_to_Q clock="CLK" max="8.820000000000001e-10" port="FIFO_A.A_MULT" min="2.04e-10"/>

                           </pb_type>

                           <interconnect>
                                     <direct name="A" input="PIRDSP.A" output="FIFO_A.A"/>

                                     <direct name="A_MULT" input="FIFO_A.A_MULT" output="PIRDSP_normal.A">
                                           <pack_pattern name="fifo_to_pirdsp" in_port="FIFO_A.A_MULT[0]" out_port="PIRDSP_normal.A[0]"/>
                                     </direct>

                                     <direct name="ACIN" input="PIRDSP.ACIN" output="FIFO_A.ACIN"/>
                                     <direct name="CEA1" input="PIRDSP.CEA1" output="FIFO_A.CEA1"/>
                                     <direct name="CEA2" input="PIRDSP.CEA2" output="FIFO_A.CEA2"/>
                                     <direct name="RSTA" input="PIRDSP.RSTA" output="FIFO_A.RSTA"/>
                                     <direct name="RF_load" input="PIRDSP.RF_load" output="FIFO_A.RF_load"/>
                                     <direct name="A_addr" input="PIRDSP.A_addr" output="FIFO_A.A_addr"/>
                                     <direct name="ACOUT_addr" input="PIRDSP.ACOUT_addr" output="FIFO_A.ACOUT_addr"/>
                                     <direct name="CHAINMODE" input="PIRDSP.CHAINMODE" output="FIFO_A.CHAINMODE"/>
                                     <direct name="MDR" input="PIRDSP.MDR" output="FIFO_A.MDR"/>
                                     <direct name="CECHAINMODE" input="PIRDSP.CECHAINMODE" output="FIFO_A.CECHAINMODE"/>
                                     <direct name="CEMDR" input="PIRDSP.CEMDR" output="FIFO_A.CEMDR"/>
                                     <direct name="RSTCHAINMODE" input="PIRDSP.RSTCHAINMODE" output="FIFO_A.RSTCHAINMODE"/>
                                     <direct name="RSTMDR" input="PIRDSP.RSTMDR" output="FIFO_A.RSTMDR"/>
                                     <direct name="ACOUT" input="FIFO_A.ACOUT" output="PIRDSP.ACOUT"/>


                                     <direct name="ALUMODE" input="PIRDSP.ALUMODE" output="PIRDSP_normal.ALUMODE"/>
                                     <direct name="B" input="PIRDSP.B" output="PIRDSP_normal.B"/>
                                     <direct name="BCIN" input="PIRDSP.BCIN" output="PIRDSP_normal.BCIN"/>
                                     <direct name="C" input="PIRDSP.C" output="PIRDSP_normal.C"/>
                                     <direct name="CARRYCASCIN" input="PIRDSP.CARRYCASCIN" output="PIRDSP_normal.CARRYCASCIN"/>
                                     <direct name="CARRYIN" input="PIRDSP.CARRYIN" output="PIRDSP_normal.CARRYIN"/>
                                     <direct name="CARRYINSEL" input="PIRDSP.CARRYINSEL" output="PIRDSP_normal.CARRYINSEL"/>

                                     <direct name="CEAD" input="PIRDSP.CEAD" output="PIRDSP_normal.CEAD"/>
                                     <direct name="CEALUMODE" input="PIRDSP.CEALUMODE" output="PIRDSP_normal.CEALUMODE"/>
                                     <direct name="CEB1" input="PIRDSP.CEB1" output="PIRDSP_normal.CEB1"/>
                                     <direct name="CEB2" input="PIRDSP.CEB2" output="PIRDSP_normal.CEB2"/>
                                     <direct name="CEC" input="PIRDSP.CEC" output="PIRDSP_normal.CEC"/>
                                     <direct name="CECARRYIN" input="PIRDSP.CECARRYIN" output="PIRDSP_normal.CECARRYIN"/>
                                     <direct name="CECTRL" input="PIRDSP.CECTRL" output="PIRDSP_normal.CECTRL"/>
                                     <direct name="CED" input="PIRDSP.CED" output="PIRDSP_normal.CED"/>
                                     <direct name="CEINMODE" input="PIRDSP.CEINMODE" output="PIRDSP_normal.CEINMODE"/>

                                     <direct name="CEM" input="PIRDSP.CEM" output="PIRDSP_normal.CEM"/>
                                     <direct name="CEP" input="PIRDSP.CEP" output="PIRDSP_normal.CEP"/>
                                     <direct name="D" input="PIRDSP.D" output="PIRDSP_normal.D"/>
                                     <direct name="INMODE" input="PIRDSP.INMODE" output="PIRDSP_normal.INMODE"/>
                                     <!--direct name="MULTSIGNIN" input="PIRDSP.MULTSIGNIN" output="PIRDSP_normal.MULTSIGNIN"/-->
                                     <direct name="OPMODE" input="PIRDSP.OPMODE" output="PIRDSP_normal.OPMODE"/>
                                     <direct name="PCIN" input="PIRDSP.PCIN" output="PIRDSP_normal.PCIN"/>
                                    
                                     <direct name="RSTALLCARRYIN" input="PIRDSP.RSTALLCARRYIN" output="PIRDSP_normal.RSTALLCARRYIN"/>
                                     <direct name="RSTALUMODE" input="PIRDSP.RSTALUMODE" output="PIRDSP_normal.RSTALUMODE"/>
                                     <direct name="RSTB" input="PIRDSP.RSTB" output="PIRDSP_normal.RSTB"/>

                                     <direct name="RSTC" input="PIRDSP.RSTC" output="PIRDSP_normal.RSTC"/>
                                     <direct name="RSTCTRL" input="PIRDSP.RSTCTRL" output="PIRDSP_normal.RSTCTRL"/>
                                     <direct name="RSTD" input="PIRDSP.RSTD" output="PIRDSP_normal.RSTD"/>
                                     <direct name="RSTINMODE" input="PIRDSP.RSTINMODE" output="PIRDSP_normal.RSTINMODE"/>
                                     <direct name="RSTM" input="PIRDSP.RSTM" output="PIRDSP_normal.RSTM"/>
                                     <direct name="RSTP" input="PIRDSP.RSTP" output="PIRDSP_normal.RSTP"/>

                                    
                                     <direct name="MULTMODE" input="PIRDSP.MULTMODE" output="PIRDSP_normal.MULTMODE"/>
                                     <direct name="LPS" input="PIRDSP.LPS" output="PIRDSP_normal.LPS"/>
                                     <direct name="CEMULTMODE" input="PIRDSP.CEMULTMODE" output="PIRDSP_normal.CEMULTMODE"/>
                                     <direct name="CELPS" input="PIRDSP.CELPS" output="PIRDSP_normal.CELPS"/>
                                     <direct name="RSTMULTMODE" input="PIRDSP.RSTMULTMODE" output="PIRDSP_normal.RSTMULTMODE"/>
                                     <direct name="RSTLPS" input="PIRDSP.RSTLPS" output="PIRDSP_normal.RSTLPS"/>

                                     <direct name="BCOUT" input="PIRDSP_normal.BCOUT" output="PIRDSP.BCOUT"/>
                                     <direct name="CARRYCASCOUT" input="PIRDSP_normal.CARRYCASCOUT" output="PIRDSP.CARRYCASCOUT"/>
                                     <direct name="CARRYOUT" input="PIRDSP_normal.CARRYOUT" output="PIRDSP.CARRYOUT"/>
                                     <direct name="MULTSIGNOUT" input="PIRDSP_normal.MULTSIGNOUT" output="PIRDSP.MULTSIGNOUT"/>
                                     <direct name="OVERFLOW" input="PIRDSP_normal.OVERFLOW" output="PIRDSP.OVERFLOW"/>
                                     <direct name="P" input="PIRDSP_normal.P" output="PIRDSP.P"/>
                                     <direct name="PATTERNBDETECT" input="PIRDSP_normal.PATTERNBDETECT" output="PIRDSP.PATTERNBDETECT"/>
                                     <direct name="PATTERNDETECT" input="PIRDSP_normal.PATTERNDETECT" output="PIRDSP.PATTERNDETECT"/>
                                     <direct name="PCOUT" input="PIRDSP_normal.PCOUT" output="PIRDSP.PCOUT"/>
                                     <direct name="UNDERFLOW" input="PIRDSP_normal.UNDERFLOW" output="PIRDSP.UNDERFLOW"/>
                                     <direct name="XOROUT" input="PIRDSP_normal.XOROUT" output="PIRDSP.XOROUT"/>

                                     <direct name="clk" input="PIRDSP.CLK" output="PIRDSP_normal.CLK"/>
                                     <direct name="CLK" input="PIRDSP.CLK" output="FIFO_A.CLK"/>

                           </interconnect>


                  </pb_type>

                  <interconnect>
                      <direct name="A" input="DSP.A" output="PIRDSP.A"/>
                      <direct name="ACIN" input="DSP.ACIN" output="PIRDSP.ACIN"/>
                      <direct name="ALUMODE" input="DSP.ALUMODE" output="PIRDSP.ALUMODE"/>
                      <direct name="B" input="DSP.B" output="PIRDSP.B"/>
                      <direct name="BCIN" input="DSP.BCIN" output="PIRDSP.BCIN"/>
                      <direct name="C" input="DSP.C" output="PIRDSP.C"/>
                      <direct name="CARRYCASCIN" input="DSP.CARRYCASCIN" output="PIRDSP.CARRYCASCIN"/>
                      <direct name="CARRYIN" input="DSP.CARRYIN" output="PIRDSP.CARRYIN"/>
                      <direct name="CARRYINSEL" input="DSP.CARRYINSEL" output="PIRDSP.CARRYINSEL"/>
                      <direct name="CEA1" input="DSP.CEA1" output="PIRDSP.CEA1"/>
                      <direct name="CEA2" input="DSP.CEA2" output="PIRDSP.CEA2"/>
                      <direct name="CEAD" input="DSP.CEAD" output="PIRDSP.CEAD"/>
                      <direct name="CEALUMODE" input="DSP.CEALUMODE" output="PIRDSP.CEALUMODE"/>
                      <direct name="CEB1" input="DSP.CEB1" output="PIRDSP.CEB1"/>
                      <direct name="CEB2" input="DSP.CEB2" output="PIRDSP.CEB2"/>
                      <direct name="CEC" input="DSP.CEC" output="PIRDSP.CEC"/>
                      <direct name="CECARRYIN" input="DSP.CECARRYIN" output="PIRDSP.CECARRYIN"/>
                      <direct name="CECTRL" input="DSP.CECTRL" output="PIRDSP.CECTRL"/>
                      <direct name="CED" input="DSP.CED" output="PIRDSP.CED"/>
                      <direct name="CEINMODE" input="DSP.CEINMODE" output="PIRDSP.CEINMODE"/>

                      <direct name="CEM" input="DSP.CEM" output="PIRDSP.CEM"/>
                      <direct name="CEP" input="DSP.CEP" output="PIRDSP.CEP"/>
                      <direct name="D" input="DSP.D" output="PIRDSP.D"/>
                      <direct name="INMODE" input="DSP.INMODE" output="PIRDSP.INMODE"/>
                      <!--direct name="MULTSIGNIN" input="DSP.MULTSIGNIN" output="PIRDSP.MULTSIGNIN"/-->
                      <direct name="OPMODE" input="DSP.OPMODE" output="PIRDSP.OPMODE"/>
                      <direct name="PCIN" input="DSP.PCIN" output="PIRDSP.PCIN"/>
                      <direct name="RSTA" input="DSP.RSTA" output="PIRDSP.RSTA"/>
                      <direct name="RSTALLCARRYIN" input="DSP.RSTALLCARRYIN" output="PIRDSP.RSTALLCARRYIN"/>
                      <direct name="RSTALUMODE" input="DSP.RSTALUMODE" output="PIRDSP.RSTALUMODE"/>
                      <direct name="RSTB" input="DSP.RSTB" output="PIRDSP.RSTB"/>

                      <direct name="RSTC" input="DSP.RSTC" output="PIRDSP.RSTC"/>
                      <direct name="RSTCTRL" input="DSP.RSTCTRL" output="PIRDSP.RSTCTRL"/>
                      <direct name="RSTD" input="DSP.RSTD" output="PIRDSP.RSTD"/>
                      <direct name="RSTINMODE" input="DSP.RSTINMODE" output="PIRDSP.RSTINMODE"/>
                      <direct name="RSTM" input="DSP.RSTM" output="PIRDSP.RSTM"/>
                      <direct name="RSTP" input="DSP.RSTP" output="PIRDSP.RSTP"/>

                      <direct name="RF_load" input="DSP.RF_load" output="PIRDSP.RF_load"/>
                      <direct name="A_addr" input="DSP.A_addr" output="PIRDSP.A_addr"/>
                      <direct name="ACOUT_addr" input="DSP.ACOUT_addr" output="PIRDSP.ACOUT_addr"/>
                      <direct name="MULTMODE" input="DSP.MULTMODE" output="PIRDSP.MULTMODE"/>
                      <direct name="LPS" input="DSP.LPS" output="PIRDSP.LPS"/>
                      <direct name="CHAINMODE" input="DSP.CHAINMODE" output="PIRDSP.CHAINMODE"/>
                      <direct name="MDR" input="DSP.MDR" output="PIRDSP.MDR"/>
                      <direct name="CEMULTMODE" input="DSP.CEMULTMODE" output="PIRDSP.CEMULTMODE"/>
                      <direct name="CELPS" input="DSP.CELPS" output="PIRDSP.CELPS"/>

                      <direct name="CECHAINMODE" input="DSP.CECHAINMODE" output="PIRDSP.CECHAINMODE"/>
                      <direct name="CEMDR" input="DSP.CEMDR" output="PIRDSP.CEMDR"/>
                      <direct name="RSTMULTMODE" input="DSP.RSTMULTMODE" output="PIRDSP.RSTMULTMODE"/>
                     
                      <direct name="RSTLPS" input="DSP.RSTLPS" output="PIRDSP.RSTLPS"/>
                      <direct name="RSTCHAINMODE" input="DSP.RSTCHAINMODE" output="PIRDSP.RSTCHAINMODE"/>
                      <direct name="RSTMDR" input="DSP.RSTMDR" output="PIRDSP.RSTMDR"/>

                      <direct name="ACOUT" input="PIRDSP.ACOUT" output="DSP.ACOUT"/>
                      <direct name="BCOUT" input="PIRDSP.BCOUT" output="DSP.BCOUT"/>
                      <direct name="CARRYCASCOUT" input="PIRDSP.CARRYCASCOUT" output="DSP.CARRYCASCOUT"/>
                      <direct name="CARRYOUT" input="PIRDSP.CARRYOUT" output="DSP.CARRYOUT"/>
                      <direct name="MULTSIGNOUT" input="PIRDSP.MULTSIGNOUT" output="DSP.MULTSIGNOUT"/>
                      <direct name="OVERFLOW" input="PIRDSP.OVERFLOW" output="DSP.OVERFLOW"/>
                      <direct name="P" input="PIRDSP.P" output="DSP.P"/>
                      <direct name="PATTERNBDETECT" input="PIRDSP.PATTERNBDETECT" output="DSP.PATTERNBDETECT"/>
                      <direct name="PATTERNDETECT" input="PIRDSP.PATTERNDETECT" output="DSP.PATTERNDETECT"/>
                      <direct name="PCOUT" input="PIRDSP.PCOUT" output="DSP.PCOUT"/>
                      <direct name="UNDERFLOW" input="PIRDSP.UNDERFLOW" output="DSP.UNDERFLOW"/>
                      <direct name="XOROUT" input="PIRDSP.XOROUT" output="DSP.XOROUT"/>

                      <direct name="clk" input="DSP.CLK" output="PIRDSP.CLK"/>

                  </interconnect>
              </mode>

            </pb_type>

          <interconnect>
              <direct name="A0" input="DSP_slicel.A0" output="DSP[0].A"/>
              <direct name="ACIN0" input="DSP_slicel.ACIN0" output="DSP[0].ACIN"/>
              <direct name="ALUMODE0" input="DSP_slicel.ALUMODE0" output="DSP[0].ALUMODE"/>
              <direct name="B0" input="DSP_slicel.B0" output="DSP[0].B"/>
              <direct name="BCIN0" input="DSP_slicel.BCIN0" output="DSP[0].BCIN"/>
              <direct name="C0" input="DSP_slicel.C0" output="DSP[0].C"/>
              <direct name="CARRYCASCIN0" input="DSP_slicel.CARRYCASCIN0" output="DSP[0].CARRYCASCIN"/>
              <direct name="CARRYIN0" input="DSP_slicel.CARRYIN0" output="DSP[0].CARRYIN"/>
              <direct name="CARRYINSEL0" input="DSP_slicel.CARRYINSEL0" output="DSP[0].CARRYINSEL"/>
              <direct name="CEA10" input="DSP_slicel.CEA10" output="DSP[0].CEA1"/>
              <direct name="CEA20" input="DSP_slicel.CEA20" output="DSP[0].CEA2"/>
              <direct name="CEAD0" input="DSP_slicel.CEAD0" output="DSP[0].CEAD"/>
              <direct name="CEALUMODE0" input="DSP_slicel.CEALUMODE0" output="DSP[0].CEALUMODE"/>
              <direct name="CEB10" input="DSP_slicel.CEB10" output="DSP[0].CEB1"/>
              <direct name="CEB20" input="DSP_slicel.CEB20" output="DSP[0].CEB2"/>
              <direct name="CEC0" input="DSP_slicel.CEC0" output="DSP[0].CEC"/>
              <direct name="CECARRYIN0" input="DSP_slicel.CECARRYIN0" output="DSP[0].CECARRYIN"/>
              <direct name="CECTRL0" input="DSP_slicel.CECTRL0" output="DSP[0].CECTRL"/>
              <direct name="CED0" input="DSP_slicel.CED0" output="DSP[0].CED"/>
              <direct name="CEINMODE0" input="DSP_slicel.CEINMODE0" output="DSP[0].CEINMODE"/>

              <direct name="CEM0" input="DSP_slicel.CEM0" output="DSP[0].CEM"/>
              <direct name="CEP0" input="DSP_slicel.CEP0" output="DSP[0].CEP"/>
              <direct name="D0" input="DSP_slicel.D0" output="DSP[0].D"/>
              <direct name="INMODE0" input="DSP_slicel.INMODE0" output="DSP[0].INMODE"/>
              <!--direct name="MULTSIGNIN0" input="DSP_slicel.MULTSIGNIN0" output="DSP[0].MULTSIGNIN"/-->
              <direct name="OPMODE0" input="DSP_slicel.OPMODE0" output="DSP[0].OPMODE"/>
              <direct name="PCIN0" input="DSP_slicel.PCIN0" output="DSP[0].PCIN"/>
              <direct name="RSTA0" input="DSP_slicel.RSTA0" output="DSP[0].RSTA"/>
              <direct name="RSTALLCARRYIN0" input="DSP_slicel.RSTALLCARRYIN0" output="DSP[0].RSTALLCARRYIN"/>
              <direct name="RSTALUMODE0" input="DSP_slicel.RSTALUMODE0" output="DSP[0].RSTALUMODE"/>
              <direct name="RSTB0" input="DSP_slicel.RSTB0" output="DSP[0].RSTB"/>

              <direct name="RSTC0" input="DSP_slicel.RSTC0" output="DSP[0].RSTC"/>
              <direct name="RSTCTRL0" input="DSP_slicel.RSTCTRL0" output="DSP[0].RSTCTRL"/>
              <direct name="RSTD0" input="DSP_slicel.RSTD0" output="DSP[0].RSTD"/>
              <direct name="RSTINMODE0" input="DSP_slicel.RSTINMODE0" output="DSP[0].RSTINMODE"/>
              <direct name="RSTM0" input="DSP_slicel.RSTM0" output="DSP[0].RSTM"/>
              <direct name="RSTP0" input="DSP_slicel.RSTP0" output="DSP[0].RSTP"/>

              <direct name="RF_load0" input="DSP_slicel.RF_load0" output="DSP[0].RF_load"/>
              <direct name="A_addr0" input="DSP_slicel.A_addr0" output="DSP[0].A_addr"/>
              <direct name="ACOUT_addr0" input="DSP_slicel.ACOUT_addr0" output="DSP[0].ACOUT_addr"/>
              <direct name="MULTMODE0" input="DSP_slicel.MULTMODE0" output="DSP[0].MULTMODE"/>
              <direct name="LPS0" input="DSP_slicel.LPS0" output="DSP[0].LPS"/>
              <direct name="CHAINMODE0" input="DSP_slicel.CHAINMODE0" output="DSP[0].CHAINMODE"/>
              <direct name="MDR0" input="DSP_slicel.MDR0" output="DSP[0].MDR"/>
              <direct name="CEMULTMODE0" input="DSP_slicel.CEMULTMODE0" output="DSP[0].CEMULTMODE"/>
              <direct name="CELPS0" input="DSP_slicel.CELPS0" output="DSP[0].CELPS"/>

              <direct name="CECHAINMODE0" input="DSP_slicel.CECHAINMODE0" output="DSP[0].CECHAINMODE"/>
              <direct name="CEMDR0" input="DSP_slicel.CEMDR0" output="DSP[0].CEMDR"/>
              <direct name="RSTMULTMODE0" input="DSP_slicel.RSTMULTMODE0" output="DSP[0].RSTMULTMODE"/>
             
              <direct name="RSTLPS0" input="DSP_slicel.RSTLPS0" output="DSP[0].RSTLPS"/>
              <direct name="RSTCHAINMODE0" input="DSP_slicel.RSTCHAINMODE0" output="DSP[0].RSTCHAINMODE"/>
              <direct name="RSTMDR0" input="DSP_slicel.RSTMDR0" output="DSP[0].RSTMDR"/>

              <direct name="ACOUT0" input="DSP[0].ACOUT" output="DSP_slicel.ACOUT0"/>
              <direct name="BCOUT0" input="DSP[0].BCOUT" output="DSP_slicel.BCOUT0"/>
              <direct name="CARRYCASCOUT0" input="DSP[0].CARRYCASCOUT" output="DSP_slicel.CARRYCASCOUT0"/>
              <direct name="CARRYOUT0" input="DSP[0].CARRYOUT" output="DSP_slicel.CARRYOUT0"/>
              <direct name="MULTSIGNOUT0" input="DSP[0].MULTSIGNOUT" output="DSP_slicel.MULTSIGNOUT0"/>
              <direct name="OVERFLOW0" input="DSP[0].OVERFLOW" output="DSP_slicel.OVERFLOW0"/>
              <direct name="P0" input="DSP[0].P" output="DSP_slicel.P0"/>
              <direct name="PATTERNBDETECT0" input="DSP[0].PATTERNBDETECT" output="DSP_slicel.PATTERNBDETECT0"/>
              <direct name="PATTERNDETECT0" input="DSP[0].PATTERNDETECT" output="DSP_slicel.PATTERNDETECT0"/>
              <direct name="PCOUT0" input="DSP[0].PCOUT" output="DSP_slicel.PCOUT0"/>
              <direct name="UNDERFLOW0" input="DSP[0].UNDERFLOW" output="DSP_slicel.UNDERFLOW0"/>
              <direct name="XOROUT0" input="DSP[0].XOROUT" output="DSP_slicel.XOROUT0"/>

              <direct name="clk0" input="DSP_slicel.CLK0" output="DSP[0].CLK"/>

              <direct name="A1" input="DSP_slicel.A1" output="DSP[1].A"/>
              <direct name="ACIN1" input="DSP_slicel.ACIN1" output="DSP[1].ACIN"/>
              <direct name="ALUMODE1" input="DSP_slicel.ALUMODE1" output="DSP[1].ALUMODE"/>
              <direct name="B1" input="DSP_slicel.B1" output="DSP[1].B"/>
              <direct name="BCIN1" input="DSP_slicel.BCIN1" output="DSP[1].BCIN"/>
              <direct name="C1" input="DSP_slicel.C1" output="DSP[1].C"/>
              <direct name="CARRYCASCIN1" input="DSP_slicel.CARRYCASCIN1" output="DSP[1].CARRYCASCIN"/>
              <direct name="CARRYIN1" input="DSP_slicel.CARRYIN1" output="DSP[1].CARRYIN"/>
              <direct name="CARRYINSEL1" input="DSP_slicel.CARRYINSEL1" output="DSP[1].CARRYINSEL"/>
              <direct name="CEA11" input="DSP_slicel.CEA11" output="DSP[1].CEA1"/>
              <direct name="CEA21" input="DSP_slicel.CEA21" output="DSP[1].CEA2"/>
              <direct name="CEAD1" input="DSP_slicel.CEAD1" output="DSP[1].CEAD"/>
              <direct name="CEALUMODE1" input="DSP_slicel.CEALUMODE1" output="DSP[1].CEALUMODE"/>
              <direct name="CEB11" input="DSP_slicel.CEB11" output="DSP[1].CEB1"/>
              <direct name="CEB21" input="DSP_slicel.CEB21" output="DSP[1].CEB2"/>
              <direct name="CEC1" input="DSP_slicel.CEC1" output="DSP[1].CEC"/>
              <direct name="CECARRYIN1" input="DSP_slicel.CECARRYIN1" output="DSP[1].CECARRYIN"/>
              <direct name="CECTRL1" input="DSP_slicel.CECTRL1" output="DSP[1].CECTRL"/>
              <direct name="CED1" input="DSP_slicel.CED1" output="DSP[1].CED"/>
              <direct name="CEINMODE1" input="DSP_slicel.CEINMODE1" output="DSP[1].CEINMODE"/>

              <direct name="CEM1" input="DSP_slicel.CEM1" output="DSP[1].CEM"/>
              <direct name="CEP1" input="DSP_slicel.CEP1" output="DSP[1].CEP"/>
              <direct name="D1" input="DSP_slicel.D1" output="DSP[1].D"/>
              <direct name="INMODE1" input="DSP_slicel.INMODE1" output="DSP[1].INMODE"/>
              <!--direct name="MULTSIGNIN1" input="DSP_slicel.MULTSIGNIN1" output="DSP[1].MULTSIGNIN"/-->
              <direct name="OPMODE1" input="DSP_slicel.OPMODE1" output="DSP[1].OPMODE"/>
              <direct name="PCIN1" input="DSP_slicel.PCIN1" output="DSP[1].PCIN"/>
              <direct name="RSTA1" input="DSP_slicel.RSTA1" output="DSP[1].RSTA"/>
              <direct name="RSTALLCARRYIN1" input="DSP_slicel.RSTALLCARRYIN1" output="DSP[1].RSTALLCARRYIN"/>
              <direct name="RSTALUMODE1" input="DSP_slicel.RSTALUMODE1" output="DSP[1].RSTALUMODE"/>
              <direct name="RSTB1" input="DSP_slicel.RSTB1" output="DSP[1].RSTB"/>

              <direct name="RSTC1" input="DSP_slicel.RSTC1" output="DSP[1].RSTC"/>
              <direct name="RSTCTRL1" input="DSP_slicel.RSTCTRL1" output="DSP[1].RSTCTRL"/>
              <direct name="RSTD1" input="DSP_slicel.RSTD1" output="DSP[1].RSTD"/>
              <direct name="RSTINMODE1" input="DSP_slicel.RSTINMODE1" output="DSP[1].RSTINMODE"/>
              <direct name="RSTM1" input="DSP_slicel.RSTM1" output="DSP[1].RSTM"/>
              <direct name="RSTP1" input="DSP_slicel.RSTP1" output="DSP[1].RSTP"/>

              <direct name="RF_load1" input="DSP_slicel.RF_load1" output="DSP[1].RF_load"/>
              <direct name="A_addr1" input="DSP_slicel.A_addr1" output="DSP[1].A_addr"/>
              <direct name="ACOUT_addr1" input="DSP_slicel.ACOUT_addr1" output="DSP[1].ACOUT_addr"/>
              <direct name="MULTMODE1" input="DSP_slicel.MULTMODE1" output="DSP[1].MULTMODE"/>
              <direct name="LPS1" input="DSP_slicel.LPS1" output="DSP[1].LPS"/>
              <direct name="CHAINMODE1" input="DSP_slicel.CHAINMODE1" output="DSP[1].CHAINMODE"/>
              <direct name="MDR1" input="DSP_slicel.MDR1" output="DSP[1].MDR"/>
              <direct name="CEMULTMODE1" input="DSP_slicel.CEMULTMODE1" output="DSP[1].CEMULTMODE"/>
              <direct name="CELPS1" input="DSP_slicel.CELPS1" output="DSP[1].CELPS"/>

              <direct name="CECHAINMODE1" input="DSP_slicel.CECHAINMODE1" output="DSP[1].CECHAINMODE"/>
              <direct name="CEMDR1" input="DSP_slicel.CEMDR1" output="DSP[1].CEMDR"/>
              <direct name="RSTMULTMODE1" input="DSP_slicel.RSTMULTMODE1" output="DSP[1].RSTMULTMODE"/>
             
              <direct name="RSTLPS1" input="DSP_slicel.RSTLPS1" output="DSP[1].RSTLPS"/>
              <direct name="RSTCHAINMODE1" input="DSP_slicel.RSTCHAINMODE1" output="DSP[1].RSTCHAINMODE"/>
              <direct name="RSTMDR1" input="DSP_slicel.RSTMDR1" output="DSP[1].RSTMDR"/>

              <direct name="ACOUT1" input="DSP[1].ACOUT" output="DSP_slicel.ACOUT1"/>
              <direct name="BCOUT1" input="DSP[1].BCOUT" output="DSP_slicel.BCOUT1"/>
              <direct name="CARRYCASCOUT1" input="DSP[1].CARRYCASCOUT" output="DSP_slicel.CARRYCASCOUT1"/>
              <direct name="CARRYOUT1" input="DSP[1].CARRYOUT" output="DSP_slicel.CARRYOUT1"/>
              <direct name="MULTSIGNOUT1" input="DSP[1].MULTSIGNOUT" output="DSP_slicel.MULTSIGNOUT1"/>
              <direct name="OVERFLOW1" input="DSP[1].OVERFLOW" output="DSP_slicel.OVERFLOW1"/>
              <direct name="P1" input="DSP[1].P" output="DSP_slicel.P1"/>
              <direct name="PATTERNBDETECT1" input="DSP[1].PATTERNBDETECT" output="DSP_slicel.PATTERNBDETECT1"/>
              <direct name="PATTERNDETECT1" input="DSP[1].PATTERNDETECT" output="DSP_slicel.PATTERNDETECT1"/>
              <direct name="PCOUT1" input="DSP[1].PCOUT" output="DSP_slicel.PCOUT1"/>
              <direct name="UNDERFLOW1" input="DSP[1].UNDERFLOW" output="DSP_slicel.UNDERFLOW1"/>
              <direct name="XOROUT1" input="DSP[1].XOROUT" output="DSP_slicel.XOROUT1"/>

              <direct name="clk1" input="DSP_slicel.CLK1" output="DSP[1].CLK"/>

          </interconnect>



           <fc in_type="frac" in_val="0.5" out_type="frac" out_val="0.5"/>
            <pinlocations pattern="spread"/>

        </pb_type>

       

        <pb_type name="RAM" height="5">
            <!-- These inputs are for FIFO36E1 -->
            <input name="ADDRARDADDR" num_pins="16"/>
            <input name="ADDRBWRADDR" num_pins="16"/>

            <input name="ADDRENA" num_pins="1"/>
            <input name="ADDRENB" num_pins="1"/>
            <input name="CASDIMUXA" num_pins="1"/>
            <input name="CASDIMUXB" num_pins="1"/>

            <input name="CASDINA" num_pins="32"/>
            <input name="CASDINB" num_pins="32"/>
            <input name="CASDINPA" num_pins="4"/>
            <input name="CASDINPB" num_pins="4"/>

            <input name="CASDOMUXA" num_pins="1"/>
            <input name="CASDOMUXB" num_pins="1"/>
            <input name="CASDOMUXEN_A" num_pins="1"/>
            <input name="CASDOMUXEN_B" num_pins="1"/>
            <input name="CASINDBITERR" num_pins="1"/>
            <input name="CASINSBITERR" num_pins="1"/>
            <input name="CASOREGIMUXA" num_pins="1"/>
            <input name="CASOREGIMUXB" num_pins="1"/>
            <input name="CASOREGIMUXEN_A" num_pins="1"/>
            <input name="CASOREGIMUXEN_B" num_pins="1"/>

            <input name="DIADI" num_pins="32"/>
            <input name="DIBDI" num_pins="32"/>
            <input name="DIPADIP" num_pins="4"/>
            <input name="DIPBDIP" num_pins="4"/>

            <input name="ECCPIPECE" num_pins="1"/>
            <input name="ENARDEN" num_pins="1"/>
            <input name="ENBWREN" num_pins="1"/>
            <input name="INJECTDBITERR" num_pins="1"/>
            <input name="INJECTSBITERR" num_pins="1"/>
            <input name="REGCEAREGCE" num_pins="1"/>
            <input name="REGCEB" num_pins="1"/>
            <input name="RSTRAMARSTRAM" num_pins="1"/>
            <input name="RSTRAMB" num_pins="1"/>
            <input name="RSTREGARSTREG" num_pins="1"/>
            <input name="RSTREGB" num_pins="1"/>
            <input name="WEA" num_pins="4"/>
            <input name="WEBWE" num_pins="8"/>
            <input name="SLEEP" num_pins="1"/>

            <input name="s0_ADDRARDADDR" num_pins="14"/>
            <input name="s0_ADDRBWRADDR" num_pins="14"/>
            <input name="s0_DIADI" num_pins="16"/>
            <input name="s0_DIPADIP" num_pins="2"/>
            <input name="s0_WEA" num_pins="2"/>
            <input name="s0_DIBDI" num_pins="16"/>
            <input name="s0_DIPBDIP" num_pins="2"/>
            <input name="s0_WEBWE" num_pins="4"/>
            <input name="s0_ENARDEN" num_pins="1"/>
            <input name="s0_ENBWREN" num_pins="1"/>
            
            <input name="s0_REGCEAREGCE" num_pins="1"/>
            <input name="s0_REGCEB" num_pins="1"/>
            <input name="s0_RSTRAMARSTRAM" num_pins="1"/>
            <input name="s0_RSTRAMB" num_pins="1"/>
            <input name="s0_RSTREGARSTREG" num_pins="1"/>
            <input name="s0_RSTREGB" num_pins="1"/>

            <input name="s0_ADDRENA" num_pins="1"/>
            <input name="s0_ADDRENB" num_pins="1"/>
            <input name="s0_CASDIMUXA" num_pins="1"/>
            <input name="s0_CASDIMUXB" num_pins="1"/>
            <input name="s0_CASDINA" num_pins="16"/>
            <input name="s0_CASDINB" num_pins="16"/>
            <input name="s0_CASDINPA" num_pins="2"/>
            <input name="s0_CASDINPB" num_pins="2"/>
            <input name="s0_CASDOMUXA" num_pins="1"/>
            <input name="s0_CASDOMUXB" num_pins="1"/>
            <input name="s0_CASDOMUXEN_A" num_pins="1"/>
            <input name="s0_CASDOMUXEN_B" num_pins="1"/>
            <input name="s0_CASOREGIMUXA" num_pins="1"/>
            <input name="s0_CASOREGIMUXB" num_pins="1"/>
            <input name="s0_CASOREGIMUXEN_A" num_pins="1"/>
            <input name="s0_CASOREGIMUXEN_B" num_pins="1"/>
            <input name="s0_SLEEP" num_pins="1"/>
  
            <input name="s1_ADDRARDADDR" num_pins="14"/>
            <input name="s1_ADDRBWRADDR" num_pins="14"/>
            <input name="s1_DIADI" num_pins="16"/>
            <input name="s1_DIPADIP" num_pins="2"/>
            <input name="s1_WEA" num_pins="2"/>
            <input name="s1_DIBDI" num_pins="16"/>
            <input name="s1_DIPBDIP" num_pins="2"/>
            <input name="s1_WEBWE" num_pins="4"/>
            <input name="s1_ENARDEN" num_pins="1"/>
            <input name="s1_ENBWREN" num_pins="1"/>
            
            <input name="s1_REGCEAREGCE" num_pins="1"/>
            <input name="s1_REGCEB" num_pins="1"/>
            <input name="s1_RSTRAMARSTRAM" num_pins="1"/>
            <input name="s1_RSTRAMB" num_pins="1"/>
            <input name="s1_RSTREGARSTREG" num_pins="1"/>
            <input name="s1_RSTREGB" num_pins="1"/>

            <input name="s1_ADDRENA" num_pins="1"/>
            <input name="s1_ADDRENB" num_pins="1"/>
            <input name="s1_CASDIMUXA" num_pins="1"/>
            <input name="s1_CASDIMUXB" num_pins="1"/>
            <input name="s1_CASDINA" num_pins="16"/>
            <input name="s1_CASDINB" num_pins="16"/>
            <input name="s1_CASDINPA" num_pins="2"/>
            <input name="s1_CASDINPB" num_pins="2"/>
            <input name="s1_CASDOMUXA" num_pins="1"/>
            <input name="s1_CASDOMUXB" num_pins="1"/>
            <input name="s1_CASDOMUXEN_A" num_pins="1"/>
            <input name="s1_CASDOMUXEN_B" num_pins="1"/>
            <input name="s1_CASOREGIMUXA" num_pins="1"/>
            <input name="s1_CASOREGIMUXB" num_pins="1"/>
            <input name="s1_CASOREGIMUXEN_A" num_pins="1"/>
            <input name="s1_CASOREGIMUXEN_B" num_pins="1"/>
            <input name="s1_SLEEP" num_pins="1"/>

            <output name="CASDOUTA" num_pins="32"/>
            <output name="CASDOUTB" num_pins="32"/>
            <output name="CASDOUTPA" num_pins="4"/>
            <output name="CASDOUTPB" num_pins="4"/>

            <output name="CASOUTDBITERR" num_pins="1"/>
            <output name="CASOUTSBITERR" num_pins="1"/>
            <output name="DOADO" num_pins="32"/>
            <output name="DOBDO" num_pins="32"/>
            <output name="DOPADOP" num_pins="4"/>
            <output name="DOPBDOP" num_pins="4"/>
            <output name="ECCPARITY" num_pins="8"/>
            <output name="RDADDRECC" num_pins="9"/>
            <output name="SBITERR" num_pins="1"/>
            <output name="DBITERR" num_pins="1"/>

            <output name="s0_DOADO" num_pins="16"/>
            <output name="s0_DOPADOP" num_pins="2"/>
            <output name="s0_DOBDO" num_pins="16"/>
            <output name="s0_DOPBDOP" num_pins="2"/>
            <output name="s0_CASDOUTA" num_pins="16"/>
            <output name="s0_CASDOUTPA" num_pins="2"/>
            <output name="s0_CASDOUTB" num_pins="16"/>
            <output name="s0_CASDOUTPB" num_pins="2"/>

            <output name="s1_DOADO" num_pins="16"/>
            <output name="s1_DOPADOP" num_pins="2"/>
            <output name="s1_DOBDO" num_pins="16"/>
            <output name="s1_DOPBDOP" num_pins="2"/>
            <output name="s1_CASDOUTA" num_pins="16"/>
            <output name="s1_CASDOUTPA" num_pins="2"/>
            <output name="s1_CASDOUTB" num_pins="16"/>
            <output name="s1_CASDOUTPB" num_pins="2"/>

            <clock name="CLKARDCLK" num_pins="1"/>
            <clock name="CLKBWRCLK" num_pins="1"/>
            <clock name="s0_CLKARDCLK" num_pins="1"/>
            <clock name="s0_CLKBWRCLK" num_pins="1"/>
            <clock name="s1_CLKARDCLK" num_pins="1"/>
            <clock name="s1_CLKBWRCLK" num_pins="1"/>


            <mode name="RAMB36E1_sp">
                <pb_type name="RAMB36E1_sp" num_pb="1">
                  
                  <input name="ENARDEN" num_pins="1"/>
                  <input name="RSTRAMARSTRAM" num_pins="1"/>
                  <input name="RSTREGARSTREG" num_pins="1"/>
                  <input name="CASCADEINA" num_pins="1"/>
                  <input name="REGCEAREGCE" num_pins="1"/>
                  <input name="ENBWREN" num_pins="1"/>
                  <input name="RSTRAMB" num_pins="1"/>
                  <input name="RSTREGB" num_pins="1"/>
                  <input name="CASCADEINB" num_pins="1"/>
                  <input name="REGCEB" num_pins="1"/>
                  <input name="INJECTDBITERR" num_pins="1"/>
                  <input name="INJECTSBITERR" num_pins="1"/>
                  <input name="ADDRARDADDR" num_pins="16"/>
                  <input name="ADDRBWRADDR" num_pins="16"/>
                  <input name="DIADI" num_pins="32"/>
                  <input name="DIBDI" num_pins="32"/>
                  <input name="DIPADIP" num_pins="4"/>
                  <input name="DIPBDIP" num_pins="4"/>
                  <input name="WEA" num_pins="4"/>
                  <input name="WEBWE" num_pins="8"/>

                  <input name="s0_ADDRARDADDR" num_pins="14"/>
                  <input name="s0_ADDRBWRADDR" num_pins="14"/>
                  <input name="s0_DIADI" num_pins="16"/>
                  <input name="s0_DIPADIP" num_pins="2"/>
                  <input name="s0_WEA" num_pins="2"/>
                  <input name="s0_DIBDI" num_pins="16"/>
                  <input name="s0_DIPBDIP" num_pins="2"/>
                  <input name="s0_WEBWE" num_pins="4"/>
                  <input name="s0_ENARDEN" num_pins="1"/>
                  <input name="s0_ENBWREN" num_pins="1"/>
                  
                  <input name="s0_REGCEAREGCE" num_pins="1"/>
                  <input name="s0_REGCEB" num_pins="1"/>
                  <input name="s0_RSTRAMARSTRAM" num_pins="1"/>
                  <input name="s0_RSTRAMB" num_pins="1"/>
                  <input name="s0_RSTREGARSTREG" num_pins="1"/>
                  <input name="s0_RSTREGB" num_pins="1"/>

                  <input name="s1_ADDRARDADDR" num_pins="14"/>
                  <input name="s1_ADDRBWRADDR" num_pins="14"/>
                  <input name="s1_DIADI" num_pins="16"/>
                  <input name="s1_DIPADIP" num_pins="2"/>
                  <input name="s1_WEA" num_pins="2"/>
                  <input name="s1_DIBDI" num_pins="16"/>
                  <input name="s1_DIPBDIP" num_pins="2"/>
                  <input name="s1_WEBWE" num_pins="4"/>
                  <input name="s1_ENARDEN" num_pins="1"/>
                  <input name="s1_ENBWREN" num_pins="1"/>
                  
                  <input name="s1_REGCEAREGCE" num_pins="1"/>
                  <input name="s1_REGCEB" num_pins="1"/>
                  <input name="s1_RSTRAMARSTRAM" num_pins="1"/>
                  <input name="s1_RSTRAMB" num_pins="1"/>
                  <input name="s1_RSTREGARSTREG" num_pins="1"/>
                  <input name="s1_RSTREGB" num_pins="1"/>

                  <output name="CASCADEOUTA" num_pins="1"/>
                  <output name="CASCADEOUTB" num_pins="1"/>
                  <output name="DOADO" num_pins="32"/>
                  <output name="DOBDO" num_pins="32"/>
                  <output name="DOPADOP" num_pins="4"/>
                  <output name="DOPBDOP" num_pins="4"/>
                  <output name="ECCPARITY" num_pins="8"/>
                  <output name="RDADDRECC" num_pins="9"/>
                  <output name="SBITERR" num_pins="1"/>
                  <output name="DBITERR" num_pins="1"/>

                  <output name="s0_DOADO" num_pins="16"/>
                  <output name="s0_DOPADOP" num_pins="2"/>
                  <output name="s0_DOBDO" num_pins="16"/>
                  <output name="s0_DOPBDOP" num_pins="2"/>
                  <output name="s1_DOADO" num_pins="16"/>
                  <output name="s1_DOPADOP" num_pins="2"/>
                  <output name="s1_DOBDO" num_pins="16"/>
                  <output name="s1_DOPBDOP" num_pins="2"/>

                  <clock name="CLKARDCLK" num_pins="1"/>
                  <clock name="CLKBWRCLK" num_pins="1"/>
                  <clock name="s0_CLKARDCLK" num_pins="1"/>
                  <clock name="s0_CLKBWRCLK" num_pins="1"/>
                  <clock name="s1_CLKARDCLK" num_pins="1"/>
                  <clock name="s1_CLKBWRCLK" num_pins="1"/>

                  <mode name="BRAM36">
                    <pb_type name="RAMB36E1" blif_model=".subckt RAMB36E1" num_pb="1">
                        <input name="ENARDEN" num_pins="1"/>
                        <input name="RSTRAMARSTRAM" num_pins="1"/>
                        <input name="RSTREGARSTREG" num_pins="1"/>
                        <input name="CASCADEINA" num_pins="1"/>
                        <input name="REGCEAREGCE" num_pins="1"/>
                        <input name="ENBWREN" num_pins="1"/>
                        <input name="RSTRAMB" num_pins="1"/>
                        <input name="RSTREGB" num_pins="1"/>
                        <input name="CASCADEINB" num_pins="1"/>
                        <input name="REGCEB" num_pins="1"/>
                        <input name="INJECTDBITERR" num_pins="1"/>
                        <input name="INJECTSBITERR" num_pins="1"/>
                        <input name="ADDRARDADDR" num_pins="16"/>
                        <input name="ADDRBWRADDR" num_pins="16"/>
                        <input name="DIADI" num_pins="32"/>
                        <input name="DIBDI" num_pins="32"/>
                        <input name="DIPADIP" num_pins="4"/>
                        <input name="DIPBDIP" num_pins="4"/>
                        <input name="WEA" num_pins="4"/>
                        <input name="WEBWE" num_pins="8"/>


                        <output name="CASCADEOUTA" num_pins="1"/>
                        <output name="CASCADEOUTB" num_pins="1"/>
                        <output name="DOADO" num_pins="32"/>
                        <output name="DOBDO" num_pins="32"/>
                        <output name="DOPADOP" num_pins="4"/>
                        <output name="DOPBDOP" num_pins="4"/>
                        <output name="ECCPARITY" num_pins="8"/>
                        <output name="RDADDRECC" num_pins="9"/>
                        <output name="SBITERR" num_pins="1"/>
                        <output name="DBITERR" num_pins="1"/>

                        <clock name="CLKARDCLK" num_pins="1"/>
                        <clock name="CLKBWRCLK" num_pins="1"/>

                        <T_setup clock="CLKARDCLK" port="RAMB36E1.ENARDEN" value="4.43e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.ENARDEN" value="-4.43e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.RSTRAMARSTRAM" value="3.59e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.RSTRAMARSTRAM" value="-3.59e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.REGCEAREGCE" value="3.6e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.REGCEAREGCE" value="-3.6e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.ENBWREN" value="4.43e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.ENBWREN" value="-4.43e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.RSTRAMB" value="3.59e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.RSTRAMB" value="-3.59e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.RSTREGB" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.RSTREGB" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.REGCEB" value="3.6e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.REGCEB" value="-3.6e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.ADDRARDADDR" value="5.66e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.ADDRARDADDR" value="-5.66e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.ADDRBWRADDR" value="5.66e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.ADDRBWRADDR" value="-5.66e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.DIADI" value="2.41e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.DIADI" value="-2.41e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.DIBDI" value="2.41e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.DIBDI" value="-2.41e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.DIPADIP" value="2.41e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.DIPADIP" value="-2.41e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.DIPBDIP" value="2.41e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.DIPBDIP" value="-2.41e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E1.WEA" value="5.32e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E1.WEA" value="-5.32e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E1.WEBWE" value="5.32e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E1.WEBWE" value="-5.32e-10"/>
                        <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB36E1.DOADO" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB36E1.DOBDO" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB36E1.DOPADOP" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB36E1.DOPBDOP" min="2.04e-10"/>

                        <delay_constant in_port="RAMB36E1.CASCADEINA" max="10e-12" out_port="RAMB36E1.CASCADEOUTA"/>
                        <delay_constant in_port="RAMB36E1.CASCADEINB" max="10e-12" out_port="RAMB36E1.CASCADEOUTB"/>
                        <delay_constant in_port="RAMB36E1.INJECTDBITERR" max="10e-12" out_port="RAMB36E1.DBITERR"/>
                        <delay_constant in_port="RAMB36E1.INJECTSBITERR" max="10e-12" out_port="RAMB36E1.SBITERR"/>

                    </pb_type>

                    <interconnect>
                        <direct name="ENARDEN" input="RAMB36E1_sp.ENARDEN" output="RAMB36E1.ENARDEN"/>
                        <direct name="RSTRAMARSTRAM" input="RAMB36E1_sp.RSTRAMARSTRAM" output="RAMB36E1.RSTRAMARSTRAM"/>
                        <direct name="RSTREGARSTREG" input="RAMB36E1_sp.RSTREGARSTREG" output="RAMB36E1.RSTREGARSTREG"/>
                        <direct name="CASCADEINA" input="RAMB36E1_sp.CASCADEINA" output="RAMB36E1.CASCADEINA"/>
                        <direct name="REGCEAREGCE" input="RAMB36E1_sp.REGCEAREGCE" output="RAMB36E1.REGCEAREGCE"/>
                        <direct name="ENBWREN" input="RAMB36E1_sp.ENBWREN" output="RAMB36E1.ENBWREN"/>
                        <direct name="RSTRAMB" input="RAMB36E1_sp.RSTRAMB" output="RAMB36E1.RSTRAMB"/>
                        <direct name="RSTREGB" input="RAMB36E1_sp.RSTREGB" output="RAMB36E1.RSTREGB"/>
                        <direct name="CASCADEINB" input="RAMB36E1_sp.CASCADEINB" output="RAMB36E1.CASCADEINB"/>
                        <direct name="REGCEB" input="RAMB36E1_sp.REGCEB" output="RAMB36E1.REGCEB"/>
                        <direct name="INJECTDBITERR" input="RAMB36E1_sp.INJECTDBITERR" output="RAMB36E1.INJECTDBITERR"/>
                        <direct name="INJECTSBITERR" input="RAMB36E1_sp.INJECTSBITERR" output="RAMB36E1.INJECTSBITERR"/>
                        <direct name="ADDRARDADDR" input="RAMB36E1_sp.ADDRARDADDR" output="RAMB36E1.ADDRARDADDR"/>
                        <direct name="ADDRBWRADDR" input="RAMB36E1_sp.ADDRBWRADDR" output="RAMB36E1.ADDRBWRADDR"/>
                        <direct name="DIADI" input="RAMB36E1_sp.DIADI" output="RAMB36E1.DIADI"/>
                        <direct name="DIBDI" input="RAMB36E1_sp.DIBDI" output="RAMB36E1.DIBDI"/>
                        <direct name="DIPADIP" input="RAMB36E1_sp.DIPADIP[3:0]" output="RAMB36E1.DIPADIP[3:0]"/>
                        <direct name="DIPBDIP" input="RAMB36E1_sp.DIPBDIP[3:0]" output="RAMB36E1.DIPBDIP[3:0]"/>
                        <direct name="WEA" input="RAMB36E1_sp.WEA" output="RAMB36E1.WEA"/>
                        <direct name="WEBWE" input="RAMB36E1_sp.WEBWE" output="RAMB36E1.WEBWE"/>

                        <direct name="CASCADEOUTA" input="RAMB36E1.CASCADEOUTA" output="RAMB36E1_sp.CASCADEOUTA"/>
                        <direct name="CASCADEOUTB" input="RAMB36E1.CASCADEOUTB" output="RAMB36E1_sp.CASCADEOUTB"/>
                        <direct name="DOADO" input="RAMB36E1.DOADO" output="RAMB36E1_sp.DOADO"/>
                        <direct name="DOBDO" input="RAMB36E1.DOBDO" output="RAMB36E1_sp.DOBDO"/>
                        <direct name="DOPADOP" input="RAMB36E1.DOPADOP" output="RAMB36E1_sp.DOPADOP"/>
                        <direct name="DOPBDOP" input="RAMB36E1.DOPBDOP" output="RAMB36E1_sp.DOPBDOP"/>
                        <direct name="ECCPARITY" input="RAMB36E1.ECCPARITY" output="RAMB36E1_sp.ECCPARITY"/>
                        <direct name="RDADDRECC" input="RAMB36E1.RDADDRECC" output="RAMB36E1_sp.RDADDRECC"/>
                        <direct name="SBITERR" input="RAMB36E1.SBITERR" output="RAMB36E1_sp.SBITERR"/>
                        <direct name="DBITERR" input="RAMB36E1.DBITERR" output="RAMB36E1_sp.DBITERR"/>

                        <direct name="clk_ard" input="RAMB36E1_sp.CLKARDCLK" output="RAMB36E1.CLKARDCLK"/>
                        <direct name="clk_bwr" input="RAMB36E1_sp.CLKBWRCLK" output="RAMB36E1.CLKBWRCLK"/>
                    </interconnect>
                  </mode>
                  <mode name="2xBRAM18">

                    <pb_type blif_model=".subckt RAMB18E1" name="RAMB18E1" num_pb="2">
                      <clock name="CLKARDCLK" num_pins="1"/>
                      <clock name="CLKBWRCLK" num_pins="1"/>
                      <input name="ENARDEN" num_pins="1"/>
                      <input name="REGCEAREGCE" num_pins="1"/>
                      <input name="RSTRAMARSTRAM" num_pins="1"/>
                      <input name="RSTREGARSTREG" num_pins="1"/>
                      
                      <input name="ADDRARDADDR" num_pins="14"/>
                      <input name="DIADI" num_pins="16"/>
                      <input name="DIPADIP" num_pins="2"/>
                      <input name="WEA" num_pins="2"/>
                      <input name="ENBWREN" num_pins="1"/>
                      <input name="REGCEB" num_pins="1"/>
                      <input name="RSTRAMB" num_pins="1"/>
                      <input name="RSTREGB" num_pins="1"/>
                      
                      <input name="ADDRBWRADDR" num_pins="14"/>
                      <input name="DIBDI" num_pins="16"/>
                      <input name="DIPBDIP" num_pins="2"/>
                      <input name="WEBWE" num_pins="4"/>
                      
                      <output name="DOADO" num_pins="16"/>
                      <output name="DOBDO" num_pins="16"/>
                      <output name="DOPADOP" num_pins="2"/>
                      <output name="DOPBDOP" num_pins="2"/>


                      <T_setup clock="CLKARDCLK" port="RAMB18E1.ENARDEN" value="4.43e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.ENARDEN" value="-4.43e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.REGCEAREGCE" value="3.6e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.REGCEAREGCE" value="-3.6e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.RSTRAMARSTRAM" value="3.59e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.RSTRAMARSTRAM" value="-3.59e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.ADDRARDADDR" value="5.66e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.ADDRARDADDR" value="-5.66e-10"/>

                      <T_setup clock="CLKARDCLK" port="RAMB18E1.DIADI" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.DIADI" value="-2.41e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.DIPADIP" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.DIPADIP" value="-2.41e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E1.WEA" value="5.32e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E1.WEA" value="-5.32e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.ENBWREN" value="4.43e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.ENBWREN" value="-4.43e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.REGCEB" value="3.6e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.REGCEB" value="-3.6e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.RSTRAMB" value="3.59e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.RSTRAMB" value="-3.59e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.RSTREGB" value="3.4200000000000006e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.RSTREGB" value="-3.4200000000000006e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.ADDRBWRADDR" value="5.66e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.ADDRBWRADDR" value="-5.66e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.DIBDI" value="2.41e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.DIBDI" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.DIPBDIP" value="2.41e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.DIPBDIP" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E1.WEBWE" value="5.32e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E1.WEBWE" value="-5.32e-10"/>


                      <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1.DOBDO" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E1.DOPBDOP" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1.DOADO" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E1.DOPADOP" min="2.04e-10"/>

                    </pb_type>
            
                    <interconnect>
                      <direct name="addr1" input="RAMB36E1_sp.s0_ADDRARDADDR" output="RAMB18E1[0].ADDRARDADDR"/>
                      <direct name="addr2" input="RAMB36E1_sp.s0_ADDRBWRADDR" output="RAMB18E1[0].ADDRBWRADDR"/>
                      <direct name="data1" input="RAMB36E1_sp.s0_DIADI" output="RAMB18E1[0].DIADI"/>
                      <direct name="data2" input="RAMB36E1_sp.s0_DIBDI" output="RAMB18E1[0].DIBDI"/>
                      <direct name="data1_0" input="RAMB36E1_sp.s0_DIPADIP" output="RAMB18E1[0].DIPADIP"/>
                      <direct name="data2_1" input="RAMB36E1_sp.s0_DIPBDIP" output="RAMB18E1[0].DIPBDIP"/>
                      <direct name="we1" input="RAMB36E1_sp.s0_WEA" output="RAMB18E1[0].WEA"/>
                      <direct name="we2" input="RAMB36E1_sp.s0_WEBWE" output="RAMB18E1[0].WEBWE"/>

                      <direct name="ENARDEN" input="RAMB36E1_sp.s0_ENARDEN" output="RAMB18E1[0].ENARDEN"/>
                      <direct name="ENBWREN" input="RAMB36E1_sp.s0_ENBWREN" output="RAMB18E1[0].ENBWREN"/>
                      <direct name="REGCEAREGCE" input="RAMB36E1_sp.s0_REGCEAREGCE" output="RAMB18E1[0].REGCEAREGCE"/>
                      <direct name="REGCEB" input="RAMB36E1_sp.s0_REGCEB" output="RAMB18E1[0].REGCEB"/>
                      <direct name="RSTRAMARSTRAM" input="RAMB36E1_sp.s0_RSTRAMARSTRAM" output="RAMB18E1[0].RSTRAMARSTRAM"/>
                      <direct name="RSTRAMB" input="RAMB36E1_sp.s0_RSTRAMB" output="RAMB18E1[0].RSTRAMB"/>
                      <direct name="RSTREGARSTREG" input="RAMB36E1_sp.s0_RSTREGARSTREG" output="RAMB18E1[0].RSTREGARSTREG"/>
                      <direct name="RSTREGB" input="RAMB36E1_sp.s0_RSTREGB" output="RAMB18E1[0].RSTREGB"/>

                      <direct name="out1" input="RAMB18E1[0].DOADO" output="RAMB36E1_sp.s0_DOADO"/>
                      <direct name="out1p" input="RAMB18E1[0].DOPADOP" output="RAMB36E1_sp.s0_DOPADOP"/>
                      <direct name="out2" input="RAMB18E1[0].DOBDO" output="RAMB36E1_sp.s0_DOBDO"/>
                      <direct name="out2p" input="RAMB18E1[0].DOPBDOP" output="RAMB36E1_sp.s0_DOPBDOP"/>

                      <direct name="clk" input="RAMB36E1_sp.s0_CLKARDCLK" output="RAMB18E1[0].CLKARDCLK"/>
                      <direct name="clk_2" input="RAMB36E1_sp.s0_CLKBWRCLK" output="RAMB18E1[0].CLKBWRCLK"/>


                      <direct name="addr1_3" input="RAMB36E1_sp.s1_ADDRARDADDR" output="RAMB18E1[1].ADDRARDADDR"/>
                      <direct name="addr2_4" input="RAMB36E1_sp.s1_ADDRBWRADDR" output="RAMB18E1[1].ADDRBWRADDR"/>
                      <direct name="data1_5" input="RAMB36E1_sp.s1_DIADI" output="RAMB18E1[1].DIADI"/>
                      <direct name="data2_6" input="RAMB36E1_sp.s1_DIBDI" output="RAMB18E1[1].DIBDI"/>
                      <direct name="data1_7" input="RAMB36E1_sp.s1_DIPADIP" output="RAMB18E1[1].DIPADIP"/>
                      <direct name="data2_8" input="RAMB36E1_sp.s1_DIPBDIP" output="RAMB18E1[1].DIPBDIP"/>
                      <direct name="we1_9" input="RAMB36E1_sp.s1_WEA" output="RAMB18E1[1].WEA"/>
                      <direct name="we2_10" input="RAMB36E1_sp.s1_WEBWE" output="RAMB18E1[1].WEBWE"/>

                      <direct name="ENARDEN1" input="RAMB36E1_sp.s1_ENARDEN" output="RAMB18E1[1].ENARDEN"/>
                      <direct name="ENBWREN1" input="RAMB36E1_sp.s1_ENBWREN" output="RAMB18E1[1].ENBWREN"/>
                      <direct name="REGCEAREGCE1" input="RAMB36E1_sp.s1_REGCEAREGCE" output="RAMB18E1[1].REGCEAREGCE"/>
                      <direct name="REGCEB1" input="RAMB36E1_sp.s1_REGCEB" output="RAMB18E1[1].REGCEB"/>
                      <direct name="RSTRAMARSTRAM1" input="RAMB36E1_sp.s1_RSTRAMARSTRAM" output="RAMB18E1[1].RSTRAMARSTRAM"/>
                      <direct name="RSTRAMB1" input="RAMB36E1_sp.s1_RSTRAMB" output="RAMB18E1[1].RSTRAMB"/>
                      <direct name="RSTREGARSTREG1" input="RAMB36E1_sp.s1_RSTREGARSTREG" output="RAMB18E1[1].RSTREGARSTREG"/>
                      <direct name="RSTREGB1" input="RAMB36E1_sp.s1_RSTREGB" output="RAMB18E1[1].RSTREGB"/>

                      <direct name="out1_11" input="RAMB18E1[1].DOADO" output="RAMB36E1_sp.s1_DOADO"/>
                      <direct name="out1p_12" input="RAMB18E1[1].DOPADOP" output="RAMB36E1_sp.s1_DOPADOP"/>
                      <direct name="out2_13" input="RAMB18E1[1].DOBDO" output="RAMB36E1_sp.s1_DOBDO"/>
                      <direct name="out2p_14" input="RAMB18E1[1].DOPBDOP" output="RAMB36E1_sp.s1_DOPBDOP"/>

                      <direct name="clk_15" input="RAMB36E1_sp.s1_CLKARDCLK" output="RAMB18E1[1].CLKARDCLK"/>
                      <direct name="clk_16" input="RAMB36E1_sp.s1_CLKBWRCLK" output="RAMB18E1[1].CLKBWRCLK"/>
                    </interconnect>
                  </mode>


                </pb_type>

                <interconnect>
                    <direct name="ENARDEN" input="RAM.ENARDEN" output="RAMB36E1_sp.ENARDEN"/>
                    <direct name="RSTRAMARSTRAM" input="RAM.RSTRAMARSTRAM" output="RAMB36E1_sp.RSTRAMARSTRAM"/>
                    <direct name="RSTREGARSTREG" input="RAM.RSTREGARSTREG" output="RAMB36E1_sp.RSTREGARSTREG"/>
                    <direct name="CASCADEINA" input="RAM.CASDINA[0]" output="RAMB36E1_sp.CASCADEINA"/>
                    <direct name="REGCEAREGCE" input="RAM.REGCEAREGCE" output="RAMB36E1_sp.REGCEAREGCE"/>
                    <direct name="ENBWREN" input="RAM.ENBWREN" output="RAMB36E1_sp.ENBWREN"/>
                    <direct name="RSTRAMB" input="RAM.RSTRAMB" output="RAMB36E1_sp.RSTRAMB"/>
                    <direct name="RSTREGB" input="RAM.RSTREGB" output="RAMB36E1_sp.RSTREGB"/>
                    <direct name="CASCADEINB" input="RAM.CASDINB[0]" output="RAMB36E1_sp.CASCADEINB"/>
                    <direct name="REGCEB" input="RAM.REGCEB" output="RAMB36E1_sp.REGCEB"/>
                    <direct name="INJECTDBITERR" input="RAM.INJECTDBITERR" output="RAMB36E1_sp.INJECTDBITERR"/>
                    <direct name="INJECTSBITERR" input="RAM.INJECTSBITERR" output="RAMB36E1_sp.INJECTSBITERR"/>
                    <direct name="ADDRARDADDR" input="RAM.ADDRARDADDR" output="RAMB36E1_sp.ADDRARDADDR"/>
                    <direct name="ADDRBWRADDR" input="RAM.ADDRBWRADDR" output="RAMB36E1_sp.ADDRBWRADDR"/>
                    <direct name="DIADI" input="RAM.DIADI" output="RAMB36E1_sp.DIADI"/>
                    <direct name="DIBDI" input="RAM.DIBDI" output="RAMB36E1_sp.DIBDI"/>
                    <direct name="DIPADIP" input="RAM.DIPADIP[3:0]" output="RAMB36E1_sp.DIPADIP[3:0]"/>
                    <direct name="DIPBDIP" input="RAM.DIPBDIP[3:0]" output="RAMB36E1_sp.DIPBDIP[3:0]"/>
                    <direct name="WEA" input="RAM.WEA" output="RAMB36E1_sp.WEA"/>
                    <direct name="WEBWE" input="RAM.WEBWE" output="RAMB36E1_sp.WEBWE"/>

                    <direct name="CASCADEOUTA" input="RAMB36E1_sp.CASCADEOUTA" output="RAM.CASDOUTA[0]"/>
                    <direct name="CASCADEOUTB" input="RAMB36E1_sp.CASCADEOUTB" output="RAM.CASDOUTB[0]"/>
                    <direct name="DOADO" input="RAMB36E1_sp.DOADO" output="RAM.DOADO"/>
                    <direct name="DOBDO" input="RAMB36E1_sp.DOBDO" output="RAM.DOBDO"/>
                    <direct name="DOPADOP" input="RAMB36E1_sp.DOPADOP" output="RAM.DOPADOP"/>
                    <direct name="DOPBDOP" input="RAMB36E1_sp.DOPBDOP" output="RAM.DOPBDOP"/>
                    <direct name="ECCPARITY" input="RAMB36E1_sp.ECCPARITY" output="RAM.ECCPARITY"/>
                    <direct name="RDADDRECC" input="RAMB36E1_sp.RDADDRECC" output="RAM.RDADDRECC"/>
                    <direct name="SBITERR" input="RAMB36E1_sp.SBITERR" output="RAM.SBITERR"/>
                    <direct name="DBITERR" input="RAMB36E1_sp.DBITERR" output="RAM.DBITERR"/>

                    <direct name="addr1" input="RAM.s0_ADDRARDADDR" output="RAMB36E1_sp.s0_ADDRARDADDR"/>
                    <direct name="addr2" input="RAM.s0_ADDRBWRADDR" output="RAMB36E1_sp.s0_ADDRBWRADDR"/>
                    <direct name="data1" input="RAM.s0_DIADI" output="RAMB36E1_sp.s0_DIADI"/>
                    <direct name="data2" input="RAM.s0_DIBDI" output="RAMB36E1_sp.s0_DIBDI"/>
                    <direct name="data1_0" input="RAM.s0_DIPADIP" output="RAMB36E1_sp.s0_DIPADIP"/>
                    <direct name="data2_1" input="RAM.s0_DIPBDIP" output="RAMB36E1_sp.s0_DIPBDIP"/>
                    <direct name="we1" input="RAM.s0_WEA" output="RAMB36E1_sp.s0_WEA"/>
                    <direct name="we2" input="RAM.s0_WEBWE" output="RAMB36E1_sp.s0_WEBWE"/>

                    <direct name="ENARDEN0" input="RAM.s0_ENARDEN" output="RAMB36E1_sp.s0_ENARDEN"/>
                    <direct name="ENBWREN0" input="RAM.s0_ENBWREN" output="RAMB36E1_sp.s0_ENBWREN"/>
                    <direct name="REGCEAREGCE0" input="RAM.s0_REGCEAREGCE" output="RAMB36E1_sp.s0_REGCEAREGCE"/>
                    <direct name="REGCEB0" input="RAM.s0_REGCEB" output="RAMB36E1_sp.s0_REGCEB"/>
                    <direct name="RSTRAMARSTRAM0" input="RAM.s0_RSTRAMARSTRAM" output="RAMB36E1_sp.s0_RSTRAMARSTRAM"/>
                    <direct name="RSTRAMB0" input="RAM.s0_RSTRAMB" output="RAMB36E1_sp.s0_RSTRAMB"/>
                    <direct name="RSTREGARSTREG0" input="RAM.s0_RSTREGARSTREG" output="RAMB36E1_sp.s0_RSTREGARSTREG"/>
                    <direct name="RSTREGB0" input="RAM.s0_RSTREGB" output="RAMB36E1_sp.s0_RSTREGB"/>

                    <direct name="out1" input="RAMB36E1_sp.s0_DOADO" output="RAM.s0_DOADO"/>
                    <direct name="out1p" input="RAMB36E1_sp.s0_DOPADOP" output="RAM.s0_DOPADOP"/>
                    <direct name="out2" input="RAMB36E1_sp.s0_DOBDO" output="RAM.s0_DOBDO"/>
                    <direct name="out2p" input="RAMB36E1_sp.s0_DOPBDOP" output="RAM.s0_DOPBDOP"/>

                    <direct name="clk" input="RAM.s0_CLKARDCLK" output="RAMB36E1_sp.s0_CLKARDCLK"/>
                    <direct name="clk_2" input="RAM.s0_CLKBWRCLK" output="RAMB36E1_sp.s0_CLKBWRCLK"/>
                    <direct name="addr1_3" input="RAM.s1_ADDRARDADDR" output="RAMB36E1_sp.s1_ADDRARDADDR"/>
                    <direct name="addr2_4" input="RAM.s1_ADDRBWRADDR" output="RAMB36E1_sp.s1_ADDRBWRADDR"/>
                    <direct name="data1_5" input="RAM.s1_DIADI" output="RAMB36E1_sp.s1_DIADI"/>
                    <direct name="data2_6" input="RAM.s1_DIBDI" output="RAMB36E1_sp.s1_DIBDI"/>
                    <direct name="data1_7" input="RAM.s1_DIPADIP" output="RAMB36E1_sp.s1_DIPADIP"/>
                    <direct name="data2_8" input="RAM.s1_DIPBDIP" output="RAMB36E1_sp.s1_DIPBDIP"/>
                    <direct name="we1_9" input="RAM.s1_WEA" output="RAMB36E1_sp.s1_WEA"/>
                    <direct name="we2_10" input="RAM.s1_WEBWE" output="RAMB36E1_sp.s1_WEBWE"/>

                    <direct name="ENARDEN1" input="RAM.s1_ENARDEN" output="RAMB36E1_sp.s1_ENARDEN"/>
                    <direct name="ENBWREN1" input="RAM.s1_ENBWREN" output="RAMB36E1_sp.s1_ENBWREN"/>
                    <direct name="REGCEAREGCE1" input="RAM.s1_REGCEAREGCE" output="RAMB36E1_sp.s1_REGCEAREGCE"/>
                    <direct name="REGCEB1" input="RAM.s1_REGCEB" output="RAMB36E1_sp.s1_REGCEB"/>
                    <direct name="RSTRAMARSTRAM1" input="RAM.s1_RSTRAMARSTRAM" output="RAMB36E1_sp.s1_RSTRAMARSTRAM"/>
                    <direct name="RSTRAMB1" input="RAM.s1_RSTRAMB" output="RAMB36E1_sp.s1_RSTRAMB"/>
                    <direct name="RSTREGARSTREG1" input="RAM.s1_RSTREGARSTREG" output="RAMB36E1_sp.s1_RSTREGARSTREG"/>
                    <direct name="RSTREGB1" input="RAM.s1_RSTREGB" output="RAMB36E1_sp.s1_RSTREGB"/>

                    <direct name="out1_11" input="RAMB36E1_sp.s1_DOADO" output="RAM.s1_DOADO"/>
                    <direct name="out1p_12" input="RAMB36E1_sp.s1_DOPADOP" output="RAM.s1_DOPADOP"/>
                    <direct name="out2_13" input="RAMB36E1_sp.s1_DOBDO" output="RAM.s1_DOBDO"/>
                    <direct name="out2p_14" input="RAMB36E1_sp.s1_DOPBDOP" output="RAM.s1_DOPBDOP"/>

                    <direct name="clk_15" input="RAM.s1_CLKARDCLK" output="RAMB36E1_sp.s1_CLKARDCLK"/>
                    <direct name="clk_16" input="RAM.s1_CLKBWRCLK" output="RAMB36E1_sp.s1_CLKBWRCLK"/>



                    <direct name="clk_ard" input="RAM.CLKARDCLK" output="RAMB36E1_sp.CLKARDCLK"/>
                    <direct name="clk_bwr" input="RAM.CLKBWRCLK" output="RAMB36E1_sp.CLKBWRCLK"/>
                </interconnect>
            </mode>

            <mode name="RAMB36E2_sp">
    
                <pb_type name="RAMB36E2_sp" num_pb="1">
                  
                  <input name="ADDRARDADDR" num_pins="16"/>
                  <input name="ADDRBWRADDR" num_pins="16"/>

                  <input name="ADDRENA" num_pins="1"/>
                  <input name="ADDRENB" num_pins="1"/>
                  <input name="CASDIMUXA" num_pins="1"/>
                  <input name="CASDIMUXB" num_pins="1"/>

                  <input name="CASDINA" num_pins="32"/>
                  <input name="CASDINB" num_pins="32"/>
                  <input name="CASDINPA" num_pins="4"/>
                  <input name="CASDINPB" num_pins="4"/>

                  <input name="CASDOMUXA" num_pins="1"/>
                  <input name="CASDOMUXB" num_pins="1"/>
                  <input name="CASDOMUXEN_A" num_pins="1"/>
                  <input name="CASDOMUXEN_B" num_pins="1"/>
                  <input name="CASINDBITERR" num_pins="1"/>
                  <input name="CASINSBITERR" num_pins="1"/>
                  <input name="CASOREGIMUXA" num_pins="1"/>
                  <input name="CASOREGIMUXB" num_pins="1"/>
                  <input name="CASOREGIMUXEN_A" num_pins="1"/>
                  <input name="CASOREGIMUXEN_B" num_pins="1"/>

                  <input name="DINADIN" num_pins="32"/>
                  <input name="DINBDIN" num_pins="32"/>
                  <input name="DINPADINP" num_pins="4"/>
                  <input name="DINPBDINP" num_pins="4"/>

                  <input name="ECCPIPECE" num_pins="1"/>
                  <input name="ENARDEN" num_pins="1"/>
                  <input name="ENBWREN" num_pins="1"/>
                  <input name="INJECTDBITERR" num_pins="1"/>
                  <input name="INJECTSBITERR" num_pins="1"/>
                  <input name="REGCEAREGCE" num_pins="1"/>
                  <input name="REGCEB" num_pins="1"/>
                  <input name="RSTRAMARSTRAM" num_pins="1"/>
                  <input name="RSTRAMB" num_pins="1"/>
                  <input name="RSTREGARSTREG" num_pins="1"/>
                  <input name="RSTREGB" num_pins="1"/>
                  <input name="WEA" num_pins="4"/>
                  <input name="WEBWE" num_pins="8"/>
                  <input name="SLEEP" num_pins="1"/>

                  <output name="CASDOUTA" num_pins="32"/>
                  <output name="CASDOUTB" num_pins="32"/>
                  <output name="CASDOUTPA" num_pins="4"/>
                  <output name="CASDOUTPB" num_pins="4"/>

                  <output name="CASOUTDBITERR" num_pins="1"/>
                  <output name="CASOUTSBITERR" num_pins="1"/>

                  <output name="DOUTADOUT" num_pins="32"/>
                  <output name="DOUTBDOUT" num_pins="32"/>
                  <output name="DOUTPADOUTP" num_pins="4"/>
                  <output name="DOUTPBDOUTP" num_pins="4"/>

                  <output name="ECCPARITY" num_pins="8"/>
                  <output name="RDADDRECC" num_pins="9"/>
                  <output name="SBITERR" num_pins="1"/>
                  <output name="DBITERR" num_pins="1"/>

                  <clock name="CLKARDCLK" num_pins="1"/>
                  <clock name="CLKBWRCLK" num_pins="1"/>

                  <input name="s0_ADDRARDADDR" num_pins="14"/>
                  <input name="s0_ADDRBWRADDR" num_pins="14"/>
                  <input name="s0_DIADI" num_pins="16"/>
                  <input name="s0_DIPADIP" num_pins="2"/>
                  <input name="s0_WEA" num_pins="2"/>
                  <input name="s0_DIBDI" num_pins="16"/>
                  <input name="s0_DIPBDIP" num_pins="2"/>
                  <input name="s0_WEBWE" num_pins="4"/>
                  <input name="s0_ENARDEN" num_pins="1"/>
                  <input name="s0_ENBWREN" num_pins="1"/>
                  
                  <input name="s0_REGCEAREGCE" num_pins="1"/>
                  <input name="s0_REGCEB" num_pins="1"/>
                  <input name="s0_RSTRAMARSTRAM" num_pins="1"/>
                  <input name="s0_RSTRAMB" num_pins="1"/>
                  <input name="s0_RSTREGARSTREG" num_pins="1"/>
                  <input name="s0_RSTREGB" num_pins="1"/>

                  <input name="s0_ADDRENA" num_pins="1"/>
                  <input name="s0_ADDRENB" num_pins="1"/>
                  <input name="s0_CASDIMUXA" num_pins="1"/>
                  <input name="s0_CASDIMUXB" num_pins="1"/>
                  <input name="s0_CASDINA" num_pins="16"/>
                  <input name="s0_CASDINB" num_pins="16"/>
                  <input name="s0_CASDINPA" num_pins="2"/>
                  <input name="s0_CASDINPB" num_pins="2"/>
                  <input name="s0_CASDOMUXA" num_pins="1"/>
                  <input name="s0_CASDOMUXB" num_pins="1"/>
                  <input name="s0_CASDOMUXEN_A" num_pins="1"/>
                  <input name="s0_CASDOMUXEN_B" num_pins="1"/>
                  <input name="s0_CASOREGIMUXA" num_pins="1"/>
                  <input name="s0_CASOREGIMUXB" num_pins="1"/>
                  <input name="s0_CASOREGIMUXEN_A" num_pins="1"/>
                  <input name="s0_CASOREGIMUXEN_B" num_pins="1"/>
                  <input name="s0_SLEEP" num_pins="1"/>


                  <input name="s1_ADDRARDADDR" num_pins="14"/>
                  <input name="s1_ADDRBWRADDR" num_pins="14"/>
                  <input name="s1_DIADI" num_pins="16"/>
                  <input name="s1_DIPADIP" num_pins="2"/>
                  <input name="s1_WEA" num_pins="2"/>
                  <input name="s1_DIBDI" num_pins="16"/>
                  <input name="s1_DIPBDIP" num_pins="2"/>
                  <input name="s1_WEBWE" num_pins="4"/>
                  <input name="s1_ENARDEN" num_pins="1"/>
                  <input name="s1_ENBWREN" num_pins="1"/>
                  
                  <input name="s1_REGCEAREGCE" num_pins="1"/>
                  <input name="s1_REGCEB" num_pins="1"/>
                  <input name="s1_RSTRAMARSTRAM" num_pins="1"/>
                  <input name="s1_RSTRAMB" num_pins="1"/>
                  <input name="s1_RSTREGARSTREG" num_pins="1"/>
                  <input name="s1_RSTREGB" num_pins="1"/>

                  <input name="s1_ADDRENA" num_pins="1"/>
                  <input name="s1_ADDRENB" num_pins="1"/>
                  <input name="s1_CASDIMUXA" num_pins="1"/>
                  <input name="s1_CASDIMUXB" num_pins="1"/>
                  <input name="s1_CASDINA" num_pins="16"/>
                  <input name="s1_CASDINB" num_pins="16"/>
                  <input name="s1_CASDINPA" num_pins="2"/>
                  <input name="s1_CASDINPB" num_pins="2"/>
                  <input name="s1_CASDOMUXA" num_pins="1"/>
                  <input name="s1_CASDOMUXB" num_pins="1"/>
                  <input name="s1_CASDOMUXEN_A" num_pins="1"/>
                  <input name="s1_CASDOMUXEN_B" num_pins="1"/>
                  <input name="s1_CASOREGIMUXA" num_pins="1"/>
                  <input name="s1_CASOREGIMUXB" num_pins="1"/>
                  <input name="s1_CASOREGIMUXEN_A" num_pins="1"/>
                  <input name="s1_CASOREGIMUXEN_B" num_pins="1"/>
                  <input name="s1_SLEEP" num_pins="1"/>


                  <output name="s0_DOADO" num_pins="16"/>
                  <output name="s0_DOPADOP" num_pins="2"/>
                  <output name="s0_DOBDO" num_pins="16"/>
                  <output name="s0_DOPBDOP" num_pins="2"/>
                  <output name="s0_CASDOUTA" num_pins="16"/>
                  <output name="s0_CASDOUTPA" num_pins="2"/>
                  <output name="s0_CASDOUTB" num_pins="16"/>
                  <output name="s0_CASDOUTPB" num_pins="2"/>

                  <output name="s1_DOADO" num_pins="16"/>
                  <output name="s1_DOPADOP" num_pins="2"/>
                  <output name="s1_DOBDO" num_pins="16"/>
                  <output name="s1_DOPBDOP" num_pins="2"/>
                  <output name="s1_CASDOUTA" num_pins="16"/>
                  <output name="s1_CASDOUTPA" num_pins="2"/>
                  <output name="s1_CASDOUTB" num_pins="16"/>
                  <output name="s1_CASDOUTPB" num_pins="2"/>


                  <clock name="s0_CLKARDCLK" num_pins="1"/>
                  <clock name="s0_CLKBWRCLK" num_pins="1"/>
                  <clock name="s1_CLKARDCLK" num_pins="1"/>
                  <clock name="s1_CLKBWRCLK" num_pins="1"/>

                  <mode name="BRAM36">
                    
                  <pb_type name="RAMB36E2" blif_model=".subckt RAMB36E2" num_pb="1">
                        <input name="ADDRARDADDR" num_pins="16"/>
                        <input name="ADDRBWRADDR" num_pins="16"/>
                        <input name="ADDRENA" num_pins="1"/>
                        <input name="ADDRENB" num_pins="1"/>
                        <input name="CASDIMUXA" num_pins="1"/>
                        <input name="CASDIMUXB" num_pins="1"/>
                        <input name="CASDINA" num_pins="32"/>
                        <input name="CASDINB" num_pins="32"/>
                        <input name="CASDINPA" num_pins="4"/>
                        <input name="CASDINPB" num_pins="4"/>
                        <input name="CASDOMUXA" num_pins="1"/>
                        <input name="CASDOMUXB" num_pins="1"/>
                        <input name="CASDOMUXEN_A" num_pins="1"/>
                        <input name="CASDOMUXEN_B" num_pins="1"/>
                        <input name="CASINDBITERR" num_pins="1"/>
                        <input name="CASINSBITERR" num_pins="1"/>
                        <input name="CASOREGIMUXA" num_pins="1"/>
                        <input name="CASOREGIMUXB" num_pins="1"/>
                        <input name="CASOREGIMUXEN_A" num_pins="1"/>
                        <input name="CASOREGIMUXEN_B" num_pins="1"/>
                        <input name="DINADIN" num_pins="32"/>
                        <input name="DINBDIN" num_pins="32"/>
                        <input name="DINPADINP" num_pins="4"/>
                        <input name="DINPBDINP" num_pins="4"/>
                        <input name="ECCPIPECE" num_pins="1"/>
                        <input name="ENARDEN" num_pins="1"/>
                        <input name="ENBWREN" num_pins="1"/>
                        <input name="INJECTDBITERR" num_pins="1"/>
                        <input name="INJECTSBITERR" num_pins="1"/>
                        <input name="REGCEAREGCE" num_pins="1"/>
                        <input name="REGCEB" num_pins="1"/>
                        <input name="RSTRAMARSTRAM" num_pins="1"/>
                        <input name="RSTRAMB" num_pins="1"/>
                        <input name="RSTREGARSTREG" num_pins="1"/>
                        <input name="RSTREGB" num_pins="1"/>
                        <input name="WEA" num_pins="4"/>
                        <input name="WEBWE" num_pins="8"/>
                        <input name="SLEEP" num_pins="1"/>
                        <output name="CASDOUTA" num_pins="32"/>
                        <output name="CASDOUTB" num_pins="32"/>
                        <output name="CASDOUTPA" num_pins="4"/>
                        <output name="CASDOUTPB" num_pins="4"/>
                        <output name="CASOUTDBITERR" num_pins="1"/>
                        <output name="CASOUTSBITERR" num_pins="1"/>
                        <output name="DOUTADOUT" num_pins="32"/>
                        <output name="DOUTBDOUT" num_pins="32"/>
                        <output name="DOUTPADOUTP" num_pins="4"/>
                        <output name="DOUTPBDOUTP" num_pins="4"/>
                        <output name="ECCPARITY" num_pins="8"/>
                        <output name="RDADDRECC" num_pins="9"/>
                        <output name="SBITERR" num_pins="1"/>
                        <output name="DBITERR" num_pins="1"/>
                        <clock name="CLKARDCLK" num_pins="1"/>
                        <clock name="CLKBWRCLK" num_pins="1"/>

                        <T_setup clock="CLKARDCLK" port="RAMB36E2.ADDRARDADDR" value="5.66e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.ADDRARDADDR" value="-5.66e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.ADDRBWRADDR" value="5.66e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.ADDRBWRADDR" value="-5.66e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.ADDRENA" value="4.43e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.ADDRENA" value="-4.43e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.ADDRENB" value="4.43e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.ADDRENB" value="-4.43e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.CASOREGIMUXA" value="4.43e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.CASOREGIMUXA" value="-4.43e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.CASOREGIMUXB" value="4.43e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.CASOREGIMUXB" value="-4.43e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.CASOREGIMUXEN_A" value="4.43e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.CASOREGIMUXEN_A" value="-4.43e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.CASOREGIMUXEN_B" value="4.43e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.CASOREGIMUXEN_B" value="-4.43e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.DINADIN" value="2.41e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.DINADIN" value="-2.41e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.DINBDIN" value="2.41e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.DINBDIN" value="-2.41e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.DINPADINP" value="2.41e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.DINPADINP" value="-2.41e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.DINPBDINP" value="2.41e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.DINPBDINP" value="-2.41e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.ENARDEN" value="4.43e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.ENARDEN" value="-4.43e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.ENBWREN" value="4.43e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.ENBWREN" value="-4.43e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.REGCEAREGCE" value="3.6e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.REGCEAREGCE" value="-3.6e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.REGCEB" value="3.6e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.REGCEB" value="-3.6e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.RSTRAMARSTRAM" value="3.59e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.RSTRAMARSTRAM" value="-3.59e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.RSTRAMB" value="3.59e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.RSTRAMB" value="-3.59e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.RSTREGB" value="3.4200000000000006e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.RSTREGB" value="-3.4200000000000006e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.WEA" value="5.32e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.WEA" value="-5.32e-10"/>
                        <T_setup clock="CLKBWRCLK" port="RAMB36E2.WEBWE" value="5.32e-10"/>
                        <T_hold clock="CLKBWRCLK" port="RAMB36E2.WEBWE" value="-5.32e-10"/>
                        <T_setup clock="CLKARDCLK" port="RAMB36E2.SLEEP" value="3.59e-10"/>
                        <T_hold clock="CLKARDCLK" port="RAMB36E2.SLEEP" value="-3.59e-10"/>
                        <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB36E2.DOUTADOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB36E2.DOUTBDOUT" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB36E2.DOUTPADOUTP" min="2.04e-10"/>
                        <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB36E2.DOUTPBDOUTP" min="2.04e-10"/>
                        <delay_constant in_port="RAMB36E2.CASDINA" max="10e-12" out_port="RAMB36E2.CASDOUTA"/>
                        <delay_constant in_port="RAMB36E2.CASDINB" max="10e-12" out_port="RAMB36E2.CASDOUTB"/>
                        <delay_constant in_port="RAMB36E2.CASDINPA" max="10e-12" out_port="RAMB36E2.CASDOUTPA"/>
                        <delay_constant in_port="RAMB36E2.CASDINPB" max="10e-12" out_port="RAMB36E2.CASDOUTPB"/>
                        <delay_constant in_port="RAMB36E2.CASINDBITERR" max="10e-12" out_port="RAMB36E2.CASOUTDBITERR"/>
                        <delay_constant in_port="RAMB36E2.CASINSBITERR" max="10e-12" out_port="RAMB36E2.CASOUTSBITERR"/>
                        <delay_constant in_port="RAMB36E2.INJECTDBITERR" max="10e-12" out_port="RAMB36E2.DBITERR"/>
                        <delay_constant in_port="RAMB36E2.INJECTSBITERR" max="10e-12" out_port="RAMB36E2.SBITERR"/>
                  </pb_type>

                  <interconnect>
                        <direct name="ADDRARDADDR" input="RAMB36E2_sp.ADDRARDADDR" output="RAMB36E2.ADDRARDADDR"/>
                        <direct name="ADDRBWRADDR" input="RAMB36E2_sp.ADDRBWRADDR" output="RAMB36E2.ADDRBWRADDR"/>
                        <direct name="ADDRENA" input="RAMB36E2_sp.ADDRENA" output="RAMB36E2.ADDRENA"/>
                        <direct name="ADDRENB" input="RAMB36E2_sp.ADDRENB" output="RAMB36E2.ADDRENB"/>
                        <direct name="CASDIMUXA" input="RAMB36E2_sp.CASDIMUXA" output="RAMB36E2.CASDIMUXA"/>
                        <direct name="CASDIMUXB" input="RAMB36E2_sp.CASDIMUXB" output="RAMB36E2.CASDIMUXB"/>
                        <direct name="CASDINA" input="RAMB36E2_sp.CASDINA" output="RAMB36E2.CASDINA"/>
                        <direct name="CASDINB" input="RAMB36E2_sp.CASDINB" output="RAMB36E2.CASDINB"/>
                        <direct name="CASDINPA" input="RAMB36E2_sp.CASDINPA" output="RAMB36E2.CASDINPA"/>
                        <direct name="CASDINPB" input="RAMB36E2_sp.CASDINPB" output="RAMB36E2.CASDINPB"/>

                        <direct name="CASDOMUXA" input="RAMB36E2_sp.CASDOMUXA" output="RAMB36E2.CASDOMUXA"/>
                        <direct name="CASDOMUXB" input="RAMB36E2_sp.CASDOMUXB" output="RAMB36E2.CASDOMUXB"/>
                        <direct name="CASDOMUXEN_A" input="RAMB36E2_sp.CASDOMUXEN_A" output="RAMB36E2.CASDOMUXEN_A"/>
                        <direct name="CASDOMUXEN_B" input="RAMB36E2_sp.CASDOMUXEN_B" output="RAMB36E2.CASDOMUXEN_B"/>
                        <direct name="CASINDBITERR" input="RAMB36E2_sp.CASINDBITERR" output="RAMB36E2.CASINDBITERR"/>
                        <direct name="CASINSBITERR" input="RAMB36E2_sp.CASINSBITERR" output="RAMB36E2.CASINSBITERR"/>
                        <direct name="CASOREGIMUXA" input="RAMB36E2_sp.CASOREGIMUXA" output="RAMB36E2.CASOREGIMUXA"/>
                        <direct name="CASOREGIMUXB" input="RAMB36E2_sp.CASOREGIMUXB" output="RAMB36E2.CASOREGIMUXB"/>
                        <direct name="CASOREGIMUXEN_A" input="RAMB36E2_sp.CASOREGIMUXEN_A" output="RAMB36E2.CASOREGIMUXEN_A"/>
                        <direct name="CASOREGIMUXEN_B" input="RAMB36E2_sp.CASOREGIMUXEN_B" output="RAMB36E2.CASOREGIMUXEN_B"/>
                        <direct name="DINADIN" input="RAMB36E2_sp.DINADIN" output="RAMB36E2.DINADIN"/>
                        <direct name="DINBDIN" input="RAMB36E2_sp.DINBDIN" output="RAMB36E2.DINBDIN"/>
                        <direct name="DINPADINP" input="RAMB36E2_sp.DINPADINP" output="RAMB36E2.DINPADINP"/>
                        <direct name="DINPBDINP" input="RAMB36E2_sp.DINPBDINP" output="RAMB36E2.DINPBDINP"/>
                        <direct name="ECCPIPECE" input="RAMB36E2_sp.ECCPIPECE]" output="RAMB36E2.ECCPIPECE"/>
                        <direct name="ENARDEN" input="RAMB36E2_sp.ENARDEN" output="RAMB36E2.ENARDEN"/>
                        <direct name="ENBWREN" input="RAMB36E2_sp.ENBWREN" output="RAMB36E2.ENBWREN"/>
                        <direct name="INJECTDBITERR" input="RAMB36E2_sp.INJECTDBITERR" output="RAMB36E2.INJECTDBITERR"/>
                        <direct name="INJECTSBITERR" input="RAMB36E2_sp.INJECTSBITERR" output="RAMB36E2.INJECTSBITERR"/>
                        <direct name="REGCEAREGCE" input="RAMB36E2_sp.REGCEAREGCE" output="RAMB36E2.REGCEAREGCE"/>
                        <direct name="REGCEB" input="RAMB36E2_sp.REGCEB" output="RAMB36E2.REGCEB"/>
                        <direct name="RSTRAMARSTRAM" input="RAMB36E2_sp.RSTRAMARSTRAM" output="RAMB36E2.RSTRAMARSTRAM"/>
                        <direct name="RSTRAMB" input="RAMB36E2_sp.RSTRAMB" output="RAMB36E2.RSTRAMB"/>
                        <direct name="RSTREGARSTREG" input="RAMB36E2_sp.RSTREGARSTREG" output="RAMB36E2.RSTREGARSTREG"/>
                        <direct name="RSTREGB" input="RAMB36E2_sp.RSTREGB" output="RAMB36E2.RSTREGB"/>
                        <direct name="WEA" input="RAMB36E2_sp.WEA" output="RAMB36E2.WEA"/>
                        <direct name="WEBWE" input="RAMB36E2_sp.WEBWE" output="RAMB36E2.WEBWE"/>
                        <direct name="SLEEP" input="RAMB36E2_sp.SLEEP" output="RAMB36E2.SLEEP"/>


                        <direct name="CASDOUTA" input="RAMB36E2.CASDOUTA" output="RAMB36E2_sp.CASDOUTA"/>
                        <direct name="CASDOUTB" input="RAMB36E2.CASDOUTB" output="RAMB36E2_sp.CASDOUTB"/>
                        <direct name="CASDOUTPA" input="RAMB36E2.CASDOUTPA" output="RAMB36E2_sp.CASDOUTPA"/>
                        <direct name="CASDOUTPB" input="RAMB36E2.CASDOUTPB" output="RAMB36E2_sp.CASDOUTPB"/>
                        <direct name="CASOUTDBITERR" input="RAMB36E2.CASOUTDBITERR" output="RAMB36E2_sp.CASOUTDBITERR"/>
                        <direct name="CASOUTSBITERR" input="RAMB36E2.CASOUTSBITERR" output="RAMB36E2_sp.CASOUTSBITERR"/>

                        <direct name="DOUTADOUT" input="RAMB36E2.DOUTADOUT" output="RAMB36E2_sp.DOUTADOUT"/>
                        <direct name="DOUTBDOUT" input="RAMB36E2.DOUTBDOUT" output="RAMB36E2_sp.DOUTBDOUT"/>
                        <direct name="DOUTPADOUTP" input="RAMB36E2.DOUTPADOUTP" output="RAMB36E2_sp.DOUTPADOUTP"/>
                        <direct name="DOUTPBDOUTP" input="RAMB36E2.DOUTPBDOUTP" output="RAMB36E2_sp.DOUTPBDOUTP"/>

                        <direct name="ECCPARITY" input="RAMB36E2.ECCPARITY" output="RAMB36E2_sp.ECCPARITY"/>
                        <direct name="RDADDRECC" input="RAMB36E2.RDADDRECC" output="RAMB36E2_sp.RDADDRECC"/>
                        <direct name="SBITERR" input="RAMB36E2.SBITERR" output="RAMB36E2_sp.SBITERR"/>
                        <direct name="DBITERR" input="RAMB36E2.DBITERR" output="RAMB36E2_sp.DBITERR"/>

                        <direct name="clk_ard" input="RAMB36E2_sp.CLKARDCLK" output="RAMB36E2.CLKARDCLK"/>
                        <direct name="clk_bwr" input="RAMB36E2_sp.CLKBWRCLK" output="RAMB36E2.CLKBWRCLK"/>
                  </interconnect>

                  </mode>

                  <mode name="2xBRAM18">

                  <pb_type blif_model=".subckt RAMB18E2" name="RAMB18E2" num_pb="2">

                      <clock name="CLKARDCLK" num_pins="1"/>
                      <clock name="CLKBWRCLK" num_pins="1"/>
                      <input name="ADDRARDADDR" num_pins="14"/>
                      <input name="ADDRBWRADDR" num_pins="14"/>
                      <input name="DINADIN" num_pins="16"/>
                      <input name="DINPADINP" num_pins="2"/>
                      <input name="DINBDIN" num_pins="16"/>
                      <input name="DINPBDINP" num_pins="2"/>
                      <input name="ENARDEN" num_pins="1"/>
                      <input name="ENBWREN" num_pins="1"/>
                      <input name="REGCEAREGCE" num_pins="1"/>
                      <input name="REGCEB" num_pins="1"/>
                      <input name="RSTRAMARSTRAM" num_pins="1"/>
                      <input name="RSTRAMB" num_pins="1"/>
                      <input name="RSTREGARSTREG" num_pins="1"/>
                      <input name="RSTREGB" num_pins="1"/>
                      <input name="WEA" num_pins="2"/>
                      <input name="WEBWE" num_pins="4"/>
                      
                      <input name="ADDRENA" num_pins="1"/>
                      <input name="ADDRENB" num_pins="1"/>
                      <input name="CASDIMUXA" num_pins="1"/>
                      <input name="CASDIMUXB" num_pins="1"/>
                      <input name="CASDINA" num_pins="16"/>
                      <input name="CASDINB" num_pins="16"/>
                      <input name="CASDINPA" num_pins="2"/>
                      <input name="CASDINPB" num_pins="2"/>
                      <input name="CASDOMUXA" num_pins="1"/>
                      <input name="CASDOMUXB" num_pins="1"/>
                      <input name="CASDOMUXEN_A" num_pins="1"/>
                      <input name="CASDOMUXEN_B" num_pins="1"/>
                      <input name="CASOREGIMUXA" num_pins="1"/>
                      <input name="CASOREGIMUXB" num_pins="1"/>
                      <input name="CASOREGIMUXEN_A" num_pins="1"/>
                      <input name="CASOREGIMUXEN_B" num_pins="1"/>
                      <input name="SLEEP" num_pins="1"/>

                      <output name="DOUTADOUT" num_pins="16"/>
                      <output name="DOUTBDOUT" num_pins="16"/>
                      <output name="DOUTPADOUTP" num_pins="2"/>
                      <output name="DOUTPBDOUTP" num_pins="2"/>

                      <output name="CASDOUTA" num_pins="16"/>
                      <output name="CASDOUTB" num_pins="16"/>
                      <output name="CASDOUTPA" num_pins="2"/>
                      <output name="CASDOUTPB" num_pins="2"/>

                      <T_setup clock="CLKARDCLK" port="RAMB18E2.ENARDEN" value="4.43e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.ENARDEN" value="-4.43e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.REGCEAREGCE" value="3.6e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.REGCEAREGCE" value="-3.6e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.RSTRAMARSTRAM" value="3.59e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.RSTRAMARSTRAM" value="-3.59e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.RSTREGARSTREG" value="3.4200000000000006e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.RSTREGARSTREG" value="-3.4200000000000006e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.ADDRARDADDR" value="5.66e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.ADDRARDADDR" value="-5.66e-10"/>

                      <T_setup clock="CLKARDCLK" port="RAMB18E2.DINADIN" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.DINADIN" value="-2.41e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.DINPADINP" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.DINPADINP" value="-2.41e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.WEA" value="5.32e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.WEA" value="-5.32e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.ENBWREN" value="4.43e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.ENBWREN" value="-4.43e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.REGCEB" value="3.6e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.REGCEB" value="-3.6e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.RSTRAMB" value="3.59e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.RSTRAMB" value="-3.59e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.RSTREGB" value="3.4200000000000006e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.RSTREGB" value="-3.4200000000000006e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.ADDRBWRADDR" value="5.66e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.ADDRBWRADDR" value="-5.66e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.DINBDIN" value="2.41e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.DINBDIN" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.DINPBDINP" value="2.41e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.DINPBDINP" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.WEBWE" value="5.32e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.WEBWE" value="-5.32e-10"/>


                      <T_setup clock="CLKARDCLK" port="RAMB18E2.ADDRENA" value="3.59e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.ADDRENA" value="-3.59e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.ADDRENB" value="3.4200000000000006e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.ADDRENB" value="-3.4200000000000006e-10"/>

                      <T_setup clock="CLKARDCLK" port="RAMB18E2.CASOREGIMUXA" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.CASOREGIMUXA" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.CASOREGIMUXB" value="5.32e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.CASOREGIMUXB" value="-5.32e-10"/>

                      <T_setup clock="CLKARDCLK" port="RAMB18E2.CASOREGIMUXEN_A" value="2.41e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.CASOREGIMUXEN_A" value="-2.41e-10"/>
                      <T_setup clock="CLKBWRCLK" port="RAMB18E2.CASOREGIMUXEN_B" value="2.41e-10"/>
                      <T_hold clock="CLKBWRCLK" port="RAMB18E2.CASOREGIMUXEN_B" value="-2.41e-10"/>
                      <T_setup clock="CLKARDCLK" port="RAMB18E2.SLEEP" value="5.32e-10"/>
                      <T_hold clock="CLKARDCLK" port="RAMB18E2.SLEEP" value="-5.32e-10"/>


                      <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E2.DOUTBDOUT" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKBWRCLK" max="8.820000000000001e-10" port="RAMB18E2.DOUTPBDOUTP" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E2.DOUTADOUT" min="2.04e-10"/>
                      <T_clock_to_Q clock="CLKARDCLK" max="8.820000000000001e-10" port="RAMB18E2.DOUTPADOUTP" min="2.04e-10"/>

                      <delay_constant in_port="RAMB18E2.CASDINA" max="10e-12" out_port="RAMB18E2.CASDOUTA"/>
                      <delay_constant in_port="RAMB18E2.CASDINB" max="10e-12" out_port="RAMB18E2.CASDOUTB"/>
                      <delay_constant in_port="RAMB18E2.CASDINPA" max="10e-12" out_port="RAMB18E2.CASDOUTPA"/>
                      <delay_constant in_port="RAMB18E2.CASDINPB" max="10e-12" out_port="RAMB18E2.CASDOUTPB"/>

                  </pb_type>


                  <interconnect>
                      <direct name="addr1" input="RAMB36E2_sp.s0_ADDRARDADDR" output="RAMB18E2[0].ADDRARDADDR"/>
                      <direct name="addr2" input="RAMB36E2_sp.s0_ADDRBWRADDR" output="RAMB18E2[0].ADDRBWRADDR"/>
                      <direct name="data1" input="RAMB36E2_sp.s0_DIADI" output="RAMB18E2[0].DINADIN"/>
                      <direct name="data2" input="RAMB36E2_sp.s0_DIBDI" output="RAMB18E2[0].DINBDIN"/>
                      <direct name="data1_0" input="RAMB36E2_sp.s0_DIPADIP" output="RAMB18E2[0].DINPADINP"/>
                      <direct name="data2_1" input="RAMB36E2_sp.s0_DIPBDIP" output="RAMB18E2[0].DINPBDINP"/>
                      <direct name="we1" input="RAMB36E2_sp.s0_WEA" output="RAMB18E2[0].WEA"/>
                      <direct name="we2" input="RAMB36E2_sp.s0_WEBWE" output="RAMB18E2[0].WEBWE"/>

                      <direct name="0ENARDEN" input="RAMB36E2_sp.s0_ENARDEN" output="RAMB18E2[0].ENARDEN"/>
                      <direct name="0ENBWREN" input="RAMB36E2_sp.s0_ENBWREN" output="RAMB18E2[0].ENBWREN"/>
                      <direct name="0REGCEAREGCE" input="RAMB36E2_sp.s0_REGCEAREGCE" output="RAMB18E2[0].REGCEAREGCE"/>
                      <direct name="0REGCEB" input="RAMB36E2_sp.s0_REGCEB" output="RAMB18E2[0].REGCEB"/>
                      <direct name="0RSTRAMARSTRAM" input="RAMB36E2_sp.s0_RSTRAMARSTRAM" output="RAMB18E2[0].RSTRAMARSTRAM"/>
                      <direct name="0RSTRAMB" input="RAMB36E2_sp.s0_RSTRAMB" output="RAMB18E2[0].RSTRAMB"/>
                      <direct name="0RSTREGARSTREG" input="RAMB36E2_sp.s0_RSTREGARSTREG" output="RAMB18E2[0].RSTREGARSTREG"/>
                      <direct name="0RSTREGB" input="RAMB36E2_sp.s0_RSTREGB" output="RAMB18E2[0].RSTREGB"/>

                      <direct name="out1" input="RAMB18E2[0].DOUTADOUT" output="RAMB36E2_sp.s0_DOADO"/>
                      <direct name="out1p" input="RAMB18E2[0].DOUTPADOUTP" output="RAMB36E2_sp.s0_DOPADOP"/>
                      <direct name="out2" input="RAMB18E2[0].DOUTBDOUT" output="RAMB36E2_sp.s0_DOBDO"/>
                      <direct name="out2p" input="RAMB18E2[0].DOUTPBDOUTP" output="RAMB36E2_sp.s0_DOPBDOP"/>

                      <direct name="0ADDRENA" input="RAMB36E2_sp.s0_ADDRENA" output="RAMB18E2[0].ADDRENA"/>
                      <direct name="0ADDRENB" input="RAMB36E2_sp.s0_ADDRENB" output="RAMB18E2[0].ADDRENB"/>
                      <direct name="0CASDIMUXA" input="RAMB36E2_sp.s0_CASDIMUXA" output="RAMB18E2[0].CASDIMUXA"/>
                      <direct name="0CASDIMUXB" input="RAMB36E2_sp.s0_CASDIMUXB" output="RAMB18E2[0].CASDIMUXB"/>
                      <direct name="0CASDINA" input="RAMB36E2_sp.s0_CASDINA" output="RAMB18E2[0].CASDINA"/>
                      <direct name="0CASDINB" input="RAMB36E2_sp.s0_CASDINB" output="RAMB18E2[0].CASDINB"/>
                      <direct name="0CASDINPA" input="RAMB36E2_sp.s0_CASDINPA" output="RAMB18E2[0].CASDINPA"/>
                      <direct name="0CASDINPB" input="RAMB36E2_sp.s0_CASDINPB" output="RAMB18E2[0].CASDINPB"/>

                      <direct name="0CASDOMUXA" input="RAMB36E2_sp.s0_CASDOMUXA" output="RAMB18E2[0].CASDOMUXA"/>
                      <direct name="0CASDOMUXB" input="RAMB36E2_sp.s0_CASDOMUXB" output="RAMB18E2[0].CASDOMUXB"/>
                      <direct name="0CASDOMUXEN_A" input="RAMB36E2_sp.s0_CASDOMUXEN_A" output="RAMB18E2[0].CASDOMUXEN_A"/>
                      <direct name="0CASDOMUXEN_B" input="RAMB36E2_sp.s0_CASDOMUXEN_B" output="RAMB18E2[0].CASDOMUXEN_B"/>
                      <direct name="0CASOREGIMUXA" input="RAMB36E2_sp.s0_CASOREGIMUXA" output="RAMB18E2[0].CASOREGIMUXA"/>
                      <direct name="0CASOREGIMUXB" input="RAMB36E2_sp.s0_CASOREGIMUXB" output="RAMB18E2[0].CASOREGIMUXB"/>
                      <direct name="0CASOREGIMUXEN_A" input="RAMB36E2_sp.s0_CASOREGIMUXEN_A" output="RAMB18E2[0].CASOREGIMUXEN_A"/>
                      <direct name="0CASOREGIMUXEN_B" input="RAMB36E2_sp.s0_CASOREGIMUXEN_B" output="RAMB18E2[0].CASOREGIMUXEN_B"/>
                      <direct name="0SLEEP" input="RAMB36E2_sp.s0_SLEEP" output="RAMB18E2[0].SLEEP"/>

                      <direct name="0CASDOUTA" input="RAMB18E2[0].CASDOUTA" output="RAMB36E2_sp.s0_CASDOUTA"/>
                      <direct name="0CASDOUTB" input="RAMB18E2[0].CASDOUTB" output="RAMB36E2_sp.s0_CASDOUTB"/>
                      <direct name="0CASDOUTPA" input="RAMB18E2[0].CASDOUTPA" output="RAMB36E2_sp.s0_CASDOUTPA"/>
                      <direct name="0CASDOUTPB" input="RAMB18E2[0].CASDOUTPB" output="RAMB36E2_sp.s0_CASDOUTPB"/>


                      <direct name="clk" input="RAMB36E2_sp.s0_CLKARDCLK" output="RAMB18E2[0].CLKARDCLK"/>
                      <direct name="clk_2" input="RAMB36E2_sp.s0_CLKBWRCLK" output="RAMB18E2[0].CLKBWRCLK"/>


                      <direct name="1addr1" input="RAMB36E2_sp.s1_ADDRARDADDR" output="RAMB18E2[1].ADDRARDADDR"/>
                      <direct name="1addr2" input="RAMB36E2_sp.s1_ADDRBWRADDR" output="RAMB18E2[1].ADDRBWRADDR"/>
                      <direct name="1data1" input="RAMB36E2_sp.s1_DIADI" output="RAMB18E2[1].DINADIN"/>
                      <direct name="1data2" input="RAMB36E2_sp.s1_DIBDI" output="RAMB18E2[1].DINBDIN"/>
                      <direct name="1data1_0" input="RAMB36E2_sp.s1_DIPADIP" output="RAMB18E2[1].DINPADINP"/>
                      <direct name="1data2_1" input="RAMB36E2_sp.s1_DIPBDIP" output="RAMB18E2[1].DINPBDINP"/>
                      <direct name="1we1" input="RAMB36E2_sp.s1_WEA" output="RAMB18E2[1].WEA"/>
                      <direct name="1we2" input="RAMB36E2_sp.s1_WEBWE" output="RAMB18E2[1].WEBWE"/>

                      <direct name="1ENARDEN" input="RAMB36E2_sp.s1_ENARDEN" output="RAMB18E2[1].ENARDEN"/>
                      <direct name="1ENBWREN" input="RAMB36E2_sp.s1_ENBWREN" output="RAMB18E2[1].ENBWREN"/>
                      <direct name="1REGCEAREGCE" input="RAMB36E2_sp.s1_REGCEAREGCE" output="RAMB18E2[1].REGCEAREGCE"/>
                      <direct name="1REGCEB" input="RAMB36E2_sp.s1_REGCEB" output="RAMB18E2[1].REGCEB"/>
                      <direct name="1RSTRAMARSTRAM" input="RAMB36E2_sp.s1_RSTRAMARSTRAM" output="RAMB18E2[1].RSTRAMARSTRAM"/>
                      <direct name="1RSTRAMB" input="RAMB36E2_sp.s1_RSTRAMB" output="RAMB18E2[1].RSTRAMB"/>
                      <direct name="1RSTREGARSTREG" input="RAMB36E2_sp.s1_RSTREGARSTREG" output="RAMB18E2[1].RSTREGARSTREG"/>
                      <direct name="1RSTREGB" input="RAMB36E2_sp.s1_RSTREGB" output="RAMB18E2[1].RSTREGB"/>

                      <direct name="1out1" input="RAMB18E2[1].DOUTADOUT" output="RAMB36E2_sp.s1_DOADO"/>
                      <direct name="1out1p" input="RAMB18E2[1].DOUTPADOUTP" output="RAMB36E2_sp.s1_DOPADOP"/>
                      <direct name="1out2" input="RAMB18E2[1].DOUTBDOUT" output="RAMB36E2_sp.s1_DOBDO"/>
                      <direct name="1out2p" input="RAMB18E2[1].DOUTPBDOUTP" output="RAMB36E2_sp.s1_DOPBDOP"/>

                      <direct name="1ADDRENA" input="RAMB36E2_sp.s1_ADDRENA" output="RAMB18E2[1].ADDRENA"/>
                      <direct name="1ADDRENB" input="RAMB36E2_sp.s1_ADDRENB" output="RAMB18E2[1].ADDRENB"/>
                      <direct name="1CASDIMUXA" input="RAMB36E2_sp.s1_CASDIMUXA" output="RAMB18E2[1].CASDIMUXA"/>
                      <direct name="1CASDIMUXB" input="RAMB36E2_sp.s1_CASDIMUXB" output="RAMB18E2[1].CASDIMUXB"/>
                      <direct name="1CASDINA" input="RAMB36E2_sp.s1_CASDINA" output="RAMB18E2[1].CASDINA"/>
                      <direct name="1CASDINB" input="RAMB36E2_sp.s1_CASDINB" output="RAMB18E2[1].CASDINB"/>
                      <direct name="1CASDINPA" input="RAMB36E2_sp.s1_CASDINPA" output="RAMB18E2[1].CASDINPA"/>
                      <direct name="1CASDINPB" input="RAMB36E2_sp.s1_CASDINPB" output="RAMB18E2[1].CASDINPB"/>

                      <direct name="1CASDOMUXA" input="RAMB36E2_sp.s1_CASDOMUXA" output="RAMB18E2[1].CASDOMUXA"/>
                      <direct name="1CASDOMUXB" input="RAMB36E2_sp.s1_CASDOMUXB" output="RAMB18E2[1].CASDOMUXB"/>
                      <direct name="1CASDOMUXEN_A" input="RAMB36E2_sp.s1_CASDOMUXEN_A" output="RAMB18E2[1].CASDOMUXEN_A"/>
                      <direct name="1CASDOMUXEN_B" input="RAMB36E2_sp.s1_CASDOMUXEN_B" output="RAMB18E2[1].CASDOMUXEN_B"/>
                      <direct name="1CASOREGIMUXA" input="RAMB36E2_sp.s1_CASOREGIMUXA" output="RAMB18E2[1].CASOREGIMUXA"/>
                      <direct name="1CASOREGIMUXB" input="RAMB36E2_sp.s1_CASOREGIMUXB" output="RAMB18E2[1].CASOREGIMUXB"/>
                      <direct name="1CASOREGIMUXEN_A" input="RAMB36E2_sp.s1_CASOREGIMUXEN_A" output="RAMB18E2[1].CASOREGIMUXEN_A"/>
                      <direct name="1CASOREGIMUXEN_B" input="RAMB36E2_sp.s1_CASOREGIMUXEN_B" output="RAMB18E2[1].CASOREGIMUXEN_B"/>
                      <direct name="1SLEEP" input="RAMB36E2_sp.s1_SLEEP" output="RAMB18E2[1].SLEEP"/>
                      
                      <direct name="1CASDOUTA" input="RAMB18E2[1].CASDOUTA" output="RAMB36E2_sp.s1_CASDOUTA"/>
                      <direct name="1CASDOUTB" input="RAMB18E2[1].CASDOUTB" output="RAMB36E2_sp.s1_CASDOUTB"/>
                      <direct name="1CASDOUTPA" input="RAMB18E2[1].CASDOUTPA" output="RAMB36E2_sp.s1_CASDOUTPA"/>
                      <direct name="1CASDOUTPB" input="RAMB18E2[1].CASDOUTPB" output="RAMB36E2_sp.s1_CASDOUTPB"/>

                      <direct name="clk_15" input="RAMB36E2_sp.s1_CLKARDCLK" output="RAMB18E2[1].CLKARDCLK"/>
                      <direct name="clk_16" input="RAMB36E2_sp.s1_CLKBWRCLK" output="RAMB18E2[1].CLKBWRCLK"/>

                  </interconnect>

                  </mode>
                </pb_type>

                <interconnect>
                    <direct name="ENARDEN" input="RAM.ENARDEN" output="RAMB36E2_sp.ENARDEN"/>
                    <direct name="RSTRAMARSTRAM" input="RAM.RSTRAMARSTRAM" output="RAMB36E2_sp.RSTRAMARSTRAM"/>
                    <direct name="RSTREGARSTREG" input="RAM.RSTREGARSTREG" output="RAMB36E2_sp.RSTREGARSTREG"/>
                    <direct name="CASCADEINA" input="RAM.CASDINA" output="RAMB36E2_sp.CASDINA"/>
                    <direct name="REGCEAREGCE" input="RAM.REGCEAREGCE" output="RAMB36E2_sp.REGCEAREGCE"/>
                    <direct name="ENBWREN" input="RAM.ENBWREN" output="RAMB36E2_sp.ENBWREN"/>
                    <direct name="RSTRAMB" input="RAM.RSTRAMB" output="RAMB36E2_sp.RSTRAMB"/>
                    <direct name="RSTREGB" input="RAM.RSTREGB" output="RAMB36E2_sp.RSTREGB"/>
                    <direct name="CASCADEINB" input="RAM.CASDINB" output="RAMB36E2_sp.CASDINB"/>
                    <direct name="REGCEB" input="RAM.REGCEB" output="RAMB36E2_sp.REGCEB"/>
                    <direct name="INJECTDBITERR" input="RAM.INJECTDBITERR" output="RAMB36E2_sp.INJECTDBITERR"/>
                    <direct name="INJECTSBITERR" input="RAM.INJECTSBITERR" output="RAMB36E2_sp.INJECTSBITERR"/>
                    <direct name="ADDRARDADDR" input="RAM.ADDRARDADDR" output="RAMB36E2_sp.ADDRARDADDR"/>
                    <direct name="ADDRBWRADDR" input="RAM.ADDRBWRADDR" output="RAMB36E2_sp.ADDRBWRADDR"/>
                    <direct name="DINADIN" input="RAM.DIADI" output="RAMB36E2_sp.DINADIN"/>
                    <direct name="DINBDIN" input="RAM.DIBDI" output="RAMB36E2_sp.DINBDIN"/>
                    <direct name="DINPADINP" input="RAM.DIPADIP[3:0]" output="RAMB36E2_sp.DINPADINP[3:0]"/>
                    <direct name="DINPBDINP" input="RAM.DIPBDIP[3:0]" output="RAMB36E2_sp.DINPBDINP[3:0]"/>
                    <direct name="WEA" input="RAM.WEA" output="RAMB36E2_sp.WEA"/>
                    <direct name="WEBWE" input="RAM.WEBWE" output="RAMB36E2_sp.WEBWE"/>

                    <direct name="CASCADEOUTA" input="RAMB36E2_sp.CASDOUTA" output="RAM.CASDOUTA"/>
                    <direct name="CASCADEOUTB" input="RAMB36E2_sp.CASDOUTB" output="RAM.CASDOUTB"/>
                    <direct name="DOADO" input="RAMB36E2_sp.DOUTADOUT" output="RAM.DOADO"/>
                    <direct name="DOBDO" input="RAMB36E2_sp.DOUTBDOUT" output="RAM.DOBDO"/>
                    <direct name="DOPADOP" input="RAMB36E2_sp.DOUTPADOUTP" output="RAM.DOPADOP"/>
                    <direct name="DOPBDOP" input="RAMB36E2_sp.DOUTPBDOUTP" output="RAM.DOPBDOP"/>
                    <direct name="ECCPARITY" input="RAMB36E2_sp.ECCPARITY" output="RAM.ECCPARITY"/>
                    <direct name="RDADDRECC" input="RAMB36E2_sp.RDADDRECC" output="RAM.RDADDRECC"/>
                    <direct name="SBITERR" input="RAMB36E2_sp.SBITERR" output="RAM.SBITERR"/>
                    <direct name="DBITERR" input="RAMB36E2_sp.DBITERR" output="RAM.DBITERR"/>

                    <direct name="addr1" input="RAM.s0_ADDRARDADDR" output="RAMB36E2_sp.s0_ADDRARDADDR"/>
                    <direct name="addr2" input="RAM.s0_ADDRBWRADDR" output="RAMB36E2_sp.s0_ADDRBWRADDR"/>
                    <direct name="data1" input="RAM.s0_DIADI" output="RAMB36E2_sp.s0_DIADI"/>
                    <direct name="data2" input="RAM.s0_DIBDI" output="RAMB36E2_sp.s0_DIBDI"/>
                    <direct name="data1_0" input="RAM.s0_DIPADIP" output="RAMB36E2_sp.s0_DIPADIP"/>
                    <direct name="data2_1" input="RAM.s0_DIPBDIP" output="RAMB36E2_sp.s0_DIPBDIP"/>
                    <direct name="we1" input="RAM.s0_WEA" output="RAMB36E2_sp.s0_WEA"/>
                    <direct name="we2" input="RAM.s0_WEBWE" output="RAMB36E2_sp.s0_WEBWE"/>

                    <direct name="0ENARDEN" input="RAM.s0_ENARDEN" output="RAMB36E2_sp.s0_ENARDEN"/>
                    <direct name="0ENBWREN" input="RAM.s0_ENBWREN" output="RAMB36E2_sp.s0_ENBWREN"/>
                    <direct name="0REGCEAREGCE" input="RAM.s0_REGCEAREGCE" output="RAMB36E2_sp.s0_REGCEAREGCE"/>
                    <direct name="0REGCEB" input="RAM.s0_REGCEB" output="RAMB36E2_sp.s0_REGCEB"/>
                    <direct name="0RSTRAMARSTRAM" input="RAM.s0_RSTRAMARSTRAM" output="RAMB36E2_sp.s0_RSTRAMARSTRAM"/>
                    <direct name="0RSTRAMB" input="RAM.s0_RSTRAMB" output="RAMB36E2_sp.s0_RSTRAMB"/>
                    <direct name="0RSTREGARSTREG" input="RAM.s0_RSTREGARSTREG" output="RAMB36E2_sp.s0_RSTREGARSTREG"/>
                    <direct name="0RSTREGB" input="RAM.s0_RSTREGB" output="RAMB36E2_sp.s0_RSTREGB"/>
                    <direct name="0ADDRENA" input="RAM.s0_ADDRENA" output="RAMB36E2_sp.s0_ADDRENA"/>
                    <direct name="0ADDRENB" input="RAM.s0_ADDRENB" output="RAMB36E2_sp.s0_ADDRENB"/>
                    <direct name="0CASDIMUXA" input="RAM.s0_CASDIMUXA" output="RAMB36E2_sp.s0_CASDIMUXA"/>
                    <direct name="0CASDIMUXB" input="RAM.s0_CASDIMUXB" output="RAMB36E2_sp.s0_CASDIMUXB"/>
                    <direct name="0CASDINA" input="RAM.s0_CASDINA" output="RAMB36E2_sp.s0_CASDINA"/>
                    <direct name="0CASDINB" input="RAM.s0_CASDINB" output="RAMB36E2_sp.s0_CASDINB"/>
                    <direct name="0CASDINPA" input="RAM.s0_CASDINPA" output="RAMB36E2_sp.s0_CASDINPA"/>
                    <direct name="0CASDINPB" input="RAM.s0_CASDINPB" output="RAMB36E2_sp.s0_CASDINPB"/>
                    <direct name="0CASDOMUXA" input="RAM.s0_CASDOMUXA" output="RAMB36E2_sp.s0_CASDOMUXA"/>
                    <direct name="0CASDOMUXB" input="RAM.s0_CASDOMUXB" output="RAMB36E2_sp.s0_CASDOMUXB"/>
                    <direct name="0CASDOMUXEN_A" input="RAM.s0_CASDOMUXEN_A" output="RAMB36E2_sp.s0_CASDOMUXEN_A"/>
                    <direct name="0CASDOMUXEN_B" input="RAM.s0_CASDOMUXEN_B" output="RAMB36E2_sp.s0_CASDOMUXEN_B"/>
                    <direct name="0CASOREGIMUXA" input="RAM.s0_CASOREGIMUXA" output="RAMB36E2_sp.s0_CASOREGIMUXA"/>
                    <direct name="0CASOREGIMUXB" input="RAM.s0_CASOREGIMUXB" output="RAMB36E2_sp.s0_CASOREGIMUXB"/>
                    <direct name="0CASOREGIMUXEN_A" input="RAM.s0_CASOREGIMUXEN_A" output="RAMB36E2_sp.s0_CASOREGIMUXEN_A"/>
                    <direct name="0CASOREGIMUXEN_B" input="RAM.s0_CASOREGIMUXEN_B" output="RAMB36E2_sp.s0_CASOREGIMUXEN_B"/>
                    <direct name="0SLEEP" input="RAM.s0_SLEEP" output="RAMB36E2_sp.s0_SLEEP"/>
                    
                    <direct name="0CASDOUTA" input="RAMB36E2_sp.s0_CASDOUTA" output="RAM.s0_CASDOUTA"/>
                    <direct name="0CASDOUTB" input="RAMB36E2_sp.s0_CASDOUTB" output="RAM.s0_CASDOUTB"/>
                    <direct name="0CASDOUTPA" input="RAMB36E2_sp.s0_CASDOUTPA" output="RAM.s0_CASDOUTPA"/>
                    <direct name="0CASDOUTPB" input="RAMB36E2_sp.s0_CASDOUTPB" output="RAM.s0_CASDOUTPB"/>

                    <direct name="out1" input="RAMB36E2_sp.s0_DOADO" output="RAM.s0_DOADO"/>
                    <direct name="out1p" input="RAMB36E2_sp.s0_DOPADOP" output="RAM.s0_DOPADOP"/>
                    <direct name="out2" input="RAMB36E2_sp.s0_DOBDO" output="RAM.s0_DOBDO"/>
                    <direct name="out2p" input="RAMB36E2_sp.s0_DOPBDOP" output="RAM.s0_DOPBDOP"/>

                    <direct name="clk" input="RAM.s0_CLKARDCLK" output="RAMB36E2_sp.s0_CLKARDCLK"/>
                    <direct name="clk_2" input="RAM.s0_CLKBWRCLK" output="RAMB36E2_sp.s0_CLKBWRCLK"/>

                    <direct name="addr1_3" input="RAM.s1_ADDRARDADDR" output="RAMB36E2_sp.s1_ADDRARDADDR"/>
                    <direct name="addr2_4" input="RAM.s1_ADDRBWRADDR" output="RAMB36E2_sp.s1_ADDRBWRADDR"/>
                    <direct name="data1_5" input="RAM.s1_DIADI" output="RAMB36E2_sp.s1_DIADI"/>
                    <direct name="data2_6" input="RAM.s1_DIBDI" output="RAMB36E2_sp.s1_DIBDI"/>
                    <direct name="data1_7" input="RAM.s1_DIPADIP" output="RAMB36E2_sp.s1_DIPADIP"/>
                    <direct name="data2_8" input="RAM.s1_DIPBDIP" output="RAMB36E2_sp.s1_DIPBDIP"/>
                    <direct name="we1_9" input="RAM.s1_WEA" output="RAMB36E2_sp.s1_WEA"/>
                    <direct name="we2_10" input="RAM.s1_WEBWE" output="RAMB36E2_sp.s1_WEBWE"/>

                    <direct name="1ENARDEN" input="RAM.s1_ENARDEN" output="RAMB36E2_sp.s1_ENARDEN"/>
                    <direct name="1ENBWREN" input="RAM.s1_ENBWREN" output="RAMB36E2_sp.s1_ENBWREN"/>
                    <direct name="1REGCEAREGCE" input="RAM.s1_REGCEAREGCE" output="RAMB36E2_sp.s1_REGCEAREGCE"/>
                    <direct name="1REGCEB" input="RAM.s1_REGCEB" output="RAMB36E2_sp.s1_REGCEB"/>
                    <direct name="1RSTRAMARSTRAM" input="RAM.s1_RSTRAMARSTRAM" output="RAMB36E2_sp.s1_RSTRAMARSTRAM"/>
                    <direct name="1RSTRAMB" input="RAM.s1_RSTRAMB" output="RAMB36E2_sp.s1_RSTRAMB"/>
                    <direct name="1RSTREGARSTREG" input="RAM.s1_RSTREGARSTREG" output="RAMB36E2_sp.s1_RSTREGARSTREG"/>
                    <direct name="1RSTREGB" input="RAM.s1_RSTREGB" output="RAMB36E2_sp.s1_RSTREGB"/> 
                    <direct name="1ADDRENA" input="RAM.s1_ADDRENA" output="RAMB36E2_sp.s1_ADDRENA"/>
                    <direct name="1ADDRENB" input="RAM.s1_ADDRENB" output="RAMB36E2_sp.s1_ADDRENB"/>
                    <direct name="1CASDIMUXA" input="RAM.s1_CASDIMUXA" output="RAMB36E2_sp.s1_CASDIMUXA"/>
                    <direct name="1CASDIMUXB" input="RAM.s1_CASDIMUXB" output="RAMB36E2_sp.s1_CASDIMUXB"/>
                    <direct name="1CASDINA" input="RAM.s1_CASDINA" output="RAMB36E2_sp.s1_CASDINA"/>
                    <direct name="1CASDINB" input="RAM.s1_CASDINB" output="RAMB36E2_sp.s1_CASDINB"/>
                    <direct name="1CASDINPA" input="RAM.s1_CASDINPA" output="RAMB36E2_sp.s1_CASDINPA"/>
                    <direct name="1CASDINPB" input="RAM.s1_CASDINPB" output="RAMB36E2_sp.s1_CASDINPB"/> 
                    <direct name="1CASDOMUXA" input="RAM.s1_CASDOMUXA" output="RAMB36E2_sp.s1_CASDOMUXA"/>
                    <direct name="1CASDOMUXB" input="RAM.s1_CASDOMUXB" output="RAMB36E2_sp.s1_CASDOMUXB"/>
                    <direct name="1CASDOMUXEN_A" input="RAM.s1_CASDOMUXEN_A" output="RAMB36E2_sp.s1_CASDOMUXEN_A"/>
                    <direct name="1CASDOMUXEN_B" input="RAM.s1_CASDOMUXEN_B" output="RAMB36E2_sp.s1_CASDOMUXEN_B"/>
                    <direct name="1CASOREGIMUXA" input="RAM.s1_CASOREGIMUXA" output="RAMB36E2_sp.s1_CASOREGIMUXA"/>
                    <direct name="1CASOREGIMUXB" input="RAM.s1_CASOREGIMUXB" output="RAMB36E2_sp.s1_CASOREGIMUXB"/>
                    <direct name="1CASOREGIMUXEN_A" input="RAM.s1_CASOREGIMUXEN_A" output="RAMB36E2_sp.s1_CASOREGIMUXEN_A"/>
                    <direct name="1CASOREGIMUXEN_B" input="RAM.s1_CASOREGIMUXEN_B" output="RAMB36E2_sp.s1_CASOREGIMUXEN_B"/>
                    <direct name="1SLEEP" input="RAM.s1_SLEEP" output="RAMB36E2_sp.s1_SLEEP"/>
                    
                    <direct name="1CASDOUTA" input="RAMB36E2_sp.s1_CASDOUTA" output="RAM.s1_CASDOUTA"/>
                    <direct name="1CASDOUTB" input="RAMB36E2_sp.s1_CASDOUTB" output="RAM.s1_CASDOUTB"/>
                    <direct name="1CASDOUTPA" input="RAMB36E2_sp.s1_CASDOUTPA" output="RAM.s1_CASDOUTPA"/>
                    <direct name="1CASDOUTPB" input="RAMB36E2_sp.s1_CASDOUTPB" output="RAM.s1_CASDOUTPB"/>


                    <direct name="out1_11" input="RAMB36E2_sp.s1_DOADO" output="RAM.s1_DOADO"/>
                    <direct name="out1p_12" input="RAMB36E2_sp.s1_DOPADOP" output="RAM.s1_DOPADOP"/>
                    <direct name="out2_13" input="RAMB36E2_sp.s1_DOBDO" output="RAM.s1_DOBDO"/>
                    <direct name="out2p_14" input="RAMB36E2_sp.s1_DOPBDOP" output="RAM.s1_DOPBDOP"/>

                    <direct name="clk_15" input="RAM.s1_CLKARDCLK" output="RAMB36E2_sp.s1_CLKARDCLK"/>
                    <direct name="clk_16" input="RAM.s1_CLKBWRCLK" output="RAMB36E2_sp.s1_CLKBWRCLK"/>
                    <direct name="clk_ard" input="RAM.CLKARDCLK" output="RAMB36E2_sp.CLKARDCLK"/>
                    <direct name="clk_bwr" input="RAM.CLKBWRCLK" output="RAMB36E2_sp.CLKBWRCLK"/>


                </interconnect>
            </mode>

            <fc in_type="frac" in_val="0.50" out_type="frac" out_val="0.50"/>
            <pinlocations pattern="spread"/>

        </pb_type>


        <pb_type name="BUFG">
            <input name="I" num_pins="2"/>
            <input name="S" num_pins="2"/>
            <input name="CE" num_pins="2"/>
            <input name="IGNORE" num_pins="2"/>
            <!-- 8 -->
            <output name="O" num_pins="1"/>
            <!-- 9 -->
            <!--output name="GND_WIRE" num_pins="1"/>
      <output name="VCC_WIRE" num_pins="1"/-->
            <mode name="BUFG1">
                <pb_type name="BUFG1" blif_model=".subckt BUFG" num_pb="1">
                    <input name="I" num_pins="1"/>

                    <output name="O" num_pins="1"/>
                    <delay_constant max="1.35e-9" in_port="BUFG1.I" out_port="BUFG1.O"/>
                </pb_type>
                <interconnect>
                    <direct name="i" input="BUFG.I[0]" output="BUFG1.I"/>
                    <direct name="o" input="BUFG1.O" output="BUFG.O"/>
                </interconnect>
            </mode>

            <mode name="BUFGCTRL">
                <pb_type name="BUFGCTRL" blif_model=".subckt BUFGCTRL" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="S0" num_pins="1"/>
                    <input name="CE0" num_pins="1"/>
                    <input name="IGNORE0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S1" num_pins="1"/>
                    <input name="CE1" num_pins="1"/>
                    <input name="IGNORE1" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.I0" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.S0" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.CE0" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.IGNORE0" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.I1" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.S1" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.CE1" out_port="BUFGCTRL.O"/>
                    <delay_constant max="1.35e-9" in_port="BUFGCTRL.IGNORE1" out_port="BUFGCTRL.O"/>
                </pb_type>
                <interconnect>
                    <direct name="i0" input="BUFG.I[0]" output="BUFGCTRL.I0"/>
                    <direct name="s0" input="BUFG.S[0]" output="BUFGCTRL.S0"/>
                    <direct name="ce0" input="BUFG.CE[0]" output="BUFGCTRL.CE0"/>
                    <direct name="ignore0" input="BUFG.IGNORE[0]" output="BUFGCTRL.IGNORE0"/>
                    <direct name="i1" input="BUFG.I[1]" output="BUFGCTRL.I1"/>
                    <direct name="s1" input="BUFG.S[1]" output="BUFGCTRL.S1"/>
                    <direct name="ce1" input="BUFG.CE[1]" output="BUFGCTRL.CE1"/>
                    <direct name="ignore1" input="BUFG.IGNORE[1]" output="BUFGCTRL.IGNORE1"/>
                    <direct name="o" input="BUFGCTRL.O" output="BUFG.O"/>
                </interconnect>
            </mode>

            <fc in_type="frac" in_val="0.50" out_type="frac" out_val="0.50"/>
            <pinlocations pattern="spread"/>

        </pb_type>
    </complexblocklist>
</architecture>

