// Seed: 3205773538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_9 :
  assert property (@(posedge id_2) id_1)
  else $clog2(37);
  ;
  parameter id_10 = -1;
  wire id_11;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_36,
    input tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    output uwire id_7,
    input tri0 id_8,
    output wor id_9,
    input wire id_10,
    output tri0 id_11,
    input wire id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    output tri0 id_17,
    output tri id_18,
    output supply1 id_19,
    output uwire id_20,
    output wand id_21,
    input supply0 id_22,
    input wand id_23,
    input wire id_24,
    input wand id_25,
    output tri1 id_26,
    output wand id_27,
    input uwire id_28,
    input tri1 id_29,
    input uwire id_30,
    output tri id_31,
    input supply0 id_32,
    input wor id_33,
    output tri1 id_34
);
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36
  );
  wire id_37;
  ;
  localparam [-1 : -1] id_38 = 1 - -1;
  assign id_21 = id_15;
  logic  id_39;
  string id_40 = "";
  tri0   id_41 = -1;
  assign id_13 = (1);
endmodule
