INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/logic_design_homework/project_3/project_3.srcs/sources_1/new/PROJECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_song_score
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/logic_design_homework/project_3/project_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/logic_design_homework/project_3/project_3.srcs/sources_1/new/user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/logic_design_homework/project_3/project_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sing_song_score_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/logic_design_homework/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
