Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "bidir_wrapper.v" in library work
Module <clkgen> compiled
Compiling verilog file "main.v" in library work
Module <bidir_wrapper> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <bidir_wrapper> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <bidir_wrapper> in library <work>.
Module <bidir_wrapper> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <data_en> in unit <bidir_wrapper> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <partner_state_out> in unit <bidir_wrapper> has a constant value of Z during circuit operation. The register is replaced by logic.

Synthesizing Unit <bidir_wrapper>.
    Related source file is "bidir_wrapper.v".
WARNING:Xst:646 - Signal <data_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <my_state_out>.
    Found 1-bit tristate buffer for signal <data_link>.
    Found 1-bit tristate buffer for signal <partner_state_out>.
    Found 1-bit xor2 for signal <my_state_out$xor0000> created at line 46.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <bidir_wrapper> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Found 1-bit register for signal <clk_2mhz>.
    Found 2-bit comparator lessequal for signal <clk_2mhz$cmp_le0000> created at line 89.
    Found 2-bit register for signal <divider>.
    Found 2-bit adder for signal <divider_next$addsub0000> created at line 85.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 3
 2-bit register                                        : 1
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 2-bit comparator lessequal                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 12
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 6
#      VCC                         : 1
# FlipFlops/Latches                : 5
#      FDCPE                       : 2
#      FDR                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 4
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                        5  out of    704     0%  
 Number of Slice Flip Flops:              5  out of   1408     0%  
 Number of 4 input LUTs:                 10  out of   1408     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    108    11%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | _8MhzClk/DCM_SP_INST:CLKFX | 3     |
clk_2mhz_OBUF                      | NONE(partner2/my_state_out)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+----------------------------+-------+
Control Signal                                                 | Buffer(FF name)            | Load  |
---------------------------------------------------------------+----------------------------+-------+
partner1/my_state_out_and0000(partner1/my_state_out_and00001:O)| NONE(partner1/my_state_out)| 1     |
partner1/my_state_out_and0001(partner1/my_state_out_and00011:O)| NONE(partner1/my_state_out)| 1     |
partner2/my_state_out_and0000(partner2/my_state_out_and00001:O)| NONE(partner2/my_state_out)| 1     |
partner2/my_state_out_and0001(partner2/my_state_out_and00011:O)| NONE(partner2/my_state_out)| 1     |
---------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.590ns (Maximum Frequency: 386.100MHz)
   Minimum input arrival time before clock: 2.835ns
   Maximum output required time after clock: 5.698ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.952ns (frequency: 1050.420MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               2.975ns (Levels of Logic = 1)
  Source:            divider_1 (FF)
  Destination:       clk_2mhz (FF)
  Source Clock:      clk rising 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: divider_1 to clk_2mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  divider_1 (divider_1)
     INV:I->O              1   0.648   0.420  clk_2mhz_cmp_le00001_INV_0 (clk_2mhz_cmp_le0000)
     FDR:R                     0.869          clk_2mhz
    ----------------------------------------
    Total                      2.975ns (2.108ns logic, 0.867ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2mhz_OBUF'
  Clock period: 2.590ns (frequency: 386.100MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.590ns (Levels of Logic = 1)
  Source:            partner2/my_state_out (FF)
  Destination:       partner2/my_state_out (FF)
  Source Clock:      clk_2mhz_OBUF rising
  Destination Clock: clk_2mhz_OBUF rising

  Data Path: partner2/my_state_out to partner2/my_state_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.591   0.619  partner2/my_state_out (partner2/my_state_out)
     LUT3:I2->O            1   0.648   0.420  partner2/my_state_out_and0002_inv1 (partner2/my_state_out_and0002_inv)
     FDCPE:CE                  0.312          partner2/my_state_out
    ----------------------------------------
    Total                      2.590ns (1.551ns logic, 1.039ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_2mhz_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.835ns (Levels of Logic = 2)
  Source:            data_in2 (PAD)
  Destination:       partner2/my_state_out (FF)
  Destination Clock: clk_2mhz_OBUF rising

  Data Path: data_in2 to partner2/my_state_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.611  data_in2_IBUF (data_in2_IBUF)
     LUT3:I1->O            1   0.643   0.420  partner2/my_state_out_and0002_inv1 (partner2/my_state_out_and0002_inv)
     FDCPE:CE                  0.312          partner2/my_state_out
    ----------------------------------------
    Total                      2.835ns (1.804ns logic, 1.031ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_2mhz_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 1)
  Source:            partner1/my_state_out (FF)
  Destination:       data_out1 (PAD)
  Source Clock:      clk_2mhz_OBUF rising

  Data Path: partner1/my_state_out to data_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.591   0.587  partner1/my_state_out (partner1/my_state_out)
     OBUF:I->O                 4.520          data_out1_OBUF (data_out1)
    ----------------------------------------
    Total                      5.698ns (5.111ns logic, 0.587ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            clk_2mhz (FF)
  Destination:       clk_2mhz (PAD)
  Source Clock:      clk rising 0.3X

  Data Path: clk_2mhz to clk_2mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  clk_2mhz (clk_2mhz_OBUF)
     OBUF:I->O                 4.520          clk_2mhz_OBUF (clk_2mhz)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.08 secs
 
--> 

Total memory usage is 4551932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

