#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  4 21:55:38 2023
# Process ID: 2536
# Current directory: D:/self_learning/PYNQ_Z2/prjs/pl_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13512 D:\self_learning\PYNQ_Z2\prjs\pl_test\pl_test.xpr
# Log file: D:/self_learning/PYNQ_Z2/prjs/pl_test/vivado.log
# Journal file: D:/self_learning/PYNQ_Z2/prjs/pl_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/PYNQ_Z2/prjs/pl_test/pl_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 785.336 ; gain = 154.629
update_compile_order -fileset sources_1
save_project_as dma_test D:/self_learning/PYNQ_Z2/prjs/dma_test -force
save_project_as: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.598 ; gain = 1.145
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <system> from BD file <D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.902 ; gain = 49.465
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {1}] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_SG> at <0x0000_0000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into conflicting address 0x0000_0000 [ 512M ] in address space </axi_dma_0/Data_SG>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_SG> at <0x0000_0000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
startgroup
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.NUM_SI {2}] [get_bd_cells axi_smc]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_smc/S01_AXI] [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axis_data_fifo_0/s_axis_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_smc/aclk]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_smc/aresetn]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_dma_0/axi_resetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
INFO: [BD 5-455] Automation on '/axis_data_fifo_0/s_axis_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
INFO: [BD 5-455] Automation on '/axis_data_fifo_0/s_axis_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.289 ; gain = 44.527
assign_bd_address
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.918 ; gain = 11.277
save_bd_design
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\dma_test\dma_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_44e3_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.844 ; gain = 198.512
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_smc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_xbar_0_synth_1 system_auto_pc_0_synth_1 system_axi_dma_0_0_synth_1 system_axis_data_fifo_0_0_synth_1 system_axi_smc_0_synth_1}
[Tue Jul  4 23:29:19 2023] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_axi_dma_0_0_synth_1, system_axis_data_fifo_0_0_synth_1, system_axi_smc_0_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_auto_pc_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axi_dma_0_0_synth_1/runme.log
system_axis_data_fifo_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
system_axi_smc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axi_smc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  4 23:30:18 2023] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_axi_dma_0_0_synth_1, system_axis_data_fifo_0_0_synth_1, system_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_auto_pc_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axi_dma_0_0_synth_1/runme.log
system_axis_data_fifo_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
system_axi_smc_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axi_smc_0_synth_1/runme.log
synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1/runme.log
[Tue Jul  4 23:30:19 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.922 ; gain = 3.000
connect_bd_net [get_bd_pins axi_smc/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1643.941 ; gain = 0.000
make_wrapper -files [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\dma_test\dma_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_44e3_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.059 ; gain = 155.105
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 14.917 MB.
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul  5 00:44:42 2023] Launched synth_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1/runme.log
[Wed Jul  5 00:44:42 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/impl_1/runme.log
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n] [get_bd_pins xlconcat_0/In0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n] [get_bd_pins xlconcat_0/In0]'
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {4 1267 431} [get_bd_cells xlconcat_0]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.090 ; gain = 0.781
make_wrapper -files [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\dma_test\dma_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_44e3_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1975.012 ; gain = 141.566
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 14.917 MB.
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_processing_system7_0_0_synth_1
[Wed Jul  5 08:23:35 2023] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul  5 08:24:03 2023] Launched system_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_processing_system7_0_0_synth_1/runme.log
synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1/runme.log
[Wed Jul  5 08:24:03 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {4096}] [get_bd_cells axis_data_fifo_0]
endgroup
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_cells xlconcat_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1984.023 ; gain = 9.012
make_wrapper -files [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\self_learning\PYNQ_Z2\prjs\dma_test\dma_test.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_44e3_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0.hwh
Generated Block Design Tcl file d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/hw_handoff/system_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/system_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.578 ; gain = 124.590
catch { config_ip_cache -export [get_ips -all system_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 15.653 MB.
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_axis_data_fifo_0_0_synth_1
[Wed Jul  5 08:41:09 2023] Launched system_axis_data_fifo_0_0_synth_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul  5 08:41:48 2023] Launched system_axis_data_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
system_axis_data_fifo_0_0_synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
synth_1: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/synth_1/runme.log
[Wed Jul  5 08:41:48 2023] Launched impl_1...
Run output will be captured here: D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/impl_1/runme.log
file copy -force D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.runs/impl_1/system_wrapper.sysdef D:/self_learning/PYNQ_Z2/prjs/dma_test/dma_test.sdk/system_wrapper.hdf

CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into conflicting address 0x0000_0000 [ 512M ] in address space </axi_dma_0/Data_MM2S>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
INFO: [Common 17-17] undo 'startgroup'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> into conflicting address 0x0000_0000 [ 512M ] in address space </axi_dma_0/Data_MM2S>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]'
INFO: [Common 17-17] undo 'startgroup'
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axi_smc}]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP1] [get_bd_intf_pins axi_smc1/M00_AXI]
connect_bd_net [get_bd_pins axi_smc1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_smc1/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [BD 41-703] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is mapped into master segment </axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM>, but there is no path between them. Please delete the master segment or check your design to ensure a valid path can be created.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_smc1_M00_AXI] [get_bd_cells axi_smc1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
endgroup
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM]>
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells axi_smc]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into conflicting address 0x0000_0000 [ 512M ] in address space </axi_dma_0/Data_MM2S>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
regenerate_bd_layout
assign_bd_address
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1354] Segment </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM> at 0x0000_0000 [ 512M ] overlaps with </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP2_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> in the same network
ERROR: [BD 41-971] Master segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into address space </axi_dma_0/Data_MM2S> at 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ] overlaps with master segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at address 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ]. Please assign to the next available address.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2179.297 ; gain = 0.344
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
INFO: [Common 17-17] undo 'startgroup'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_micro_dma {0} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 512M ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
set_property offset 0x20000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM }]
CRITICAL WARNING: [BD 41-1377] Network address <0x0000_0000 [ 1G ]> is occupied by different slave segments, </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in </axi_dma_0/Data_S2MM> and by </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> in </axi_dma_0/Data_MM2S>. This is illegal and must be resolved before passing validation
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into conflicting address 0x0000_0000 [ 1G ] in address space </axi_dma_0/Data_S2MM>. This must be resolved before passing validation
Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 1G ]>
CRITICAL WARNING: [BD 41-1294] The proposed address <0x0000_0000 [ 512M ]> is already assigned in address space </axi_dma_0/Data_S2MM> by slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> at <0x0000_0000 [ 1G ]>.
set_property offset 0x00000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1354] Segment </axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM> at 0x0000_0000 [ 1G ] overlaps with </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> in the same network
CRITICAL WARNING: [BD 41-1354] Segment </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP2_DDR_LOWOCM> at 0x0000_0000 [ 512M ] overlaps with </axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> in the same network
ERROR: [BD 41-971] Master segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into address space </axi_dma_0/Data_MM2S> at 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ] overlaps with master segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at address 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ]. Please assign to the next available address.
ERROR: [BD 41-971] Master segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into address space </axi_dma_0/Data_S2MM> at 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ] overlaps with master segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at address 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 1G ]. Please assign to the next available address.
CRITICAL WARNING: [BD 41-1266] </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> and </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> at <0x0000_0000 [ 1G ]> are mapped into related masters </axi_dma_0/Data_MM2S> and </axi_dma_0/Data_S2MM> at different ranges
CRITICAL WARNING: [BD 41-1266] </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> and </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> at <0x0000_0000 [ 1G ]> are mapped into related masters </axi_dma_0/Data_MM2S> and </axi_dma_0/Data_S2MM> at different ranges
CRITICAL WARNING: [BD 41-1266] </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> and </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> at <0x0000_0000 [ 1G ]> are mapped into related masters </axi_dma_0/Data_S2MM> and </axi_dma_0/Data_S2MM> at different ranges
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.137 ; gain = 6.184
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property range 512K [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x0000_0000 [ 512K ]> overlaps with <0x0000_0000 [ 512M ]>. This must be resolved in order to pass validation.
CRITICAL WARNING: [BD 41-1294] The proposed address <0x0000_0000 [ 512M ]> is already assigned in address space </axi_dma_0/Data_S2MM> by slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]>.
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1293] <0x0000_0000 [ 512M ]> overlaps with <0x0000_0000 [ 512M ]>. This must be resolved in order to pass validation.
set_property offset 0x20000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1294] The proposed address <0x2000_0000 [ 512M ]> is already assigned in address space </axi_dma_0/Data_S2MM> by slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x2000_0000 [ 512M ]>.
set_property offset 0x20000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1354] Segment </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM> at 0x0000_0000 [ 512M ] overlaps with </axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP2_DDR_LOWOCM> at <0x0000_0000 [ 512M ]> in the same network
CRITICAL WARNING: [BD 41-1354] Segment </axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM> at 0x2000_0000 [ 512M ] overlaps with </axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM> at <0x2000_0000 [ 512M ]> in the same network
ERROR: [BD 41-971] Master segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into address space </axi_dma_0/Data_MM2S> at 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ] overlaps with master segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at address 0x0000_0000_0000_0000_0000_0000_0000_0000 [ 512M ]. Please assign to the next available address.
ERROR: [BD 41-971] Master segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> mapped into address space </axi_dma_0/Data_S2MM> at 0x2000_0000 [ 512M ] overlaps with master segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> mapped at address 0x2000_0000 [ 512M ]. Please assign to the next available address.
CRITICAL WARNING: [BD 41-1267] </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is mapped into related masters </axi_dma_0/Data_S2MM> and </axi_dma_0/Data_MM2S> at different offsets <0x2000_0000 [ 512M ]> and <0x0000_0000 [ 512M ]>
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.301 ; gain = 23.164
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
set_property offset 0x00000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
CRITICAL WARNING: [BD 41-1294] The proposed address <0x0000_0000 [ 512M ]> is already assigned in address space </axi_dma_0/Data_S2MM> by slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> at <0x0000_0000 [ 512M ]>.
set_property offset 0x00000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP2_DDR_LOWOCM]
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM]
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM]
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
assign_bd_address
CRITICAL WARNING: [BD 41-1359] Could not find assignment for group of peripherals <
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM]
/axi_dma_0/Data_S2MM [/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM]>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP2_ACLK is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
