# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../8-bit_Multicycle_Processor_MIPS-master/8-bit_Multicycle_Processor_MIPS-master/SimpleRegister.v"
verilog xil_defaultlib  "../../../../../8-bit_Multicycle_Processor_MIPS-master/8-bit_Multicycle_Processor_MIPS-master/SimpleRegister_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
