$date
  Tue Jun 25 20:41:25 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module eq1_testbench $end
$var reg 1 ! test_in0 $end
$var reg 1 " test_in1 $end
$var reg 1 # test_out $end
$scope module uut $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & eq $end
$var reg 1 ' p0 $end
$var reg 1 ( p1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
1'
0(
#200000000
1"
0#
1%
0&
0'
#400000000
1!
0"
1$
0%
#600000000
1"
1#
1%
1&
1(
#800000000
