\hypertarget{union__hw__can__ctrl1}{}\section{\+\_\+hw\+\_\+can\+\_\+ctrl1 Union Reference}
\label{union__hw__can__ctrl1}\index{\+\_\+hw\+\_\+can\+\_\+ctrl1@{\+\_\+hw\+\_\+can\+\_\+ctrl1}}


H\+W\+\_\+\+C\+A\+N\+\_\+\+C\+T\+R\+L1 -\/ Control 1 register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+can.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields}{\+\_\+hw\+\_\+can\+\_\+ctrl1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__can__ctrl1_a32986cb9f9108de67b2d47cdbbb69916}{}\label{union__hw__can__ctrl1_a32986cb9f9108de67b2d47cdbbb69916}

\item 
struct \hyperlink{struct__hw__can__ctrl1_1_1__hw__can__ctrl1__bitfields}{\+\_\+hw\+\_\+can\+\_\+ctrl1\+::\+\_\+hw\+\_\+can\+\_\+ctrl1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__can__ctrl1_ad96226f3cefab6e603838d7cf83e0f82}{}\label{union__hw__can__ctrl1_ad96226f3cefab6e603838d7cf83e0f82}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+N\+\_\+\+C\+T\+R\+L1 -\/ Control 1 register (RW) 

Reset value\+: 0x00000000U

This register is defined for specific Flex\+C\+AN control features related to the C\+AN bus, such as bit-\/rate, programmable sampling point within an Rx bit, Loop Back mode, Listen-\/\+Only mode, Bus Off recovery behavior and interrupt enabling (Bus-\/\+Off, Error, Warning). It also determines the Division Factor for the clock prescaler. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+can.\+h\end{DoxyCompactItemize}
