Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 00:57:32 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #1                                                                                            | WorstPath from Dst |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                        14.899 |              0.558 |
| Logic Delay               | 0.804(13%)                              | 4.648(32%)                                                                                                                                                                                    | 0.135(25%)         |
| Net Delay                 | 5.606(87%)                              | 10.251(68%)                                                                                                                                                                                   | 0.423(75%)         |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                         0.100 |             -0.417 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                       -11.683 |              2.142 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 10% x 1%                                | 9% x 2%                                                                                                                                                                                       | 0% x 2%            |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                           310 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                  1 |
| Routes                    |                                       7 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                       3 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                      23 |                                                                                                                                                                                            38 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                             | roi_ret_711/C      |
| End Point Pin             | pt_ret_915_rep1/D                       | roi_ret_711/D                                                                                                                                                                                 | sr_2_13.roi[5]/D   |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #2                                                                                            |            WorstPath from Dst           |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                         3.125 |                                   3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                        14.895 |                                   4.311 |
| Logic Delay               | 0.804(13%)                              | 4.520(31%)                                                                                                                                                                                    | 0.805(19%)                              |
| Net Delay                 | 5.606(87%)                              | 10.375(69%)                                                                                                                                                                                   | 3.506(81%)                              |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                         0.096 |                                  -0.427 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                       -11.683 |                                  -1.621 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                                         |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                       | 5% x 3%                                 |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                        | (0, 1)                                  |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                           291 |                                      61 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed                            |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                                       6 |
| Routes                    |                                       7 |                                                                                                                                                                                            36 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT3 LUT5 LUT3 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None                                    |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None                                    |
| IO Crossings              |                                       3 |                                                                                                                                                                                             0 |                                       3 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| High Fanout               |                                      23 |                                                                                                                                                                                            47 |                                      39 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                  |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                             | sector_ret_407/C                        |
| End Point Pin             | pt_ret_915_rep1/D                       | sector_ret_407/D                                                                                                                                                                              | sr_2_15.roi[1]/D                        |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                                    Path #3                                                                                                   | WorstPath from Dst |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                                        3.125 |              3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                                       14.795 |              0.801 |
| Logic Delay               | 0.804(13%)                              | 5.031(35%)                                                                                                                                                                                                   | 0.243(31%)         |
| Net Delay                 | 5.606(87%)                              | 9.764(65%)                                                                                                                                                                                                   | 0.558(69%)         |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                                       -0.003 |             -0.229 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                                      -11.681 |              2.087 |
| Timing Exception          |                                         |                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 10% x 1%                                | 9% x 2%                                                                                                                                                                                                      | 0% x 1%            |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                                          299 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                                           39 |                  1 |
| Routes                    |                                       7 |                                                                                                                                                                                                           39 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT3 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                                         | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                                         | None               |
| IO Crossings              |                                       3 |                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                                      23 |                                                                                                                                                                                                           47 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                                            | pt_ret_596/C       |
| End Point Pin             | pt_ret_915_rep1/D                       | pt_ret_596/D                                                                                                                                                                                                 | sr_2_13.pt[1]/D    |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #4                                                                                            | WorstPath from Dst |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                        14.788 |              0.714 |
| Logic Delay               | 0.804(13%)                              | 4.601(32%)                                                                                                                                                                                    | 0.194(28%)         |
| Net Delay                 | 5.606(87%)                              | 10.187(68%)                                                                                                                                                                                   | 0.520(72%)         |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                        -0.003 |             -0.304 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                       -11.674 |              2.099 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 10% x 1%                                | 9% x 2%                                                                                                                                                                                       | 1% x 2%            |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                           297 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                  1 |
| Routes                    |                                       7 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                       3 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                      23 |                                                                                                                                                                                            38 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                             | roi_ret_706/C      |
| End Point Pin             | pt_ret_915_rep1/D                       | roi_ret_706/D                                                                                                                                                                                 | sr_2_13.roi[1]/D   |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                          Path #5                                                                                         |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                    3.125 |                                        3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                   14.722 |                                        4.771 |
| Logic Delay               | 0.804(13%)                              | 3.657(25%)                                                                                                                                                                               | 0.982(21%)                                   |
| Net Delay                 | 5.606(87%)                              | 11.065(75%)                                                                                                                                                                              | 3.789(79%)                                   |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                   -0.069 |                                       -0.234 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                  -11.674 |                                       -1.888 |
| Timing Exception          |                                         |                                                                                                                                                                                          |                                              |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                  | 5% x 3%                                      |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                   | (0, 1)                                       |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                      389 |                                           60 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                             | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                       35 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                       35 |                                            7 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT5 LUT3 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                      | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                     | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                     | None                                         |
| IO Crossings              |                                       3 |                                                                                                                                                                                        0 |                                            3 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| High Fanout               |                                      23 |                                                                                                                                                                                       46 |                                           33 |
| Dont Touch                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                        0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                        | roi_ret_862/C                                |
| End Point Pin             | pt_ret_915_rep1/D                       | roi_ret_862/D                                                                                                                                                                            | sr_2_15.roi[1]/D                             |
+---------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                                    Path #6                                                                                                   |  WorstPath from Dst |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                                        3.125 |               3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                                       14.883 |               0.527 |
| Logic Delay               | 0.804(13%)                              | 5.030(34%)                                                                                                                                                                                                   | 0.210(40%)          |
| Net Delay                 | 5.606(87%)                              | 9.853(66%)                                                                                                                                                                                                   | 0.317(60%)          |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                                        0.093 |              -0.347 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                                      -11.674 |               2.243 |
| Timing Exception          |                                         |                                                                                                                                                                                                              |                     |
| Bounding Box Size         | 10% x 1%                                | 9% x 2%                                                                                                                                                                                                      | 1% x 0%             |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                                       | (0, 0)              |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                                          299 |                   2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                                 | Safely Timed        |
| Logic Levels              |                                       6 |                                                                                                                                                                                                           39 |                   1 |
| Routes                    |                                       7 |                                                                                                                                                                                                           39 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                                          | clk                 |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                                          | clk                 |
| DSP Block                 | None                                    | None                                                                                                                                                                                                         | None                |
| BRAM                      | None                                    | None                                                                                                                                                                                                         | None                |
| IO Crossings              |                                       3 |                                                                                                                                                                                                            0 |                   0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| High Fanout               |                                      23 |                                                                                                                                                                                                           47 |                   1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                                            0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                                       | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                                       | FDRE/D              |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                                            | sector_ret_373/C    |
| End Point Pin             | pt_ret_915_rep1/D                       | sector_ret_373/D                                                                                                                                                                                             | sr_2_13.sector[0]/D |
+---------------------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                               Path #7                                                                                              |              WorstPath from Dst              |
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                              3.125 |                                        3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                             14.787 |                                        4.745 |
| Logic Delay               | 0.804(13%)                              | 4.535(31%)                                                                                                                                                                                         | 0.883(19%)                                   |
| Net Delay                 | 5.606(87%)                              | 10.252(69%)                                                                                                                                                                                        | 3.862(81%)                                   |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                             -0.003 |                                       -0.294 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                            -11.673 |                                       -1.922 |
| Timing Exception          |                                         |                                                                                                                                                                                                    |                                              |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                            | 1% x 3%                                      |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                             | (0, 1)                                       |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                                280 |                                           60 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                       | Safely Timed                                 |
| Logic Levels              |                                       6 |                                                                                                                                                                                                 37 |                                            7 |
| Routes                    |                                       7 |                                                                                                                                                                                                 37 |                                            7 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                                | clk                                          |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                                | clk                                          |
| DSP Block                 | None                                    | None                                                                                                                                                                                               | None                                         |
| BRAM                      | None                                    | None                                                                                                                                                                                               | None                                         |
| IO Crossings              |                                       3 |                                                                                                                                                                                                  0 |                                            3 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| High Fanout               |                                      23 |                                                                                                                                                                                                 47 |                                           37 |
| Dont Touch                |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                                  0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                       |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                                  | roi_ret_416/C                                |
| End Point Pin             | pt_ret_915_rep1/D                       | roi_ret_416/D                                                                                                                                                                                      | sr_2_15.roi[5]/D                             |
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #8                                                                                            |            WorstPath from Dst           |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                         3.125 |                                   3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                        14.780 |                                   4.432 |
| Logic Delay               | 0.804(13%)                              | 4.499(31%)                                                                                                                                                                                    | 0.652(15%)                              |
| Net Delay                 | 5.606(87%)                              | 10.281(69%)                                                                                                                                                                                   | 3.780(85%)                              |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                        -0.007 |                                  -0.289 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                       -11.670 |                                  -1.604 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                                         |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                       | 3% x 3%                                 |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                        | (0, 1)                                  |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                           302 |                                      60 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed                            |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                                       6 |
| Routes                    |                                       7 |                                                                                                                                                                                            36 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None                                    |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None                                    |
| IO Crossings              |                                       3 |                                                                                                                                                                                             0 |                                       3 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| High Fanout               |                                      23 |                                                                                                                                                                                            47 |                                      38 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                  |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                             | pt_ret_883/C                            |
| End Point Pin             | pt_ret_915_rep1/D                       | pt_ret_883/D                                                                                                                                                                                  | sr_2_15.roi[5]/D                        |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                            Path #9                                                                                            |            WorstPath from Dst           |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                         3.125 |                                   3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                        14.878 |                                   4.772 |
| Logic Delay               | 0.804(13%)                              | 4.070(28%)                                                                                                                                                                                    | 0.734(16%)                              |
| Net Delay                 | 5.606(87%)                              | 10.808(72%)                                                                                                                                                                                   | 4.038(84%)                              |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                         0.092 |                                  -0.405 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                       -11.670 |                                  -2.060 |
| Timing Exception          |                                         |                                                                                                                                                                                               |                                         |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                       | 3% x 3%                                 |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                        | (0, 1)                                  |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                           325 |                                      60 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                  | Safely Timed                            |
| Logic Levels              |                                       6 |                                                                                                                                                                                            36 |                                       6 |
| Routes                    |                                       7 |                                                                                                                                                                                            36 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                           | clk                                     |
| DSP Block                 | None                                    | None                                                                                                                                                                                          | None                                    |
| BRAM                      | None                                    | None                                                                                                                                                                                          | None                                    |
| IO Crossings              |                                       3 |                                                                                                                                                                                             0 |                                       3 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| High Fanout               |                                      23 |                                                                                                                                                                                            35 |                                      38 |
| Dont Touch                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                             0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                                  |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                             | pt_ret_884/C                            |
| End Point Pin             | pt_ret_915_rep1/D                       | pt_ret_884/D                                                                                                                                                                                  | sr_2_15.roi[5]/D                        |
+---------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |             WorstPath to Src            |                                                                                              Path #10                                                                                              | WorstPath from Dst |
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                   3.125 |                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                                   6.410 |                                                                                                                                                                                             14.713 |              1.165 |
| Logic Delay               | 0.804(13%)                              | 4.521(31%)                                                                                                                                                                                         | 0.270(24%)         |
| Net Delay                 | 5.606(87%)                              | 10.192(69%)                                                                                                                                                                                        | 0.895(76%)         |
| Clock Skew                |                                  -0.128 |                                                                                                                                                                                             -0.071 |             -0.230 |
| Slack                     |                                  -3.421 |                                                                                                                                                                                            -11.667 |              1.722 |
| Timing Exception          |                                         |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 10% x 1%                                | 8% x 2%                                                                                                                                                                                            | 0% x 2%            |
| Clock Region Distance     | (0, 1)                                  | (0, 0)                                                                                                                                                                                             | (0, 1)             |
| Cumulative Fanout         |                                      53 |                                                                                                                                                                                                311 |                  2 |
| Fixed Loc                 |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                            | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                       6 |                                                                                                                                                                                                 37 |                  1 |
| Routes                    |                                       7 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                     | clk                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                                     | clk                                                                                                                                                                                                | clk                |
| DSP Block                 | None                                    | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                    | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                       3 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                      23 |                                                                                                                                                                                                 47 |                  1 |
| Dont Touch                |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                  | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                  | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_2_15.pt[0]/C                         | pt_ret_915_rep1/C                                                                                                                                                                                  | roi_ret_499/C      |
| End Point Pin             | pt_ret_915_rep1/D                       | roi_ret_499/D                                                                                                                                                                                      | sr_2_13.roi[7]/D   |
+---------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5  |  6 |  7 |  8 | 9 | 10 | 12 | 13 | 14 | 17 | 18 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 28 | 29 | 31 | 32 | 33 | 34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| clk             | 3.125ns     | 165 | 8 | 21 | 53 | 92 | 136 | 70 | 26 | 22 | 5 | 22 | 11 |  3 |  2 |  4 | 12 | 11 |  5 |  4 |  7 |  5 |  5 | 11 |  4 | 12 |  1 | 23 | 37 | 53 | 103 | 43 | 18 |  3 |  3 |
+-----------------+-------------+-----+---+----+----+----+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.44 |           3.33 |           11371 | 0(0.0%) | 104(1.7%) | 307(5.0%) | 762(12.5%) | 1277(20.9%) | 3659(59.9%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq320retfan10000_rev_1 | 0.81 |           4.59 |            7358 | 0(0.0%) | 104(1.7%) | 307(5.1%) | 677(11.2%) | 1277(21.2%) | 3659(60.7%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       107% | (CLEL_R_X81Y413,CLEM_X85Y420) | wrapper(100%) |            0% |       5.36914 | 98%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       104% | (CLEL_R_X81Y405,CLEM_X85Y412) | wrapper(100%) |            0% |       5.16797 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       110% | (CLEM_X77Y410,CLEM_X81Y417)   | wrapper(100%) |            0% |       5.27902 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  3% |
| West      |                3 |       110% | (CLEM_X80Y413,CLEL_R_X83Y420) | wrapper(100%) |            0% |       5.36133 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.078% | (CLEM_X84Y400,CLEM_X87Y407) | wrapper(100%) |            0% |       5.16295 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.090% | (CLEM_X80Y412,CLEM_X85Y419) | wrapper(100%) |            0% |       5.38352 | 98%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                4 |           0.064% | (CLEM_X77Y402,CLEM_X84Y417) | wrapper(100%) |            0% |       5.25661 | 98%          | 0%         |   3% |   0% | NA   | 0%   | NA  |    0% |  1% |
| West      | Global |                4 |           0.137% | (CLEM_X80Y401,CLEM_X87Y424) | wrapper(100%) |            0% |       4.94375 | 92%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                2 |           0.008% | (CLEM_X76Y418,CLEM_X77Y421) | wrapper(100%) |            0% |       4.04167 | 71%          | 0%         |  45% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.030% | (CLEM_X81Y412,CLEM_X83Y414) | wrapper(100%) |            0% |       5.08333 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X82Y420,CLEM_X82Y420) | wrapper(100%) |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.204% | (CLEM_X73Y396,CLEM_X88Y419) | wrapper(100%) |            0% |       4.25601 | 79%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.155% | (CLEM_X80Y395,CLEM_X87Y418) | wrapper(100%) |            0% |       4.78542 | 89%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.148% | (CLEM_X69Y404,CLEM_X84Y419) | wrapper(100%) |            0% |       3.15969 | 58%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.249% | (CLEM_X70Y396,CLEM_X85Y427) | wrapper(100%) |            0% |       3.37079 | 62%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X79Y509 | 496             | 405          | 62%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y508 | 496             | 406          | 62%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y511 | 496             | 402          | 59%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y510 | 496             | 403          | 59%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y512 | 496             | 401          | 58%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y498 | 496             | 416          | 58%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y507 | 496             | 407          | 58%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y499 | 496             | 415          | 57%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y501 | 496             | 413          | 55%                  | wrapper(100%) | N                   |
| CLEL_R_X79Y505 | 496             | 409          | 55%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X81Y418   | 502             | 499          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X81Y417   | 502             | 500          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y409 | 504             | 508          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X80Y417   | 499             | 500          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X82Y410   | 505             | 507          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y410 | 504             | 507          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X81Y409   | 502             | 508          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y417 | 501             | 500          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X80Y418   | 499             | 499          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X81Y410   | 502             | 507          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


