<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>12423</id>
			<source_loc>10603</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12424</id>
			<source_loc>10622</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12425</id>
			<source_loc>10716</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6741</delay>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>41.0400</unit_area>
			<comb_area>41.0400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.0400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2994</delay>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>7.8660</unit_area>
			<comb_area>7.8660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.8660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3147</delay>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>107</reg_bits>
		<reg_count>15</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>107</count>
			<total_area>585.5040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1864.8531</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3499.2711</total_area>
		<comb_area>2911.7671</comb_area>
		<seq_area>583.5040</seq_area>
		<total_bits>107</total_bits>
		<state_count>20</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>12427</id>
			<source_loc>11708</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12428</id>
			<source_loc>11728</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12429</id>
			<source_loc>11820</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>1.0320</delay>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>177.8400</unit_area>
			<comb_area>177.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>177.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8885</delay>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>71.1360</unit_area>
			<comb_area>71.1360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>71.1360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6741</delay>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>41.0400</unit_area>
			<comb_area>41.0400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.0400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5529</delay>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>32.8320</unit_area>
			<comb_area>32.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2994</delay>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>7.8660</unit_area>
			<comb_area>7.8660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.8660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3147</delay>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>107</reg_bits>
		<reg_count>15</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>107</count>
			<total_area>585.5040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1864.8531</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3499.2711</total_area>
		<comb_area>2911.7671</comb_area>
		<seq_area>583.5040</seq_area>
		<total_bits>107</total_bits>
		<state_count>20</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>101</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>101</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl0</survivor>
		<absorbed>gs_ctrl2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl7</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl7</survivor>
		<absorbed>gs_ctrl9</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl16</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl23</survivor>
		<absorbed>gs_ctrl24</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl23</survivor>
		<absorbed>gs_ctrl25</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl27</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl28</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl26</survivor>
		<absorbed>gs_ctrl29</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_Eqi2u2_4_90_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_91_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_89_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_92_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_Eqi2u2_4_35_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_36_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_34_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_37_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>943</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>945</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>965</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>966</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.0320</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>355.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>172.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>152.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8885</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>142.2720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0892</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>126.5400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0577</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>114.9120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>110.8080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>95.0760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8485</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>90.9720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8695</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>85.5000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6741</delay>
		<module_name>DC_Filter_Add2i1u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>41.0400</unit_area>
		<comb_area>41.0400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>82.0800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7132</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b * 258ULL + a)</label>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>73.1880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5529</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>62.9280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3754</delay>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>55.4040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4687</delay>
		<module_name>DC_Filter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>51.3000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3931</delay>
		<module_name>DC_Filter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>47.8800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>35.5680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>32.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2957</delay>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.4640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2994</delay>
		<module_name>DC_Filter_Lti257u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>7.8660</unit_area>
		<comb_area>7.8660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.7320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3147</delay>
		<module_name>DC_Filter_Lti258u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>DC_Filter_Mul_12U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>274</reg_bits>
	<reg_count>58</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>274</count>
		<total_area>2270.8800</total_area>
		<unit_area>8.2879</unit_area>
		<comb_area>0.8088</comb_area>
		<seq_area>7.4791</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1429.5571</mux_area>
	<control_area>932.4581</control_area>
	<total_area>6766.2912</total_area>
	<comb_area>4717.0272</comb_area>
	<seq_area>2049.2640</seq_area>
	<total_bits>274</total_bits>
	<state_count>80</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>936</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>937</source_loc>
		</port>
		<source_loc>
			<id>12397</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,12394</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>12397</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>12626</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6399,947,10228,11231,12386</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12626</source_loc>
		</port>
		<source_loc>
			<id>10847</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10624,10605</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>10847</source_loc>
		</port>
		<source_loc>
			<id>11262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,11256</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11262</source_loc>
		</port>
		<source_loc>
			<id>12639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12132,950,10168</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12639</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11816,11980,11981,11982</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>11979</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>12417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>952,12414</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>12417</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>12643</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20182,11622,11654,953,11276,12361,12406,6415,13416,13448</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12643</source_loc>
		</port>
		<source_loc>
			<id>11972</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11732,11710</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>11972</source_loc>
		</port>
		<source_loc>
			<id>11209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>955,11203</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11209</source_loc>
		</port>
		<source_loc>
			<id>12673</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9060,956,10199</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>12673</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>10855</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10712,10856,10857,10858</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>10855</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>10146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18773,10143,10145</sub_loc>
		</source_loc>
		<source_loc>
			<id>10148</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10146,10149,10150,10187</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10148</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>10190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,10189,10197,10188</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10190</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18757,10196,11212,11214</sub_loc>
		</source_loc>
		<source_loc>
			<id>11215</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10200,11216,11217</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11215</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10198</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11277</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12644</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13420,11626,18738,11272,11273,11278,11286,11287,12408,19888</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>12644</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18672</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3676</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6154</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3676</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6154</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3674</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6152</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3674</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6152</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18730,10134,10136</sub_loc>
		</source_loc>
		<source_loc>
			<id>10139</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10137,10140,10141,10156</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10139</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>10159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18713,10158,10166,10157</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10159</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18714,10165,11244,11246</sub_loc>
		</source_loc>
		<source_loc>
			<id>11248</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10169,11249,11250</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11248</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10167</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10229</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12624</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19563,18695,10222,10223,10230,10242,10243,12388</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>12624</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18672</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6154</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6152</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2600</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7559</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2593,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>12603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7559,10690</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12603</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10684</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_50_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10693</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_40_4_48_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10689</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_47_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10695</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10681</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18479</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl31</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18480</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10652</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10650</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10648</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12686</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18463,18460</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12686</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18386</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18387</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18388</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10567</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_28_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>10606</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_30_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10608</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10610</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10625</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10627</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10629</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_46_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10682</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10591</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18448</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18449</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10926</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_69</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10926</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10924</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_68</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10924</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>s_reg_67</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10922</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>12576</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18478,18487,18452,18372,18358,18366,18362,10917,10919,10920,10918</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_66</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12576</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10915</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10914,10915</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_65</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10981</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u12_4_33_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10614</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12583</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18470,18483,18320,18393,10890,10891,10892,10893,10894</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_62</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12583</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10887</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18485,18395,18322,10884,10885,10888,10887,10886</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_61</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12574</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10879</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7561</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20178,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7558</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20178,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12612</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7561,7558,10877,10878,10879,10880,10882,10881</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_60</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12612</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10872</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7562</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20179,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7557</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20179,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7562,7557,10870,10871,10872,10873,10875,10874</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_59</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12609</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10593</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti258u12_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10886</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7563</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20180,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7556</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20180,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>12605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7563,7556,10863,10864,10865,10866,10868,10867</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_58</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12605</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>10845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18672,10621,10602,12396,12389</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_115_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>10845</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18680,10715,11205,11213,11204</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10848</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10211</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18692,10210,10713,10209</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10211</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10147</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18663,10144,10186,10208,10524,10714</sub_loc>
		</source_loc>
		<source_loc>
			<id>10859</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10147,10860,10861</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10859</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_58_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10717</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12588</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18441,18397,18439,10898,10897</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_63</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12588</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10633</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12622</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18428,18431,18438,18477,18357,18365,18361,18434,18528,10907,10903,10904,10900,10905,10906,10908</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_64</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12622</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_19_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10577</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10579</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti257u12_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10914</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>10906</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10539</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10541</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18658,10227,10522,10620,10623,10601,10604</sub_loc>
		</source_loc>
		<source_loc>
			<id>10849</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10239,10850,10851,10852,10853,10854,12387</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>10849</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10868</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10875</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10882</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10894</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10702</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10709</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2600</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>10258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18662,10251,10523,10622,10603,10716,12423,12424,12425</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10258</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2993</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7500</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2986,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>12501</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7500,11802</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12501</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11800</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_105_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11805</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_40_4_103_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11801</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_102_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11807</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_100_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11797</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18239</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18240</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11768</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_91_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11766</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_90_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11764</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12685</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18223,18220</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12685</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18146</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18147</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18148</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11672</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_83_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>11711</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_85_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11713</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_87_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11715</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11733</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11735</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11741</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux9U_12U_4_101_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11798</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11692</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>18208</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18209</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>12059</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_138</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>12059</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12057</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_137</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12057</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>s_reg_136</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>12055</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>12474</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18238,18212,18132,18247,18118,18126,18122,12050,12052,12053,12051</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_135</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12474</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_99_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12048</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12047,12048</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_134</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12116</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u12_4_88_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11719</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12480</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18230,18080,18243,18153,12014,12015,12016,12017,12018</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_131</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12480</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12011</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12465</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18155,18082,18245,12008,12009,12012,12011,12010</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_130</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12465</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12003</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7502</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20169,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7499</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20169,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>12511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7502,7499,12001,12002,12003,12004,12006,12005</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_129</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12511</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11996</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7503</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20171,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7498</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20171,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>12510</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7503,7498,11994,11995,11996,11997,11999,11998</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_128</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12510</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11694</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11989</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti258u12_4_75_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12010</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7504</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20173,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7497</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20173,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>12502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7504,7497,11987,11988,11989,11990,11992,11991</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_127</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12502</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>11970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18636,11727,11707,12416,12409</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_116_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>11970</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18644,11245,11258,11819,11257</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11247</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18656,10179,11817,10178</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10180</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18627,10135,10155,10177,11584,11818</sub_loc>
		</source_loc>
		<source_loc>
			<id>11983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10138,11984,11985</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11983</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_113_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11821</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12483</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18201,18157,18199,12025,12024</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_132</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12483</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11749</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12515</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18188,18191,18198,18237,18117,18125,18121,18194,18288,12044,12037,12038,12036,12039,12040,12045</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_133</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12515</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_74_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11678</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11680</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Lti257u12_4_72_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12047</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>12040</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11612</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11614</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13419,11625,18622,11275,11582,11726,11731,11706,11709,11974,11975,11976,11977,11978,12407</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>12645</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11992</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11999</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>12006</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>12018</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11811</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11813</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2993</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>11302</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18626,11295,11583,11728,11708,11820,12427,12428,12429</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11302</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2578</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2507</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10683</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18472</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10922</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2971</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2901</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>11799</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18232</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>12055</source_loc>
		</signal>
		<source_loc>
			<id>12271</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12055</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>12271</source_loc>
		</module_inst>
		<source_loc>
			<id>12270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11609,11674,11675,11693,11712,11714,11716,11734,11736,11745,11799</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>12270</source_loc>
		</module_inst>
		<source_loc>
			<id>11140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10922</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11140</source_loc>
		</module_inst>
		<source_loc>
			<id>11139</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10536,10573,10574,10592,10607,10609,10611,10626,10628,10630,10683</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11139</source_loc>
		</module_inst>
		<source_loc>
			<id>1907</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7456</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1907</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>s_reg_132</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_116_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_127</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_127</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_128</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_128</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_129</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_129</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_130</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.6358</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_130</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_131</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_131</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_132</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.5973</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_88_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_132</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_133</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_133</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_134</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_99_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_134</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_135</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.0234</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>s_reg_135</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_136</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_136</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_137</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_137</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_138</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_138</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_65</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_65</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2690</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64_out1</name>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000002_4_83_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_85_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_87_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_101_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl5</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_132</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl6</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_67</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_67</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_74_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2778</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_71</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_71</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti257u12_4_72</name>
			<dissolved_from>DC_Filter_Lti257u12_4_72</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_73</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_73_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2723</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_74</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_74</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_131</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2775</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti258u12_4_75</name>
			<dissolved_from>DC_Filter_Lti258u12_4_75</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2974</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2731</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2739</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_80</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_80</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_81</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_81</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u12_4_88</name>
			<dissolved_from>DC_Filter_Add2i1u12_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_132</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u12_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2979</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_83</name>
			<dissolved_from>DC_Filter_gen000002_4_83</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2805</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_85</name>
			<dissolved_from>DC_Filter_gen000001_4_85</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2813</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_87</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_87</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_133</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_87_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_90</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_90</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_91</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_91</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_91_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_92</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_93</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_93</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_93_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_90_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_94</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_94</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_94_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_91_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_39_4_95</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_39_4_95</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_39_4_95_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_92_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_96</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_96_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_97</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_97</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_133</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_97_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2900</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_99</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_99</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_99_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_100</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_100</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_138</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_100_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_101</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_101</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_137</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_100_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_101_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_102</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_102_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_40_4_103</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_40_4_103</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_40_4_103_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<cond>
				<name>s_reg_131</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_104</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_104</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_105</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_105</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_131</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_105_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_106</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_136</name>
			</rhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2907</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_107</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_107</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_106_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_40_4_103_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2986</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_108</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_108</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_108_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_127</name>
			</rhs>
			<cond>
				<name>s_reg_134</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_109</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_109</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_109_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_128</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_105_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_110</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_110</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_129</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_110_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_107_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_102_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_111</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_111</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_135</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_112</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_112</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_130</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_113</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_113</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_133</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2939</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>46.5110</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>15</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_65_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_67_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_66_out1</name>
				<name>DC_Filter_Add2i1u1_4_74_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_71_out1</name>
				<name>DC_Filter_Lti257u12_4_72_out1</name>
				<name>DC_Filter_Lti258u12_4_75_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_81_out1</name>
				<name>s_reg_133</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_80_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_112_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_111_out1</name>
				<name>DC_Filter_Add2i1u8_4_113_out1</name>
				<name>s_reg_132</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1902</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7512</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1902</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>s_reg_63</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_115_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_58</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_58</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_59</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_59</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_60</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_60</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_61</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.6358</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_61</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_63</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_62</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_62</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
				<name>s_reg_63</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_63</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.5973</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1u12_4_33_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_63</name>
			</lhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_64</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_64</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_65</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_44_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_65</name>
			</lhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_66</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.0234</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>s_reg_66</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_67</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_67</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_68</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_68</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_69</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_69</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_62</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_9Ux1U_9U_4_10</name>
			<dissolved_from>DC_Filter_Add_9Ux1U_9U_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2690</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.5843</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000002_4_28_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_30_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_46_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl21</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_63</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6557</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl22</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_11</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_12</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5129</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_62</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4415</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2778</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_16</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti257u12_4_17</name>
			<dissolved_from>DC_Filter_Lti257u12_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2723</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_19</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_62</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2775</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Lti258u12_4_20</name>
			<dissolved_from>DC_Filter_Lti258u12_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2974</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2731</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2739</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_25</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_25</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_26</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u12_4_33</name>
			<dissolved_from>DC_Filter_Add2i1u12_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_63</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u12_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2979</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_28</name>
			<dissolved_from>DC_Filter_gen000002_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2805</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_30</name>
			<dissolved_from>DC_Filter_gen000001_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2813</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_32</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<name>s_reg_64</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_34</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_35</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_35</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_36</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_37</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_38</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_38</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_38_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_35_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_38_4_39</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_38_4_39</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_38_4_39_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_36_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_39_4_40</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_39_4_40</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_39_4_40_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_37_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_42</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2900</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_44</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_44</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_45</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_45</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux9U_12U_4_46</name>
			<dissolved_from>DC_Filter_Add_12Ux9U_12U_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_68</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux9U_12U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_47</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_40_4_48</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_40_4_48</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_40_4_48_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>s_reg_62</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_49</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_49</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_50</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_50</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_62</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51</name>
			<dissolved_from>DC_Filter_Mul_8Ux4U_12U_4_51</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_67</name>
			</rhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2907</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_52</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_52</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_8Ux4U_12U_4_51_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_40_4_48_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2986</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_53</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_53</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_53_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<cond>
				<name>s_reg_65</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_54</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_54</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_54_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_50_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_41_4_55</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_41_4_55</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_41_4_55_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_52_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_47_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_56</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_56</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_57</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_57</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_58</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_58</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_64</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2939</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_5bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>46.5110</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>15</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>DC_Filter_Add_9Ux1U_9U_4_10_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_12_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_11_out1</name>
				<name>DC_Filter_Add2i1u1_4_19_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_16_out1</name>
				<name>DC_Filter_Lti257u12_4_17_out1</name>
				<name>DC_Filter_Lti258u12_4_20_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_34_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_26_out1</name>
				<name>s_reg_64</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_25_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_49_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_57_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_56_out1</name>
				<name>DC_Filter_Add2i1u8_4_58_out1</name>
				<name>s_reg_63</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl31</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl31</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13462</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13461</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13449</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_115_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_115</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_115_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13418</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13216</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_33_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_33_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>20184</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12325</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12179</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_61</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12862</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12043</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11910</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11703</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13462</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13461</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13449</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_116_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_116</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_116_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13418</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11394</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_33_4_62</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_33_4_62</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_33_4_62_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>20184</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12325</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9409</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_59</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_59</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12862</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12043</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8777</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11703</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>11023</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10625</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_18</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_18</instance_name>
			<source_loc>11023</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11020</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10567</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</instance_name>
			<source_loc>11020</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10535,10571,10591</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<source_loc>11013</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10629</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22</instance_name>
			<source_loc>11010</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11007</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10627</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</instance_name>
			<source_loc>11007</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11002</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10671,10926</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<source_loc>11002</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10999</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10610</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_32</name>
			<instance_name>DC_Filter_Add2iLLu9_4_32</instance_name>
			<source_loc>10999</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10996</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_58</name>
			<instance_name>DC_Filter_Add2i1u8_4_58</instance_name>
			<source_loc>10996</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11026</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10690</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_52</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			<source_loc>11026</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10682</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_46</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_46</instance_name>
			<source_loc>11040</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10541</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_11</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_11</instance_name>
			<source_loc>11043</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10539</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_12</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_12</instance_name>
			<source_loc>11046</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10579</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_16</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_16</instance_name>
			<source_loc>11050</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10633</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_25</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_25</instance_name>
			<source_loc>11053</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10593</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_26</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_26</instance_name>
			<source_loc>11058</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10887</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_34</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_34</instance_name>
			<source_loc>11063</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11066</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10894</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_49</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_49</instance_name>
			<source_loc>11066</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11070</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10709</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_56</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_56</instance_name>
			<source_loc>11070</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10702</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_57</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_57</instance_name>
			<source_loc>11073</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10924</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_42</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_42</instance_name>
			<source_loc>11076</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11079</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10537,10575,10595,10906,10631</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_10</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<source_loc>11079</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11094</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10650</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_36</name>
			<instance_name>DC_Filter_Eqi1u2_4_36</instance_name>
			<source_loc>11094</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10693</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_50</name>
			<instance_name>DC_Filter_Eqi1u2_4_50</instance_name>
			<source_loc>11097</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_35</name>
			<instance_name>DC_Filter_Eqi2u2_4_35</instance_name>
			<source_loc>11100</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10915</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_44</name>
			<instance_name>DC_Filter_Eqi2u2_4_44</instance_name>
			<source_loc>11103</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11106</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10914</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<name>DC_Filter_Lti257u12_4_17</name>
			<instance_name>DC_Filter_Lti257u12_4_17</instance_name>
			<source_loc>11106</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Lti257u12_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11109</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10886</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<name>DC_Filter_Lti258u12_4_20</name>
			<instance_name>DC_Filter_Lti258u12_4_20</instance_name>
			<source_loc>11109</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Lti258u12_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10681</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_45</name>
			<instance_name>DC_Filter_Mul_12U_3_4_45</instance_name>
			<source_loc>11112</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10684</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_51</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			<source_loc>11113</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_38</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_38</instance_name>
			<source_loc>11116</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11117</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10872</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_39</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_39</instance_name>
			<source_loc>11117</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11118</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10879</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<name>DC_Filter_N_Mux_12_2_39_4_40</name>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_40</instance_name>
			<source_loc>11118</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_39_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11121</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10868</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_53</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_53</instance_name>
			<source_loc>11121</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11122</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10875</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_54</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_54</instance_name>
			<source_loc>11122</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10882</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_55</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_55</instance_name>
			<source_loc>11123</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11124</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10689</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<name>DC_Filter_N_Mux_12_3_40_4_48</name>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_48</instance_name>
			<source_loc>11124</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_40_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11127</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10652</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_37</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_37</instance_name>
			<source_loc>11127</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11130</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10695</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_47</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_47</instance_name>
			<source_loc>11130</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11133</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10608</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_30</name>
			<instance_name>DC_Filter_gen000001_4_30</instance_name>
			<source_loc>11133</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000001_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11136</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10606</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_28</name>
			<instance_name>DC_Filter_gen000002_4_28</instance_name>
			<source_loc>11136</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000002_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11204</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_59</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_59</instance_name>
			<source_loc>11210</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11263</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11257</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_61</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_61</instance_name>
			<source_loc>11263</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11288</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11277</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_33_4_62</name>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_62</instance_name>
			<source_loc>11288</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_33_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11698,11719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<name>DC_Filter_Add2i1u12_4_88</name>
			<instance_name>DC_Filter_Add2i1u12_4_88</instance_name>
			<source_loc>12123</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u12_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12134</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_74</name>
			<instance_name>DC_Filter_Add2i1u1_4_74</instance_name>
			<source_loc>12134</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10212</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10209</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>10212</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10993</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10577</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_19</name>
			<instance_name>DC_Filter_Add2i1u1_4_19</instance_name>
			<source_loc>10993</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10597,10614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u12_4</module_name>
			<name>DC_Filter_Add2i1u12_4_33</name>
			<instance_name>DC_Filter_Add2i1u12_4_33</instance_name>
			<source_loc>10988</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u12_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10229</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_33_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_7</instance_name>
			<source_loc>10244</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_33_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10198</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>10202</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10188</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>10191</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10178</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>10181</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11821</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_113</name>
			<instance_name>DC_Filter_Add2i1u8_4_113</instance_name>
			<source_loc>12137</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11715</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_87</name>
			<instance_name>DC_Filter_Add2iLLu9_4_87</instance_name>
			<source_loc>12140</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_87</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11787,12059</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_96</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_96</instance_name>
			<source_loc>12143</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12148</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11735</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76</instance_name>
			<source_loc>12148</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_76</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12151</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11741</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77</instance_name>
			<source_loc>12151</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11608,11673,11692</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</instance_name>
			<source_loc>12154</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11672</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</instance_name>
			<source_loc>12164</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11733</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_73</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_73</instance_name>
			<source_loc>12167</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11802</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_107</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			<source_loc>12174</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_107</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11798</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux9U_12U_4_101</name>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_101</instance_name>
			<source_loc>12181</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux9U_12U_4_101</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12018</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_104</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_104</instance_name>
			<source_loc>12184</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_104</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11813</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_111</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_111</instance_name>
			<source_loc>12187</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_111</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11811</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_112</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_112</instance_name>
			<source_loc>12190</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_112</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_66</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_66</instance_name>
			<source_loc>12193</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_66</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12196</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11612</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_67</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_67</instance_name>
			<source_loc>12196</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11680</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_71</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_71</instance_name>
			<source_loc>12199</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12202</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11749</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_80</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_80</instance_name>
			<source_loc>12202</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_80</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12205</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11694</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_81</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_81</instance_name>
			<source_loc>12205</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12011</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<source_loc>12208</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12211</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12057</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_97</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_97</instance_name>
			<source_loc>12211</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_97</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11610,11676,11696,12040,11747</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
			<name>DC_Filter_Add_9Ux1U_9U_4_65</name>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<source_loc>12214</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_9Ux1U_9U_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12225</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11805</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_105</name>
			<instance_name>DC_Filter_Eqi1u2_4_105</instance_name>
			<source_loc>12225</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_105</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12228</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11766</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_91</name>
			<instance_name>DC_Filter_Eqi1u2_4_91</instance_name>
			<source_loc>12228</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_91</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11764</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_90</name>
			<instance_name>DC_Filter_Eqi2u2_4_90</instance_name>
			<source_loc>12231</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12234</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12048</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_99</name>
			<instance_name>DC_Filter_Eqi2u2_4_99</instance_name>
			<source_loc>12234</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_99</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12047</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti257u12_4</module_name>
			<name>DC_Filter_Lti257u12_4_72</name>
			<instance_name>DC_Filter_Lti257u12_4_72</instance_name>
			<source_loc>12237</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Lti257u12_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12240</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12010</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Lti258u12_4</module_name>
			<name>DC_Filter_Lti258u12_4_75</name>
			<instance_name>DC_Filter_Lti258u12_4_75</instance_name>
			<source_loc>12240</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Lti258u12_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11797</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_100</name>
			<instance_name>DC_Filter_Mul_12U_3_4_100</instance_name>
			<source_loc>12243</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_100</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11800</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_8Ux4U_12U_4_106</name>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			<source_loc>12244</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_8Ux4U_12U_4_106</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11989</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_93</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_93</instance_name>
			<source_loc>12247</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12248</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11996</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
			<name>DC_Filter_N_Mux_12_2_38_4_94</name>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_94</instance_name>
			<source_loc>12248</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_38_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12249</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12003</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
			<name>DC_Filter_N_Mux_12_2_39_4_95</name>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_95</instance_name>
			<source_loc>12249</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_39_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11992</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_108</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_108</instance_name>
			<source_loc>12252</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_108</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11999</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_109</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_109</instance_name>
			<source_loc>12253</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_109</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12254</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12006</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
			<name>DC_Filter_N_Mux_12_2_41_4_110</name>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			<source_loc>12254</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_41_4_110</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12255</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11801</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
			<name>DC_Filter_N_Mux_12_3_40_4_103</name>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_103</instance_name>
			<source_loc>12255</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_40_4_103</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11807</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_102</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_102</instance_name>
			<source_loc>12258</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_102</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12261</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11768</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_92</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_92</instance_name>
			<source_loc>12261</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11713</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_85</name>
			<instance_name>DC_Filter_gen000001_4_85</instance_name>
			<source_loc>12264</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000001_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12267</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11711</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_83</name>
			<instance_name>DC_Filter_gen000002_4_83</instance_name>
			<source_loc>12267</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000002_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10167</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>10171</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10160</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10157</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>10160</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12418</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12409</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_116</name>
			<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			<source_loc>12418</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_116_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12389</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_115</name>
			<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			<source_loc>12398</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_115_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=6766, bits=274</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>133</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>342</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>70</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>80</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>147</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Tue May  4 16:32:29 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>9</real_time>
			<cpu_time>9</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>61</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>69</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>5</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>99</real_time>
			<cpu_time>18</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>99</real_time>
			<cpu_time>79</cpu_time>
		</phase>
	</timers>
	<footprint>536136</footprint>
	<subprocess_footprint>709532</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
