// Seed: 3321795704
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply0 module_0,
    input supply0 id_5,
    input uwire id_6
);
  wire id_8;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  wand  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_2,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  tri id_1;
  assign id_1 = 1;
  wire id_2;
  logic [7:0] id_3;
  tri id_4;
  assign module_0.id_0 = 0;
  assign id_3[1'h0] = 1'b0;
  assign id_4 = id_2 / 1;
endmodule
