#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 24 15:50:18 2019
# Process ID: 3732
# Current directory: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5140 C:\Users\japan\Desktop\CPU_BIG_PROJECT\cs-exc2\cod19grp16\thinpad_top.xpr
# Log file: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/vivado.log
# Journal file: C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'defines.v' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:1]
INFO: [VRFC 10-311] analyzing module cp0
ERROR: [VRFC 10-3805] use of undefined macro 'RegBus' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:12]
ERROR: [VRFC 10-3805] use of undefined macro 'RstEnable' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:33]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:33]
ERROR: [VRFC 10-3805] use of undefined macro 'ZeroWord' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:34]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:34]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:35]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:38]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:39]
ERROR: [VRFC 10-3805] use of undefined macro 'InterruptNotAssert' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:44]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:44]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:33]
ERROR: [VRFC 10-1412] syntax error near && [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:49]
ERROR: [VRFC 10-3805] use of undefined macro 'InterruptAssert' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:50]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:50]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:49]
ERROR: [VRFC 10-3805] use of undefined macro 'WriteEnable' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:53]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:53]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_REG_COUNT' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:55]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:55]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_REG_COMPARE' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:58]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 24 15:52:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 83.410 ; gain = 1.371
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 24 15:52:40 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 758.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
WARNING: Simulation object /tb/dut/mips0/regfile1/regs was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[31] was not found in the design.
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file C:/Users/admin/CPUer/cod19grp16/testcases/datagen/a.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 778.090 ; gain = 19.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 778.090 ; gain = 19.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 778.090 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 778.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 778.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
WARNING: Simulation object /tb/dut/mips0/regfile1/regs was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[31] was not found in the design.
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          20
inst<< 34038000
inst<< 10630003
inst<< 34010006
inst<< 34011111
inst<< 34011100
inst<< 34010005
inst<< 1c200002
inst<< 34011111
inst<< 34011100
inst<< 34011101
inst<< 34011111
inst<< 14200001
inst<< 34016666
inst<< 34017777
inst<< 34028888
inst<< 1062fff5
inst<< 34019000
inst<< 34029000
inst<< 10220000
inst<< 34019999
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 778.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 778.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 778.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
WARNING: Simulation object /tb/dut/mips0/regfile1/regs was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /tb/dut/mips0/regfile1/regs[31] was not found in the design.
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 778.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 778.090 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 781.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 783.148 ; gain = 1.363
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 783.148 ; gain = 1.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:207]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:215]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 805.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:347]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:347]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:348]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:347]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:347]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:348]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:348]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 805.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 805.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:103]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:111]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 805.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:348]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 805.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 805.336 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-2L
Top: thinpad_top
ERROR: [Synth 8-1766] cannot open include file defs.v [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:1]
INFO: [Synth 8-2350] module cp0 ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:3]
Failed to read verilog 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 888.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 888.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 888.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:122]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:348]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:356]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 889.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 889.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 889.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 889.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 919.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 919.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 920.184 ; gain = 0.883
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 920.184 ; gain = 0.883
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 922.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 922.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 922.758 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 922.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:258]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:282]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:283]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:306]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 923.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:259]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:308]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 923.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 923.109 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 923.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:287]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:312]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:313]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 926.395 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 926.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 926.395 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 926.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:172]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:259]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:287]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:317]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:318]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 935.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:336]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 935.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 935.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 935.902 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:336]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 939.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 942.641 ; gain = 2.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 942.641 ; gain = 2.930
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:336]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 943.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 943.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 943.602 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:307]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:318]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:336]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 943.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 943.602 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 943.602 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:174]
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:226]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:264]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:265]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:266]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:292]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:293]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:294]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:322]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:323]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:324]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:174]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:264]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:265]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:266]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:292]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:293]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:294]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:322]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:323]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:324]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ex_inst' on this module [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:226]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 956.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:174]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:264]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:265]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:266]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:292]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:293]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:294]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:322]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:323]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:324]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ex_inst' on this module [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:226]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 956.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol id_inst_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:176]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:267]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:295]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:325]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inst_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'id_inst' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:214]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:344]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 956.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol id_inst_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:176]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:267]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:295]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:325]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inst_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'id_inst' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:214]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:344]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 956.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 956.121 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.runs/synth_1

save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol id_inst_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:176]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:267]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:295]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:325]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inst_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'id_inst' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:214]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:344]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 959.664 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol id_inst_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:176]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:267]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:295]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:325]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'inst_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'id_inst' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:214]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:344]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 959.664 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:177]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:268]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
INFO: [VRFC 10-2458] undeclared symbol ex_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:270]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:296]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:298]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:326]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:328]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ex_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ex_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:290]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:345]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 959.664 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 959.664 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:181]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:300]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:301]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:302]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:330]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_write_addr_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:331]
INFO: [VRFC 10-2458] undeclared symbol mem_cp0_reg_data_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:332]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 985.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:302]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:319]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_write_addr_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_o' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mem_cp0_reg_write_addr' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:348]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_cp0_reg_data' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:349]
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 985.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 985.066 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 985.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1012.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1012.113 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1019.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          33
inst<< 34010001
inst<< 08000008
inst<< 34010002
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010003
inst<< 0c000010
inst<< 34040005
inst<< 34010005
inst<< 34010006
inst<< 08000018
inst<< 00000000
inst<< 00000000
inst<< 34010006
inst<< 03e00008
inst<< 34010009
inst<< 3401000a
inst<< 08000020
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010007
inst<< 34020080
inst<< 00400008
inst<< 34010008
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.473 ; gain = 0.000
current_wave_config {arith.wcfg}
arith.wcfg
add_wave {{/tb/dut/mips0/regfile0/regs}} 
current_wave_config {arith.wcfg}
arith.wcfg
add_wave {{/tb/dut/mips0/regfile0/regs}} 
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.492 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.492 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1083.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40025800
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.527 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1083.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40025800
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1091.770 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.781 ; gain = 0.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.859 ; gain = 0.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           8
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 34210401
inst<< 34210401
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           7
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 00000000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.859 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.879 ; gain = 0.219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.879 ; gain = 0.219
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
ERROR: [VRFC 10-2989] 'stall' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v:26]
ERROR: [VRFC 10-2865] module 'ctrl' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_ADD_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SLT_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:223]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:229]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_ADD_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:232]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_ADDI_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:232]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUB_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:232]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:176]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:179]
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUB_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:232]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUB_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:222]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:232]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SUBU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:227]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:229]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:229]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:234]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol reg2_i_mux, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:221]
INFO: [VRFC 10-2458] undeclared symbol result_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:226]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:230]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'reg2_i_mux' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:228]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'result_sum' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
ERROR: [VRFC 10-2989] 'flush' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v:20]
ERROR: [VRFC 10-2865] module 'if_id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SYSCALL' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:244]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:244]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:244]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SYSCALL_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:246]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:287]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:353]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:365]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:376]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:387]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:398]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:409]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:420]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:433]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:447]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:461]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:475]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_SYSCALL_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:246]
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:246]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:244]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:287]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:353]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:365]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:376]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:387]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:398]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:409]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:420]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:433]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:447]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:461]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:475]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:287]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:353]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:365]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:376]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:387]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:398]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:409]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:420]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:433]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:447]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:461]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:475]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:270]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:282]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1199.016 ; gain = 5.332
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.016 ; gain = 5.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.227 ; gain = 16.637
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1226.227 ; gain = 16.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:122]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:122]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:287]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:353]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:365]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:376]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:387]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:398]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:409]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:420]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:433]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:447]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:461]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:475]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:188]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:122]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:122]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:287]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:353]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:365]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:376]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:387]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:398]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:409]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:420]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:433]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:447]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:461]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:475]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:488]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:188]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:255]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:255]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:286]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:352]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:364]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:375]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:386]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:397]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:408]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:419]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:432]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:446]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:460]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:474]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:487]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:487]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:255]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:269]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:281]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:254]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:254]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.227 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1226.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1226.227 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1226.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1240.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:287]
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:421]
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:474]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:479]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:462]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:462]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:462]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1248.738 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:462]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:228]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:462]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
ERROR: [VRFC 10-2989] 'timer_int_o' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:42]
ERROR: [VRFC 10-2989] 'timer_int_o' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:48]
ERROR: [VRFC 10-2989] 'timer_int_o' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:59]
ERROR: [VRFC 10-2865] module 'coprocessor0' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
ERROR: [VRFC 10-3640] port 'timer_int_o' is not defined [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:133]
ERROR: [VRFC 10-3648] port declaration not allowed in 'mips' with formal port declaration list [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:133]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:227]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:461]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:227]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:461]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:465]
ERROR: [VRFC 10-2865] module 'mips' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
ERROR: [VRFC 10-2989] 'flush' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v:27]
ERROR: [VRFC 10-2989] 'new_pc' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v:28]
ERROR: [VRFC 10-2865] module 'pc_reg' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'excepttype_o' on this module [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:265]
ERROR: [VRFC 10-3180] cannot find port 'ex_excepttype' on this module [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:317]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.816 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1258.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
WARNING: Simulation object /tb/dut/mips0/cp0/compare_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/cause_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/status_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/epc_o was not found in the design.
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1258.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1258.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 19.566
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
WARNING: Simulation object /tb/dut/mips0/cp0/compare_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/cause_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/status_o was not found in the design.
WARNING: Simulation object /tb/dut/mips0/cp0/epc_o was not found in the design.
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1278.383 ; gain = 19.566
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          33
inst<< 34010001
inst<< 08000008
inst<< 34010002
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010003
inst<< 0c000010
inst<< 34040005
inst<< 34010005
inst<< 34010006
inst<< 08000018
inst<< 00000000
inst<< 00000000
inst<< 34010006
inst<< 03e00008
inst<< 34010009
inst<< 3401000a
inst<< 08000020
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010007
inst<< 34020080
inst<< 00400008
inst<< 34010008
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          33
inst<< 34010001
inst<< 08000008
inst<< 34010002
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010003
inst<< 0c000010
inst<< 34040005
inst<< 34010005
inst<< 34010006
inst<< 08000018
inst<< 00000000
inst<< 00000000
inst<< 34010006
inst<< 03e00008
inst<< 34010009
inst<< 3401000a
inst<< 08000020
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010007
inst<< 34020080
inst<< 00400008
inst<< 34010008
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          33
inst<< 34010001
inst<< 08000008
inst<< 34010002
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010003
inst<< 0c000010
inst<< 34040005
inst<< 34010005
inst<< 34010006
inst<< 08000018
inst<< 00000000
inst<< 00000000
inst<< 34010006
inst<< 03e00008
inst<< 34010009
inst<< 3401000a
inst<< 08000020
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010007
inst<< 34020080
inst<< 00400008
inst<< 34010008
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
ERROR: [VRFC 10-2989] 'flush' is not declared [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v:29]
ERROR: [VRFC 10-2865] module 'pc_reg' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          33
inst<< 34010001
inst<< 08000008
inst<< 34010002
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010003
inst<< 0c000010
inst<< 34040005
inst<< 34010005
inst<< 34010006
inst<< 08000018
inst<< 00000000
inst<< 00000000
inst<< 34010006
inst<< 03e00008
inst<< 34010009
inst<< 3401000a
inst<< 08000020
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34010007
inst<< 34020080
inst<< 00400008
inst<< 34010008
inst<< 34011111
inst<< 34011100
inst<< 00000000
inst<< 00000000
inst<< 00000000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.383 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1278.383 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.383 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1278.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TLT_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:224]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:224]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TLTI_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:225]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TGE_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:226]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TGEI_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:227]
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TEQ_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:245]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:245]
WARNING: [VRFC 10-606] empty item in case item list violates IEEE 1364 syntax [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:245]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:250]
WARNING: [VRFC 10-606] empty item in case item list violates IEEE 1364 syntax [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:250]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TGEIU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:250]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:255]
WARNING: [VRFC 10-606] empty item in case item list violates IEEE 1364 syntax [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:255]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TLTIU_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:255]
ERROR: [VRFC 10-3805] use of undefined macro 'EXE_TNE_OP' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:260]
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:260]
WARNING: [VRFC 10-606] empty item in case item list violates IEEE 1364 syntax [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:260]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:250]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:255]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:260]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:265]
ERROR: [VRFC 10-2865] module 'ex' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.230 ; gain = 19.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.230 ; gain = 19.848
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:201]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:201]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:233]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:245]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:256]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:267]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:278]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:289]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:300]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:313]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:327]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:341]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:355]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:368]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:368]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:201]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:215]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:227]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.230 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1298.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34210200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           1
inst<< 0000000c
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.230 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1298.230 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1313.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1313.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1313.902 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1355.461 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v:59]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v:59]
ERROR: [VRFC 10-2865] module 'ctrl' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 25 15:52:38 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 25 15:52:38 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.461 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1355.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.527 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010122
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.641 ; gain = 0.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.641 ; gain = 0.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010122
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1366.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1366.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.375 ; gain = 0.145
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1367.375 ; gain = 0.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:204]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:204]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:236]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:248]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:259]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:270]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:281]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:292]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:303]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:316]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:330]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:344]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:358]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:371]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:371]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:204]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:218]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:230]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
ERROR: [VRFC 10-1412] syntax error near case [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:188]
ERROR: [VRFC 10-2790] Verilog 2000 keyword case used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:188]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:200]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:200]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:232]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:244]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:255]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:266]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:277]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:288]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:299]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:312]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:326]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:340]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:354]
ERROR: [VRFC 10-1412] syntax error near default [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:367]
ERROR: [VRFC 10-2790] Verilog 2000 keyword default used in incorrect context [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:367]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:98]
ERROR: [VRFC 10-554] default case should appear only once [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:198]
ERROR: [VRFC 10-2865] module 'id' ignored due to previous errors [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1383.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.926 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.066 ; gain = 0.141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1386.066 ; gain = 0.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1388.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.879 ; gain = 0.047
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1388.879 ; gain = 0.047
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           6
inst<< 3401000f
inst<< 40815800
inst<< 3c011000
inst<< 34210401
inst<< 40816000
inst<< 40026000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.043 ; gain = 1.156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1396.043 ; gain = 1.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.215 ; gain = 0.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.215 ; gain = 0.207
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1408.645 ; gain = 1.070
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1408.645 ; gain = 1.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.680 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.785 ; gain = 0.105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.785 ; gain = 0.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1414.980 ; gain = 3.164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1414.980 ; gain = 3.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          66
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.070 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1421.980 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          66
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1423.445 ; gain = 1.465
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1423.445 ; gain = 1.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          66
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1426.445 ; gain = 1.086
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.445 ; gain = 1.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1435.430 ; gain = 0.203
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.430 ; gain = 0.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:231]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 20210004
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.648 ; gain = 0.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1439.648 ; gain = 0.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1444.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34019999
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1444.938 ; gain = 0.145
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1444.938 ; gain = 0.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010110
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010100
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1460.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1462.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 0000000c
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.402 ; gain = 0.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1462.402 ; gain = 0.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1465.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.488 ; gain = 0.125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.488 ; gain = 0.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1475.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1475.949 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1475.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.777 ; gain = 0.828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.777 ; gain = 0.828
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1478.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1478.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.898 ; gain = 2.215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1480.922 ; gain = 2.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.672 ; gain = 0.930
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1483.672 ; gain = 0.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1483.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.137 ; gain = 3.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.070 ; gain = 1.086
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1494.070 ; gain = 1.086
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.188 ; gain = 1.078
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1504.188 ; gain = 1.078
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          67
inst<< 34010100
inst<< 00200008
inst<< 34010200
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34018000
inst<< 34019000
inst<< 40017000
inst<< 34010108
inst<< 40817000
inst<< 42000018
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 00000000
inst<< 34011000
inst<< 0000000c
inst<< 34019888
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.938 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.938 ; gain = 0.000
save_wave_config {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
inst<< 34010000
inst<< 34020001
inst<< 34040000
inst<< 3405000a
inst<< 00221821
inst<< 34410000
inst<< 34620000
inst<< 24840001
inst<< 10850003
inst<< 00000000
inst<< 08000004
inst<< 00000000
inst<< 34010000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.938 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1512.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
inst<< 34010000
inst<< 34020001
inst<< 34040000
inst<< 3405000a
inst<< 00221821
inst<< 34410000
inst<< 34620000
inst<< 24840001
inst<< 10850003
inst<< 00000000
inst<< 08000004
inst<< 00000000
inst<< 34010000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1515.398 ; gain = 0.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/coprocessor0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coprocessor0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVI_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol ov_sum, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:233]
INFO: [VRFC 10-2458] undeclared symbol reg1_lt_reg2, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/executer.v:235]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2458] undeclared symbol zero32, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:50]
INFO: [VRFC 10-2458] undeclared symbol mem_we_o, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/memory.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/mips.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:29]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/modules/registers.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sources_1/new/defs.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3363] function 'getTime' has no return value assignment [C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.coprocessor0
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.DVI_display
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg} -view {C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/arith.wcfg
open_wave_config C:/Users/japan/Desktop/CPU_BIG_PROJECT/cs-exc2/cod19grp16/sim-waves/inst-sram.wcfg
WARNING: Simulation object /tb/data was not found in the design.
WARNING: Simulation object /tb/base_ram_data_se was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
inst<< 34010000
inst<< 34020001
inst<< 34040000
inst<< 3405000a
inst<< 00221821
inst<< 34410000
inst<< 34620000
inst<< 24840001
inst<< 10850003
inst<< 00000000
inst<< 08000004
inst<< 00000000
inst<< 34010000
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.527 ; gain = 1.160
