ENOMEM	,	V_85
SLINK_RX_FIFO	,	V_110
dev_get_drvdata	,	F_56
cur_speed	,	V_32
chip_select	,	V_37
spin_lock_init	,	F_37
spi_tegra_drain_rx_fifo	,	F_12
"~"	,	L_3
list_empty	,	F_25
bus_num	,	V_87
spi_master_put	,	F_54
platform_driver_unregister	,	F_61
spi_master	,	V_81
len	,	V_13
dev	,	V_60
rx_dma_req	,	V_8
clk_put	,	F_51
BB_LEN	,	V_15
context	,	V_70
SPI_CPHA	,	V_43
lock	,	V_64
spi_tegra_remove	,	F_55
SLINK_DMA_CTL	,	V_6
was_empty	,	V_78
release_mem_region	,	F_53
state	,	V_68
id	,	V_88
source_wrap	,	V_112
spi_unregister_master	,	F_57
spi_message	,	V_52
val	,	V_5
clk	,	V_33
phys	,	V_98
clk_enable	,	F_16
EIO	,	V_67
"can not allocate rx bounce buffer\n"	,	L_8
rx_dma	,	V_10
spi_tegra_driver	,	V_116
"can not allocate rx dma channel\n"	,	L_7
SPI_CS_HIGH	,	V_77
SLINK_DMA_BLOCK_SIZE	,	F_7
SLINK_DMA_EN	,	V_7
size	,	V_9
"master allocation failed\n"	,	L_4
spi_tegra_transfer	,	F_30
dest_addr	,	V_107
SLINK_CK_SDA	,	V_40
GFP_KERNEL	,	V_104
SPI_CPOL	,	V_44
spi_master_get_devdata	,	F_14
status	,	V_55
__devexit	,	T_4
""	,	L_2
err4	,	V_105
cur	,	V_51
ENODEV	,	V_93
err3	,	V_102
actual_length	,	V_54
err2	,	V_100
tegra_dma_req	,	V_58
err1	,	V_99
err0	,	V_94
SLINK_TX_FIFO	,	V_21
flags	,	V_61
list_add_tail	,	F_32
wmb	,	F_6
dma_alloc_coherent	,	F_47
spi_tegra_start_transfer	,	F_13
spi_tegra_data	,	V_1
tegra_spi_rx_dma_complete	,	F_21
min	,	F_10
SLINK_COMMAND2	,	V_34
spi_tegra_start_message	,	F_19
mode_bits	,	V_86
EBUSY	,	V_97
transfers	,	V_56
bits_per_word	,	V_29
num_chipselect	,	V_91
err5	,	V_115
u8	,	T_1
SLINK_COMMAND	,	V_20
i	,	V_18
platform_driver_probe	,	F_59
j	,	V_19
spi_device	,	V_25
m	,	V_53
EINVAL	,	V_76
SLINK_IDLE_SCLK_MASK	,	V_39
r	,	V_83
request_mem_region	,	F_39
t	,	V_12
SLINK_RXEN	,	V_35
SLINK_M_S	,	V_47
__init	,	T_3
__exit	,	T_5
dma_free_coherent	,	F_49
complete	,	V_69
req_sel	,	V_113
platform_device	,	V_79
queue	,	V_66
source_addr	,	V_109
tx_buf	,	V_17
transfer_list	,	V_57
list_first_entry	,	F_20
SLINK_TXEN	,	V_36
SLINK_WORD_SIZE	,	F_11
SLINK_IDLE_SCLK_DRIVE_LOW	,	V_46
dev_dbg	,	F_29
SLINK_IDLE_SCLK_DRIVE_HIGH	,	V_45
dest_bus_width	,	V_108
list_is_last	,	F_23
tspi	,	V_2
INIT_LIST_HEAD	,	F_45
mode	,	V_42
pdev	,	V_80
to_memory	,	V_106
max_speed_hz	,	V_31
SLINK_CS_POLARITY	,	V_72
reg	,	V_3
u32	,	T_2
tegra_dma_allocate_channel	,	F_46
SLINK_SS_EN_CS	,	F_17
rx_bb_phys	,	V_103
req	,	V_59
ret	,	V_84
spi_tegra_go	,	F_5
SLINK_BSY	,	V_63
resource	,	V_82
spi_transfer	,	V_11
tegra_dma_enqueue_req	,	F_8
rx_bb	,	V_24
rx_buf	,	V_23
cur_bytes_per_word	,	V_16
spi	,	V_26
ioremap	,	F_41
PTR_ERR	,	F_44
SLINK_RX_FLUSH	,	V_48
spin_unlock_irqrestore	,	F_27
SLINK_SPIE	,	V_38
transfer	,	V_90
spi_tegra_req_sels	,	V_114
SLINK_TX_FLUSH	,	V_49
cur_len	,	V_22
SLINK_STATUS	,	V_50
spin_lock_irqsave	,	F_22
spi_tegra_init	,	F_58
platform_get_resource	,	F_38
list_for_each_entry	,	F_31
clk_set_rate	,	F_15
dev_set_drvdata	,	F_36
iounmap	,	F_52
SLINK_BIT_LENGTH	,	F_18
spi_tegra_probe	,	F_33
spi_tegra_exit	,	F_60
speed	,	V_28
timeout	,	V_62
cs_bit	,	V_71
dev_err	,	F_35
SLINK_CS_POLARITY2	,	V_74
spi_register_master	,	F_48
spi_tegra_fill_tx_fifo	,	F_9
SLINK_CS_POLARITY1	,	V_73
source_bus_width	,	V_111
list_del	,	F_24
SLINK_CS_POLARITY3	,	V_75
tegra_dma_free_channel	,	F_50
SLINK_CS_SW	,	V_41
end	,	V_96
"setup %d bpw, %scpol, %scpha, %dHz\n"	,	L_1
IORESOURCE_MEM	,	V_92
clk_get	,	F_42
dev_name	,	F_40
SLINK_RDY	,	V_65
readl	,	F_2
writel	,	F_4
start	,	V_95
master	,	V_27
speed_hz	,	V_30
spi_tegra_readl	,	F_1
"can't ioremap iomem\n"	,	L_5
TEGRA_DMA_MODE_ONESHOT	,	V_101
"can not get clock\n"	,	L_6
cur_pos	,	V_14
spi_tegra_setup	,	F_28
setup	,	V_89
spi_tegra_writel	,	F_3
clk_disable	,	F_26
base	,	V_4
spi_alloc_master	,	F_34
IS_ERR	,	F_43
