<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/Core2Msr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_core2_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Core2Msr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_CORE2_PLATFORM_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE2_EBL_CR_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSBASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSMASK_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE2_FSB_FREQ_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_THERM2_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_CAPABILITIES_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:adeb915761606d089e137d4d027b99307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#adeb915761606d089e137d4d027b99307">IS_CORE2_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:adeb915761606d089e137d4d027b99307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51c94166c6a317e952ad6fcd6608908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ab51c94166c6a317e952ad6fcd6608908">MSR_CORE2_PLATFORM_ID</a>&#160;&#160;&#160;0x00000017</td></tr>
<tr class="separator:ab51c94166c6a317e952ad6fcd6608908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8305aa993e014adb97ac0d44d9b05df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a8305aa993e014adb97ac0d44d9b05df0">MSR_CORE2_EBL_CR_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:a8305aa993e014adb97ac0d44d9b05df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659c6eee2d2e7dc138787316a4350725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a659c6eee2d2e7dc138787316a4350725">MSR_CORE2_FEATURE_CONTROL</a>&#160;&#160;&#160;0x0000003A</td></tr>
<tr class="separator:a659c6eee2d2e7dc138787316a4350725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29549a187b6d4bac89cf10d49adbd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ab29549a187b6d4bac89cf10d49adbd7f">MSR_CORE2_SMRR_PHYSBASE</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr class="separator:ab29549a187b6d4bac89cf10d49adbd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5ef1cf7c8768f1fc3adeea6ea18726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a4b5ef1cf7c8768f1fc3adeea6ea18726">MSR_CORE2_SMRR_PHYSMASK</a>&#160;&#160;&#160;0x000000A1</td></tr>
<tr class="separator:a4b5ef1cf7c8768f1fc3adeea6ea18726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a6b831aceb9664b97ca79eb12a3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ad2a6b831aceb9664b97ca79eb12a3dfa">MSR_CORE2_FSB_FREQ</a>&#160;&#160;&#160;0x000000CD</td></tr>
<tr class="separator:ad2a6b831aceb9664b97ca79eb12a3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a573f34b4b7db0f71de7bc387ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a03a573f34b4b7db0f71de7bc387ca1e9">MSR_CORE2_PERF_STATUS</a>&#160;&#160;&#160;0x00000198</td></tr>
<tr class="separator:a03a573f34b4b7db0f71de7bc387ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304ae7934c24c335517c5a133e28d365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a304ae7934c24c335517c5a133e28d365">MSR_CORE2_THERM2_CTL</a>&#160;&#160;&#160;0x0000019D</td></tr>
<tr class="separator:a304ae7934c24c335517c5a133e28d365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564dad4f5c7588de7ec06c66c35d14e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a564dad4f5c7588de7ec06c66c35d14e1">MSR_CORE2_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:a564dad4f5c7588de7ec06c66c35d14e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa32f96b2f280582877acd0b7bf7d837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#aaa32f96b2f280582877acd0b7bf7d837">MSR_CORE2_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:aaa32f96b2f280582877acd0b7bf7d837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c34b64f91fb9762325a3e24e706e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a9c34b64f91fb9762325a3e24e706e77f">MSR_CORE2_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:a9c34b64f91fb9762325a3e24e706e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab221d9d0518fbf48aa5e2a519ef70489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ab221d9d0518fbf48aa5e2a519ef70489">MSR_CORE2_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:ab221d9d0518fbf48aa5e2a519ef70489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918813622a6a6c3ddf930455a029bd0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a918813622a6a6c3ddf930455a029bd0e">MSR_CORE2_PERF_CAPABILITIES</a>&#160;&#160;&#160;0x00000345</td></tr>
<tr class="separator:a918813622a6a6c3ddf930455a029bd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3b894e681b7d039f3582be597292dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a1e3b894e681b7d039f3582be597292dd">MSR_CORE2_PERF_FIXED_CTR_CTRL</a>&#160;&#160;&#160;0x0000038D</td></tr>
<tr class="separator:a1e3b894e681b7d039f3582be597292dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09725cb214f4f869071d2453a24bcbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a09725cb214f4f869071d2453a24bcbb4">MSR_CORE2_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x0000038E</td></tr>
<tr class="separator:a09725cb214f4f869071d2453a24bcbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b3771e49eeddbccbcc025851e061f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a41b3771e49eeddbccbcc025851e061f9">MSR_CORE2_PERF_GLOBAL_CTRL</a>&#160;&#160;&#160;0x0000038F</td></tr>
<tr class="separator:a41b3771e49eeddbccbcc025851e061f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5522aa7da90e512d8986cfc199ed37fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a5522aa7da90e512d8986cfc199ed37fd">MSR_CORE2_PERF_GLOBAL_OVF_CTRL</a>&#160;&#160;&#160;0x00000390</td></tr>
<tr class="separator:a5522aa7da90e512d8986cfc199ed37fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8e9abfecc038170ca47767ef8ebf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a2c8e9abfecc038170ca47767ef8ebf61">MSR_CORE2_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:a2c8e9abfecc038170ca47767ef8ebf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4271526e5487f56cd4648025f08424f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ae4271526e5487f56cd4648025f08424f">MSR_CORE2_EMON_L3_GL_CTL</a>&#160;&#160;&#160;0x000107D8</td></tr>
<tr class="separator:ae4271526e5487f56cd4648025f08424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0e5f59a053b9e76bd98e4273788ff4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a0e5f59a053b9e76bd98e4273788ff4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb325f25ba8b372b268706ad3a147ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#adb325f25ba8b372b268706ad3a147ee3">MSR_CORE2_LASTBRANCH_1_FROM_IP</a>&#160;&#160;&#160;0x00000041</td></tr>
<tr class="separator:adb325f25ba8b372b268706ad3a147ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36496644af4e0f8c9a94240d3be93c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a36496644af4e0f8c9a94240d3be93c8a">MSR_CORE2_LASTBRANCH_2_FROM_IP</a>&#160;&#160;&#160;0x00000042</td></tr>
<tr class="separator:a36496644af4e0f8c9a94240d3be93c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547cc1cae77d920cd7b2dc9cb6f95f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a547cc1cae77d920cd7b2dc9cb6f95f93">MSR_CORE2_LASTBRANCH_3_FROM_IP</a>&#160;&#160;&#160;0x00000043</td></tr>
<tr class="separator:a547cc1cae77d920cd7b2dc9cb6f95f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abb97157354267bacfae87bf5f215c5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:abb97157354267bacfae87bf5f215c5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128c4f238798745e013a78061e80002f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a128c4f238798745e013a78061e80002f">MSR_CORE2_LASTBRANCH_1_TO_IP</a>&#160;&#160;&#160;0x00000061</td></tr>
<tr class="separator:a128c4f238798745e013a78061e80002f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91dfbb22eaa3ff36b9c074c06b7d51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ad91dfbb22eaa3ff36b9c074c06b7d51b">MSR_CORE2_LASTBRANCH_2_TO_IP</a>&#160;&#160;&#160;0x00000062</td></tr>
<tr class="separator:ad91dfbb22eaa3ff36b9c074c06b7d51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1b25ef10646589a71382585bc2be31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#aca1b25ef10646589a71382585bc2be31">MSR_CORE2_LASTBRANCH_3_TO_IP</a>&#160;&#160;&#160;0x00000063</td></tr>
<tr class="separator:aca1b25ef10646589a71382585bc2be31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a9df9b19424f3a2c02f0e4c521a3380d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>&#160;&#160;&#160;0x00000309</td></tr>
<tr class="separator:a9df9b19424f3a2c02f0e4c521a3380d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38dcabccfeacc0ccee6764a7eeb7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#af38dcabccfeacc0ccee6764a7eeb7aae">MSR_CORE2_PERF_FIXED_CTR1</a>&#160;&#160;&#160;0x0000030A</td></tr>
<tr class="separator:af38dcabccfeacc0ccee6764a7eeb7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0055dbf7e3efefb1d7ebbea5d9c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a2f0055dbf7e3efefb1d7ebbea5d9c4d9">MSR_CORE2_PERF_FIXED_CTR2</a>&#160;&#160;&#160;0x0000030B</td></tr>
<tr class="separator:a2f0055dbf7e3efefb1d7ebbea5d9c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab6db9b1735cff6ea0a03a74a590e9ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>&#160;&#160;&#160;0x000107CC</td></tr>
<tr class="separator:ab6db9b1735cff6ea0a03a74a590e9ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2448caa7b642798a43c06a9f798b56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#ac2448caa7b642798a43c06a9f798b56e">MSR_CORE2_EMON_L3_CTR_CTL1</a>&#160;&#160;&#160;0x000107CD</td></tr>
<tr class="separator:ac2448caa7b642798a43c06a9f798b56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f965c53d74512eae5f351c87d636e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a0f965c53d74512eae5f351c87d636e67">MSR_CORE2_EMON_L3_CTR_CTL2</a>&#160;&#160;&#160;0x000107CE</td></tr>
<tr class="separator:a0f965c53d74512eae5f351c87d636e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cf5c2c57018ed5b007a9e545241213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a91cf5c2c57018ed5b007a9e545241213">MSR_CORE2_EMON_L3_CTR_CTL3</a>&#160;&#160;&#160;0x000107CF</td></tr>
<tr class="separator:a91cf5c2c57018ed5b007a9e545241213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2c9492e8502e3a09f37aae753ff3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#aed2c9492e8502e3a09f37aae753ff3dc">MSR_CORE2_EMON_L3_CTR_CTL4</a>&#160;&#160;&#160;0x000107D0</td></tr>
<tr class="separator:aed2c9492e8502e3a09f37aae753ff3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5cc8664aa556ef19c3b5fc7346d340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a6a5cc8664aa556ef19c3b5fc7346d340">MSR_CORE2_EMON_L3_CTR_CTL5</a>&#160;&#160;&#160;0x000107D1</td></tr>
<tr class="separator:a6a5cc8664aa556ef19c3b5fc7346d340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0f7de3af99c078659698151d8fce6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a5e0f7de3af99c078659698151d8fce6c">MSR_CORE2_EMON_L3_CTR_CTL6</a>&#160;&#160;&#160;0x000107D2</td></tr>
<tr class="separator:a5e0f7de3af99c078659698151d8fce6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea568810d06a6fa67ff3933aa39949b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core2_msr_8h.html#a1ea568810d06a6fa67ff3933aa39949b">MSR_CORE2_EMON_L3_CTR_CTL7</a>&#160;&#160;&#160;0x000107D3</td></tr>
<tr class="separator:a1ea568810d06a6fa67ff3933aa39949b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for the Intel(R) Core(TM) 2 Processor Family.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="adeb915761606d089e137d4d027b99307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_CORE2_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x0F || \</div>
<div class="line">    DisplayModel == 0x17    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel(R) Core(TM) 2 Processor Family?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a8305aa993e014adb97ac0d44d9b05df0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EBL_CR_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Processor Hard Power-On Configuration (R/W) Enables and disables processor features; (R) indicates current processor configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EBL_CR_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE2_EBL_CR_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE2_EBL_CR_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE2_EBL_CR_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ac8ff3072b37bad6fa27cf2da4f6208c7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a8305aa993e014adb97ac0d44d9b05df0">MSR_CORE2_EBL_CR_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a8305aa993e014adb97ac0d44d9b05df0">MSR_CORE2_EBL_CR_POWERON</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ac8ff3072b37bad6fa27cf2da4f6208c7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EBL_CR_POWERON is defined as MSR_EBL_CR_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6db9b1735cff6ea0a03a74a590e9ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL0&#160;&#160;&#160;0x000107CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2448caa7b642798a43c06a9f798b56e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL1&#160;&#160;&#160;0x000107CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f965c53d74512eae5f351c87d636e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL2&#160;&#160;&#160;0x000107CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a91cf5c2c57018ed5b007a9e545241213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL3&#160;&#160;&#160;0x000107CF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed2c9492e8502e3a09f37aae753ff3dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL4&#160;&#160;&#160;0x000107D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6a5cc8664aa556ef19c3b5fc7346d340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL5&#160;&#160;&#160;0x000107D1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5e0f7de3af99c078659698151d8fce6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL6&#160;&#160;&#160;0x000107D2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ea568810d06a6fa67ff3933aa39949b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_CTR_CTL7&#160;&#160;&#160;0x000107D3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_CTR_CTLn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab6db9b1735cff6ea0a03a74a590e9ebb">MSR_CORE2_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. MSR_CORE2_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. MSR_CORE2_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. MSR_CORE2_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. MSR_CORE2_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. MSR_CORE2_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. MSR_CORE2_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. MSR_CORE2_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4271526e5487f56cd4648025f08424f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_EMON_L3_GL_CTL&#160;&#160;&#160;0x000107D8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_EMON_L3_GL_CTL (0x000107D8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ae4271526e5487f56cd4648025f08424f">MSR_CORE2_EMON_L3_GL_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ae4271526e5487f56cd4648025f08424f">MSR_CORE2_EMON_L3_GL_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_EMON_L3_GL_CTL is defined as MSR_EMON_L3_GL_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a659c6eee2d2e7dc138787316a4350725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_FEATURE_CONTROL&#160;&#160;&#160;0x0000003A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Control Features in Intel 64 Processor (R/W) See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_FEATURE_CONTROL (0x0000003A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#acf7d7f2f6e0551be73aa88e4f6a29434">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a659c6eee2d2e7dc138787316a4350725">MSR_CORE2_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a659c6eee2d2e7dc138787316a4350725">MSR_CORE2_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#acf7d7f2f6e0551be73aa88e4f6a29434">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_FEATURE_CONTROL is defined as MSR_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2a6b831aceb9664b97ca79eb12a3dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_FSB_FREQ&#160;&#160;&#160;0x000000CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Scalable Bus Speed(RO) This field indicates the intended scalable bus clock speed for processors based on Intel Core microarchitecture:.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_FSB_FREQ (0x000000CD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE2_FSB_FREQ_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE2_FSB_FREQ_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE2_FSB_FREQ_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html#a2b9d6d0a7577f4ff5c4cd88982b45cb9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ad2a6b831aceb9664b97ca79eb12a3dfa">MSR_CORE2_FSB_FREQ</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_FSB_FREQ is defined as MSR_FSB_FREQ in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a564dad4f5c7588de7ec06c66c35d14e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2f6f9af8ba8b2730555333903effe6ba">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a564dad4f5c7588de7ec06c66c35d14e1">MSR_CORE2_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a564dad4f5c7588de7ec06c66c35d14e1">MSR_CORE2_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2f6f9af8ba8b2730555333903effe6ba">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e5f59a053b9e76bd98e4273788ff4f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_0_FROM_IP&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n From IP (R/W) One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abb97157354267bacfae87bf5f215c5d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_0_TO_IP&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n To IP (R/W) One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_CORE2_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_CORE2_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_CORE2_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adb325f25ba8b372b268706ad3a147ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_1_FROM_IP&#160;&#160;&#160;0x00000041</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n From IP (R/W) One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a128c4f238798745e013a78061e80002f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_1_TO_IP&#160;&#160;&#160;0x00000061</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n To IP (R/W) One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_CORE2_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_CORE2_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_CORE2_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36496644af4e0f8c9a94240d3be93c8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_2_FROM_IP&#160;&#160;&#160;0x00000042</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n From IP (R/W) One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad91dfbb22eaa3ff36b9c074c06b7d51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_2_TO_IP&#160;&#160;&#160;0x00000062</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n To IP (R/W) One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_CORE2_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_CORE2_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_CORE2_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a547cc1cae77d920cd7b2dc9cb6f95f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_3_FROM_IP&#160;&#160;&#160;0x00000043</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n From IP (R/W) One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.5.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a0e5f59a053b9e76bd98e4273788ff4f0">MSR_CORE2_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_CORE2_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aca1b25ef10646589a71382585bc2be31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_3_TO_IP&#160;&#160;&#160;0x00000063</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n To IP (R/W) One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#abb97157354267bacfae87bf5f215c5d9">MSR_CORE2_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_CORE2_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_CORE2_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_CORE2_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaa32f96b2f280582877acd0b7bf7d837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#aaa32f96b2f280582877acd0b7bf7d837">MSR_CORE2_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#aaa32f96b2f280582877acd0b7bf7d837">MSR_CORE2_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c34b64f91fb9762325a3e24e706e77f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LER_FROM_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LER_FROM_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9c34b64f91fb9762325a3e24e706e77f">MSR_CORE2_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab221d9d0518fbf48aa5e2a519ef70489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_LER_TO_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_LER_TO_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab221d9d0518fbf48aa5e2a519ef70489">MSR_CORE2_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c8e9abfecc038170ca47767ef8ebf61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Table 2-2. See Section 18.6.2.4, "Processor Event Based Sampling
(PEBS).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af6ad698cdbb7462dc4f2fee2197cbfbc">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a2c8e9abfecc038170ca47767ef8ebf61">MSR_CORE2_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a2c8e9abfecc038170ca47767ef8ebf61">MSR_CORE2_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af6ad698cdbb7462dc4f2fee2197cbfbc">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a918813622a6a6c3ddf930455a029bd0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_CAPABILITIES&#160;&#160;&#160;0x00000345</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. RO. This applies to processors that do not support architectural perfmon version 2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_CAPABILITIES (0x00000345) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_CAPABILITIES_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_CAPABILITIES_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_CAPABILITIES_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html#a369ed16365d5ba4bfe0e66fb82a8f1a7">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a918813622a6a6c3ddf930455a029bd0e">MSR_CORE2_PERF_CAPABILITIES</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a918813622a6a6c3ddf930455a029bd0e">MSR_CORE2_PERF_CAPABILITIES</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___c_a_p_a_b_i_l_i_t_i_e_s___r_e_g_i_s_t_e_r.html#a369ed16365d5ba4bfe0e66fb82a8f1a7">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_CAPABILITIES is defined as MSR_PERF_CAPABILITIES in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9df9b19424f3a2c02f0e4c521a3380d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_FIXED_CTR0&#160;&#160;&#160;0x00000309</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Fixed-Function Performance Counter Register n (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_FIXED_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_FIXED_CTR0 is defined as MSR_PERF_FIXED_CTR0 in SDM. MSR_CORE2_PERF_FIXED_CTR1 is defined as MSR_PERF_FIXED_CTR1 in SDM. MSR_CORE2_PERF_FIXED_CTR2 is defined as MSR_PERF_FIXED_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af38dcabccfeacc0ccee6764a7eeb7aae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_FIXED_CTR1&#160;&#160;&#160;0x0000030A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Fixed-Function Performance Counter Register n (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_FIXED_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_FIXED_CTR0 is defined as MSR_PERF_FIXED_CTR0 in SDM. MSR_CORE2_PERF_FIXED_CTR1 is defined as MSR_PERF_FIXED_CTR1 in SDM. MSR_CORE2_PERF_FIXED_CTR2 is defined as MSR_PERF_FIXED_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f0055dbf7e3efefb1d7ebbea5d9c4d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_FIXED_CTR2&#160;&#160;&#160;0x0000030B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Fixed-Function Performance Counter Register n (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_FIXED_CTRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a9df9b19424f3a2c02f0e4c521a3380d1">MSR_CORE2_PERF_FIXED_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_FIXED_CTR0 is defined as MSR_PERF_FIXED_CTR0 in SDM. MSR_CORE2_PERF_FIXED_CTR1 is defined as MSR_PERF_FIXED_CTR1 in SDM. MSR_CORE2_PERF_FIXED_CTR2 is defined as MSR_PERF_FIXED_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e3b894e681b7d039f3582be597292dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_FIXED_CTR_CTRL&#160;&#160;&#160;0x0000038D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Fixed-Function-Counter Control Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_FIXED_CTR_CTRL (0x0000038D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a1e3b894e681b7d039f3582be597292dd">MSR_CORE2_PERF_FIXED_CTR_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a1e3b894e681b7d039f3582be597292dd">MSR_CORE2_PERF_FIXED_CTR_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_FIXED_CTR_CTRL is defined as MSR_PERF_FIXED_CTR_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41b3771e49eeddbccbcc025851e061f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_GLOBAL_CTRL&#160;&#160;&#160;0x0000038F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 18.6.2.2, "Global Counter Control Facilities.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_GLOBAL_CTRL (0x0000038F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a41b3771e49eeddbccbcc025851e061f9">MSR_CORE2_PERF_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a41b3771e49eeddbccbcc025851e061f9">MSR_CORE2_PERF_GLOBAL_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_GLOBAL_CTRL is defined as MSR_PERF_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5522aa7da90e512d8986cfc199ed37fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_GLOBAL_OVF_CTRL&#160;&#160;&#160;0x00000390</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 18.6.2.2, "Global Counter Control Facilities.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_GLOBAL_OVF_CTRL (0x00000390) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a5522aa7da90e512d8986cfc199ed37fd">MSR_CORE2_PERF_GLOBAL_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a5522aa7da90e512d8986cfc199ed37fd">MSR_CORE2_PERF_GLOBAL_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_GLOBAL_OVF_CTRL is defined as MSR_PERF_GLOBAL_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09725cb214f4f869071d2453a24bcbb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x0000038E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 18.6.2.2, "Global Counter Control Facilities.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_GLOBAL_STATUS (0x0000038E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a09725cb214f4f869071d2453a24bcbb4">MSR_CORE2_PERF_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a09725cb214f4f869071d2453a24bcbb4">MSR_CORE2_PERF_GLOBAL_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_GLOBAL_STATUS is defined as MSR_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a03a573f34b4b7db0f71de7bc387ca1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PERF_STATUS&#160;&#160;&#160;0x00000198</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PERF_STATUS (0x00000198) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_CORE2_PERF_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ac271bc876fe1f14c44300426ff17ef76">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a03a573f34b4b7db0f71de7bc387ca1e9">MSR_CORE2_PERF_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a03a573f34b4b7db0f71de7bc387ca1e9">MSR_CORE2_PERF_STATUS</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_e_r_f___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#ac271bc876fe1f14c44300426ff17ef76">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PERF_STATUS is defined as MSR_PERF_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab51c94166c6a317e952ad6fcd6608908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_PLATFORM_ID&#160;&#160;&#160;0x00000017</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Model Specific Platform ID (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_PLATFORM_ID (0x00000017) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_CORE2_PLATFORM_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_CORE2_PLATFORM_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_CORE2_PLATFORM_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html#abc1a1085dba1429f0f8e5bda1bfdd0f9">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab51c94166c6a317e952ad6fcd6608908">MSR_CORE2_PLATFORM_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_PLATFORM_ID is defined as MSR_PLATFORM_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab29549a187b6d4bac89cf10d49adbd7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_SMRR_PHYSBASE&#160;&#160;&#160;0x000000A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. System Management Mode Base Address register (WO in SMM) Model-specific implementation of SMRR-like interface, read visible and write only in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_SMRR_PHYSBASE (0x000000A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSBASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSBASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSBASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#a6ccce709792e10707f6d9bc74f2f3fe5">Uint64</a> = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#ab29549a187b6d4bac89cf10d49adbd7f">MSR_CORE2_SMRR_PHYSBASE</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_b_a_s_e___r_e_g_i_s_t_e_r.html#a6ccce709792e10707f6d9bc74f2f3fe5">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_SMRR_PHYSBASE is defined as MSR_SMRR_PHYSBASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4b5ef1cf7c8768f1fc3adeea6ea18726"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_SMRR_PHYSMASK&#160;&#160;&#160;0x000000A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. System Management Mode Physical Address Mask register (WO in SMM) Model-specific implementation of SMRR-like interface, read visible and write only in SMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_SMRR_PHYSMASK (0x000000A1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSMASK_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSMASK_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html">MSR_CORE2_SMRR_PHYSMASK_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a6cb90c7ce7a2e4fbae3b2055b70850ae">Uint64</a> = 0;</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a4b5ef1cf7c8768f1fc3adeea6ea18726">MSR_CORE2_SMRR_PHYSMASK</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___s_m_r_r___p_h_y_s_m_a_s_k___r_e_g_i_s_t_e_r.html#a6cb90c7ce7a2e4fbae3b2055b70850ae">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_SMRR_PHYSMASK is defined as MSR_SMRR_PHYSMASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a304ae7934c24c335517c5a133e28d365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE2_THERM2_CTL&#160;&#160;&#160;0x0000019D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE2_THERM2_CTL (0x0000019D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_THERM2_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_THERM2_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE2_THERM2_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a1574f05260ca87ef47009428f7a24b0b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core2_msr_8h.html#a304ae7934c24c335517c5a133e28d365">MSR_CORE2_THERM2_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core2_msr_8h.html#a304ae7934c24c335517c5a133e28d365">MSR_CORE2_THERM2_CTL</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e2___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a1574f05260ca87ef47009428f7a24b0b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE2_THERM2_CTL is defined as MSR_THERM2_CTL in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_core2_msr_8h.html">Core2Msr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:51 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
