

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'
================================================================
* Date:           Thu Dec 29 14:58:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_7  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|       68|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_85_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln61_fu_79_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_fu_109_p2  |       xor|   0|  0|   7|           6|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          19|          17|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2     |   9|          2|    6|         12|
    |k_fu_40                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_2_reg_126              |  6|   0|    6|          0|
    |k_fu_40                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_61_7|  return value|
|seedbuf_address0  |  out|    7|   ap_memory|                              seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                              seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|                              seedbuf|         array|
|sk_address0       |  out|   12|   ap_memory|                                   sk|         array|
|sk_ce0            |  out|    1|   ap_memory|                                   sk|         array|
|sk_we0            |  out|    1|   ap_memory|                                   sk|         array|
|sk_d0             |  out|    8|   ap_memory|                                   sk|         array|
+------------------+-----+-----+------------+-------------------------------------+--------------+

