# Loading project i2c_master_byte_ctrl
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.tb_i2c_master_top
# vsim work.tb_i2c_master_top 
# Start time: 00:12:19 on Apr 29,2024
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
add wave -position insertpoint sim:/tb_i2c_master_top/*
run -all
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: /home/aidar/Documents/labs-dssd/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xx from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xx from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : /home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at /home/aidar/Documents/labs-dssd/p3_4/tb/tb_i2c_master_top.v line 366
quit -sim
# End time: 00:12:57 on Apr 29,2024, Elapsed time: 0:00:38
# Errors: 1, Warnings: 2
quit
