<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Workshop Papers / Poster Presentations<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh and Hsien-Hsin S. Lee. "<b>Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA</b>." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research</b>." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/pub/warfp06.pdf'>pdf</a>] [<a href='/present/warfp06.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>Perf. Monitor Design</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian White, Sally A. McKee, and Hsien-Hsin Lee. "<b>A Vision for Next Generation System Monitoring</b>." In <i>Workshop on Hardware Performance Monitor Design and Functionality in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br> [<a href='/present/monitor05.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-1.pdf'>pdf</a>] [<a href='/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
