// Seed: 2981325841
`timescale 1ps / 1ps
module module_0 (
    output id_0
);
  logic id_1;
  logic id_2;
  logic id_3;
  type_6(
      1'h0, 1 == id_0
  );
  assign id_1 = id_3 * id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_0 = 1;
endmodule
