// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module getTowerPeaks3x4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        towerETRegions_0_0,
        towerETRegions_0_1,
        towerETRegions_0_2,
        towerETRegions_0_3,
        towerETRegions_1_0,
        towerETRegions_1_1,
        towerETRegions_1_2,
        towerETRegions_1_3,
        towerETRegions_2_0,
        towerETRegions_2_1,
        towerETRegions_2_2,
        towerETRegions_2_3,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 3'b1;
parameter    ap_ST_fsm_state2 = 3'b10;
parameter    ap_ST_fsm_state3 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] towerETRegions_0_0;
input  [15:0] towerETRegions_0_1;
input  [15:0] towerETRegions_0_2;
input  [15:0] towerETRegions_0_3;
input  [15:0] towerETRegions_1_0;
input  [15:0] towerETRegions_1_1;
input  [15:0] towerETRegions_1_2;
input  [15:0] towerETRegions_1_3;
input  [15:0] towerETRegions_2_0;
input  [15:0] towerETRegions_2_1;
input  [15:0] towerETRegions_2_2;
input  [15:0] towerETRegions_2_3;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [0:0] tmp_s_fu_160_p2;
reg   [0:0] tmp_s_reg_1017;
wire   [15:0] Cluster_1_Deposits_1_fu_166_p3;
reg   [15:0] Cluster_1_Deposits_1_reg_1023;
wire   [15:0] Cluster_1_Deposits_0_fu_174_p3;
reg   [15:0] Cluster_1_Deposits_0_reg_1029;
wire   [0:0] tmp_1_fu_182_p2;
reg   [0:0] tmp_1_reg_1035;
wire   [15:0] Cluster_1_Deposits_3_fu_188_p3;
reg   [15:0] Cluster_1_Deposits_3_reg_1044;
wire   [15:0] Cluster_1_Deposits_2_fu_196_p3;
reg   [15:0] Cluster_1_Deposits_2_reg_1050;
wire   [0:0] tmp_11_1_fu_204_p2;
reg   [0:0] tmp_11_1_reg_1056;
wire   [15:0] Cluster_1_Deposits_5_fu_210_p3;
reg   [15:0] Cluster_1_Deposits_5_reg_1062;
wire   [15:0] Cluster_1_Deposits_4_fu_218_p3;
reg   [15:0] Cluster_1_Deposits_4_reg_1068;
wire   [0:0] tmp_16_1_fu_226_p2;
reg   [0:0] tmp_16_1_reg_1074;
wire   [15:0] Cluster_1_Deposits_7_fu_232_p3;
reg   [15:0] Cluster_1_Deposits_7_reg_1080;
wire   [15:0] Cluster_1_Deposits_6_fu_240_p3;
reg   [15:0] Cluster_1_Deposits_6_reg_1086;
wire   [0:0] tmp_11_2_fu_248_p2;
reg   [0:0] tmp_11_2_reg_1092;
wire   [15:0] Cluster_1_Deposits_9_fu_254_p3;
reg   [15:0] Cluster_1_Deposits_9_reg_1100;
wire   [15:0] Cluster_1_Deposits_8_fu_262_p3;
reg   [15:0] Cluster_1_Deposits_8_reg_1106;
wire   [0:0] tmp_16_2_fu_270_p2;
reg   [0:0] tmp_16_2_reg_1112;
wire   [15:0] Cluster_1_Deposits_1_1_fu_276_p3;
reg   [15:0] Cluster_1_Deposits_1_1_reg_1118;
wire   [15:0] Cluster_1_Deposits_1_2_fu_284_p3;
reg   [15:0] Cluster_1_Deposits_1_2_reg_1124;
wire   [0:0] tmp_55_i_fu_292_p2;
reg   [0:0] tmp_55_i_reg_1130;
wire   [0:0] tmp_55_1_i_fu_298_p2;
reg   [0:0] tmp_55_1_i_reg_1140;
wire   [0:0] tmp_59_i_fu_304_p2;
reg   [0:0] tmp_59_i_reg_1150;
wire   [0:0] tmp_59_1_i_fu_310_p2;
reg   [0:0] tmp_59_1_i_reg_1160;
wire   [0:0] tmp_63_i_fu_316_p2;
reg   [0:0] tmp_63_i_reg_1170;
wire   [0:0] tmp_63_1_i_fu_322_p2;
reg   [0:0] tmp_63_1_i_reg_1180;
wire    grp_bitonic_1_8_fu_120_ap_start;
wire    grp_bitonic_1_8_fu_120_ap_done;
wire    grp_bitonic_1_8_fu_120_ap_idle;
wire    grp_bitonic_1_8_fu_120_ap_ready;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3;
wire   [15:0] grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re;
wire   [0:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea;
wire   [0:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea;
wire   [0:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea;
wire   [0:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re;
wire   [1:0] grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_0;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_1;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_2;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_3;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_4;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_5;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_6;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_7;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_8;
wire   [15:0] grp_bitonic_1_8_fu_120_ap_return_9;
reg    grp_bitonic_1_8_fu_120_ap_ce;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] ap_CS_fsm_state3;
reg    ap_reg_grp_bitonic_1_8_fu_120_ap_start;
reg   [2:0] ap_NS_fsm;
wire   [0:0] ap_NS_fsm_state2;
wire   [0:0] Cluster_1_Eta_1_rea_fu_328_p2;
wire   [0:0] Cluster_1_Eta_7_rea_fu_373_p2;
wire   [1:0] Cluster_1_Eta_2_rea_fu_347_p3;
wire   [1:0] Cluster_1_Eta_0_rea_fu_337_p1;
wire   [0:0] not_tmp_55_i_fu_455_p2;
wire   [1:0] Cluster_1_Eta_3_rea_fu_340_p3;
wire   [1:0] Cluster_1_Eta_1_rea_1_fu_333_p1;
wire   [0:0] Cluster_1_Phi_3_rea_fu_354_p2;
wire   [0:0] not_tmp_55_1_i_fu_494_p2;
wire   [1:0] Cluster_1_Eta_6_rea_fu_382_p1;
wire   [1:0] Cluster_1_Eta_4_rea_fu_366_p3;
wire   [1:0] Cluster_1_Eta_7_rea_1_fu_378_p1;
wire   [1:0] Cluster_1_Eta_5_rea_fu_359_p3;
wire   [1:0] Cluster_1_Eta_10_re_fu_420_p3;
wire   [1:0] Cluster_1_Eta_8_rea_fu_392_p3;
wire   [1:0] Cluster_1_Phi_8_rea_fu_399_p3;
wire   [1:0] Cluster_1_Eta_11_re_fu_413_p3;
wire   [1:0] Cluster_1_Eta_9_rea_fu_385_p3;
wire   [1:0] Cluster_1_Phi_9_rea_fu_406_p3;
wire   [15:0] p_read2_read_i_fu_427_p3;
wire   [15:0] p_read3_read1_i_fu_465_p3;
wire   [0:0] tmp_72_i_fu_657_p2;
wire   [1:0] p_read19_read_i_fu_475_p3;
wire   [1:0] p_read18_read_i_fu_437_p3;
wire   [0:0] p_read35_i_fu_489_p2;
wire   [0:0] p_read34_i_fu_451_p2;
wire   [15:0] p_read_read2_i_fu_432_p3;
wire   [15:0] p_read1_read3_i_fu_470_p3;
wire   [0:0] tmp_72_1_i_fu_717_p2;
wire   [1:0] p_read17_read_i_fu_482_p3;
wire   [1:0] p_read16_read_i_fu_444_p3;
wire   [0:0] p_read8_i_fu_499_p2;
wire   [0:0] p_read_i_fu_460_p2;
wire   [15:0] p_read6_read4_i_fu_505_p3;
wire   [15:0] p_read7_read5_i_fu_543_p3;
wire   [0:0] tmp_77_i_fu_777_p2;
wire   [1:0] p_read23_read_i_fu_553_p3;
wire   [1:0] p_read22_read_i_fu_515_p3;
wire   [1:0] p_17_i_fu_567_p3;
wire   [1:0] p_i_fu_529_p3;
wire   [15:0] p_read4_read6_i_fu_510_p3;
wire   [15:0] p_read5_read7_i_fu_548_p3;
wire   [0:0] tmp_77_1_i_fu_837_p2;
wire   [1:0] p_read21_read_i_fu_560_p3;
wire   [1:0] p_read20_read_i_fu_522_p3;
wire   [1:0] p_18_i_fu_574_p3;
wire   [1:0] p_16_i_fu_536_p3;
wire   [15:0] p_read10_read8_i_fu_581_p3;
wire   [15:0] p_read11_read9_i_fu_619_p3;
wire   [0:0] tmp_82_i_fu_897_p2;
wire   [1:0] p_read27_read_i_fu_629_p3;
wire   [1:0] p_read26_read_i_fu_591_p3;
wire   [1:0] p_read10_i_fu_643_p3;
wire   [1:0] p_read9_i_fu_605_p3;
wire   [15:0] p_read8_read_i_fu_586_p3;
wire   [15:0] p_read9_read_i_fu_624_p3;
wire   [0:0] tmp_82_1_i_fu_957_p2;
wire   [1:0] p_read25_read_i_fu_636_p3;
wire   [1:0] p_read24_read_i_fu_598_p3;
wire   [1:0] p_read41_i_fu_650_p3;
wire   [1:0] p_read40_i_fu_612_p3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_grp_bitonic_1_8_fu_120_ap_start = 1'b0;
end

bitonic_1_8 grp_bitonic_1_8_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bitonic_1_8_fu_120_ap_start),
    .ap_done(grp_bitonic_1_8_fu_120_ap_done),
    .ap_idle(grp_bitonic_1_8_fu_120_ap_idle),
    .ap_ready(grp_bitonic_1_8_fu_120_ap_ready),
    .Cluster_1_Deposits_0(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0),
    .Cluster_1_Deposits_1(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1),
    .Cluster_1_Deposits_2(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2),
    .Cluster_1_Deposits_3(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3),
    .Cluster_1_Deposits_4(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4),
    .Cluster_1_Deposits_5(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5),
    .Cluster_1_Deposits_6(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6),
    .Cluster_1_Deposits_7(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7),
    .Cluster_1_Deposits_8(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8),
    .Cluster_1_Deposits_9(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9),
    .Cluster_1_Deposits_1_3(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3),
    .Cluster_1_Deposits_1_4(grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4),
    .Cluster_1_Eta_0_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea),
    .Cluster_1_Eta_1_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea),
    .Cluster_1_Eta_2_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea),
    .Cluster_1_Eta_3_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea),
    .Cluster_1_Eta_4_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea),
    .Cluster_1_Eta_5_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea),
    .Cluster_1_Eta_6_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea),
    .Cluster_1_Eta_7_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea),
    .Cluster_1_Eta_8_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea),
    .Cluster_1_Eta_9_rea(grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea),
    .Cluster_1_Eta_10_re(grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re),
    .Cluster_1_Eta_11_re(grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re),
    .Cluster_1_Phi_0_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea),
    .Cluster_1_Phi_1_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea),
    .Cluster_1_Phi_2_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea),
    .Cluster_1_Phi_3_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea),
    .Cluster_1_Phi_4_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea),
    .Cluster_1_Phi_5_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea),
    .Cluster_1_Phi_6_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea),
    .Cluster_1_Phi_7_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea),
    .Cluster_1_Phi_8_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea),
    .Cluster_1_Phi_9_rea(grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea),
    .Cluster_1_Phi_10_re(grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re),
    .Cluster_1_Phi_11_re(grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re),
    .ap_return_0(grp_bitonic_1_8_fu_120_ap_return_0),
    .ap_return_1(grp_bitonic_1_8_fu_120_ap_return_1),
    .ap_return_2(grp_bitonic_1_8_fu_120_ap_return_2),
    .ap_return_3(grp_bitonic_1_8_fu_120_ap_return_3),
    .ap_return_4(grp_bitonic_1_8_fu_120_ap_return_4),
    .ap_return_5(grp_bitonic_1_8_fu_120_ap_return_5),
    .ap_return_6(grp_bitonic_1_8_fu_120_ap_return_6),
    .ap_return_7(grp_bitonic_1_8_fu_120_ap_return_7),
    .ap_return_8(grp_bitonic_1_8_fu_120_ap_return_8),
    .ap_return_9(grp_bitonic_1_8_fu_120_ap_return_9),
    .ap_ce(grp_bitonic_1_8_fu_120_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bitonic_1_8_fu_120_ap_start <= 1'b0;
    end else begin
        if (((ap_CS_fsm_state1 == 1'b1) & (1'b1 == ap_NS_fsm_state2))) begin
            ap_reg_grp_bitonic_1_8_fu_120_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bitonic_1_8_fu_120_ap_ready)) begin
            ap_reg_grp_bitonic_1_8_fu_120_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & (1'b1 == ap_ce) & ~(ap_start == 1'b0))) begin
        Cluster_1_Deposits_0_reg_1029 <= Cluster_1_Deposits_0_fu_174_p3;
        Cluster_1_Deposits_1_1_reg_1118 <= Cluster_1_Deposits_1_1_fu_276_p3;
        Cluster_1_Deposits_1_2_reg_1124 <= Cluster_1_Deposits_1_2_fu_284_p3;
        Cluster_1_Deposits_1_reg_1023 <= Cluster_1_Deposits_1_fu_166_p3;
        Cluster_1_Deposits_2_reg_1050 <= Cluster_1_Deposits_2_fu_196_p3;
        Cluster_1_Deposits_3_reg_1044 <= Cluster_1_Deposits_3_fu_188_p3;
        Cluster_1_Deposits_4_reg_1068 <= Cluster_1_Deposits_4_fu_218_p3;
        Cluster_1_Deposits_5_reg_1062 <= Cluster_1_Deposits_5_fu_210_p3;
        Cluster_1_Deposits_6_reg_1086 <= Cluster_1_Deposits_6_fu_240_p3;
        Cluster_1_Deposits_7_reg_1080 <= Cluster_1_Deposits_7_fu_232_p3;
        Cluster_1_Deposits_8_reg_1106 <= Cluster_1_Deposits_8_fu_262_p3;
        Cluster_1_Deposits_9_reg_1100 <= Cluster_1_Deposits_9_fu_254_p3;
        tmp_11_1_reg_1056 <= tmp_11_1_fu_204_p2;
        tmp_11_2_reg_1092 <= tmp_11_2_fu_248_p2;
        tmp_16_1_reg_1074 <= tmp_16_1_fu_226_p2;
        tmp_16_2_reg_1112 <= tmp_16_2_fu_270_p2;
        tmp_1_reg_1035 <= tmp_1_fu_182_p2;
        tmp_55_1_i_reg_1140 <= tmp_55_1_i_fu_298_p2;
        tmp_55_i_reg_1130 <= tmp_55_i_fu_292_p2;
        tmp_59_1_i_reg_1160 <= tmp_59_1_i_fu_310_p2;
        tmp_59_i_reg_1150 <= tmp_59_i_fu_304_p2;
        tmp_63_1_i_reg_1180 <= tmp_63_1_i_fu_322_p2;
        tmp_63_i_reg_1170 <= tmp_63_i_fu_316_p2;
        tmp_s_reg_1017 <= tmp_s_fu_160_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) | ~(1'b1 == ap_ce))) begin
        grp_bitonic_1_8_fu_120_ap_ce = 1'b0;
    end else begin
        grp_bitonic_1_8_fu_120_ap_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_ce) & ~(ap_start == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((1'b1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((1'b1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Cluster_1_Deposits_0_fu_174_p3 = ((tmp_s_fu_160_p2[0:0] === 1'b1) ? towerETRegions_1_0 : towerETRegions_0_0);

assign Cluster_1_Deposits_1_1_fu_276_p3 = ((tmp_16_2_fu_270_p2[0:0] === 1'b1) ? towerETRegions_1_3 : towerETRegions_2_3);

assign Cluster_1_Deposits_1_2_fu_284_p3 = ((tmp_16_2_fu_270_p2[0:0] === 1'b1) ? towerETRegions_2_3 : towerETRegions_1_3);

assign Cluster_1_Deposits_1_fu_166_p3 = ((tmp_s_fu_160_p2[0:0] === 1'b1) ? towerETRegions_0_0 : towerETRegions_1_0);

assign Cluster_1_Deposits_2_fu_196_p3 = ((tmp_1_fu_182_p2[0:0] === 1'b1) ? towerETRegions_0_1 : towerETRegions_2_0);

assign Cluster_1_Deposits_3_fu_188_p3 = ((tmp_1_fu_182_p2[0:0] === 1'b1) ? towerETRegions_2_0 : towerETRegions_0_1);

assign Cluster_1_Deposits_4_fu_218_p3 = ((tmp_11_1_fu_204_p2[0:0] === 1'b1) ? towerETRegions_2_1 : towerETRegions_1_1);

assign Cluster_1_Deposits_5_fu_210_p3 = ((tmp_11_1_fu_204_p2[0:0] === 1'b1) ? towerETRegions_1_1 : towerETRegions_2_1);

assign Cluster_1_Deposits_6_fu_240_p3 = ((tmp_16_1_fu_226_p2[0:0] === 1'b1) ? towerETRegions_1_2 : towerETRegions_0_2);

assign Cluster_1_Deposits_7_fu_232_p3 = ((tmp_16_1_fu_226_p2[0:0] === 1'b1) ? towerETRegions_0_2 : towerETRegions_1_2);

assign Cluster_1_Deposits_8_fu_262_p3 = ((tmp_11_2_fu_248_p2[0:0] === 1'b1) ? towerETRegions_0_3 : towerETRegions_2_2);

assign Cluster_1_Deposits_9_fu_254_p3 = ((tmp_11_2_fu_248_p2[0:0] === 1'b1) ? towerETRegions_2_2 : towerETRegions_0_3);

assign Cluster_1_Eta_0_rea_fu_337_p1 = tmp_s_reg_1017;

assign Cluster_1_Eta_10_re_fu_420_p3 = ((tmp_16_2_reg_1112[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign Cluster_1_Eta_11_re_fu_413_p3 = ((tmp_16_2_reg_1112[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_2);

assign Cluster_1_Eta_1_rea_1_fu_333_p1 = Cluster_1_Eta_1_rea_fu_328_p2;

assign Cluster_1_Eta_1_rea_fu_328_p2 = (tmp_s_reg_1017 ^ 1'b1);

assign Cluster_1_Eta_2_rea_fu_347_p3 = ((tmp_1_reg_1035[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign Cluster_1_Eta_3_rea_fu_340_p3 = ((tmp_1_reg_1035[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_0);

assign Cluster_1_Eta_4_rea_fu_366_p3 = ((tmp_11_1_reg_1056[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign Cluster_1_Eta_5_rea_fu_359_p3 = ((tmp_11_1_reg_1056[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_2);

assign Cluster_1_Eta_6_rea_fu_382_p1 = tmp_16_1_reg_1074;

assign Cluster_1_Eta_7_rea_1_fu_378_p1 = Cluster_1_Eta_7_rea_fu_373_p2;

assign Cluster_1_Eta_7_rea_fu_373_p2 = (tmp_16_1_reg_1074 ^ 1'b1);

assign Cluster_1_Eta_8_rea_fu_392_p3 = ((tmp_11_2_reg_1092[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign Cluster_1_Eta_9_rea_fu_385_p3 = ((tmp_11_2_reg_1092[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_0);

assign Cluster_1_Phi_3_rea_fu_354_p2 = (tmp_1_reg_1035 ^ 1'b1);

assign Cluster_1_Phi_8_rea_fu_399_p3 = ((tmp_11_2_reg_1092[0:0] === 1'b1) ? ap_const_lv2_3 : ap_const_lv2_2);

assign Cluster_1_Phi_9_rea_fu_406_p3 = ((tmp_11_2_reg_1092[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_3);

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_NS_fsm_state2 = ap_NS_fsm[ap_const_lv32_1];

assign ap_return_0 = grp_bitonic_1_8_fu_120_ap_return_0;

assign ap_return_1 = grp_bitonic_1_8_fu_120_ap_return_1;

assign ap_return_2 = grp_bitonic_1_8_fu_120_ap_return_2;

assign ap_return_3 = grp_bitonic_1_8_fu_120_ap_return_3;

assign ap_return_4 = grp_bitonic_1_8_fu_120_ap_return_4;

assign ap_return_5 = grp_bitonic_1_8_fu_120_ap_return_5;

assign ap_return_6 = grp_bitonic_1_8_fu_120_ap_return_6;

assign ap_return_7 = grp_bitonic_1_8_fu_120_ap_return_7;

assign ap_return_8 = grp_bitonic_1_8_fu_120_ap_return_8;

assign ap_return_9 = grp_bitonic_1_8_fu_120_ap_return_9;

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0 = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read3_read1_i_fu_465_p3 : p_read2_read_i_fu_427_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1 = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read2_read_i_fu_427_p3 : p_read3_read1_i_fu_465_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3 = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read9_read_i_fu_624_p3 : p_read8_read_i_fu_586_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4 = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read8_read_i_fu_586_p3 : p_read9_read_i_fu_624_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2 = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read1_read3_i_fu_470_p3 : p_read_read2_i_fu_432_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3 = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read_read2_i_fu_432_p3 : p_read1_read3_i_fu_470_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4 = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_read7_read5_i_fu_543_p3 : p_read6_read4_i_fu_505_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5 = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_read6_read4_i_fu_505_p3 : p_read7_read5_i_fu_543_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6 = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_read5_read7_i_fu_548_p3 : p_read4_read6_i_fu_510_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7 = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_read4_read6_i_fu_510_p3 : p_read5_read7_i_fu_548_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8 = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read11_read9_i_fu_619_p3 : p_read10_read8_i_fu_581_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9 = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read10_read8_i_fu_581_p3 : p_read11_read9_i_fu_619_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read19_read_i_fu_475_p3 : p_read18_read_i_fu_437_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read25_read_i_fu_636_p3 : p_read24_read_i_fu_598_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read24_read_i_fu_598_p3 : p_read25_read_i_fu_636_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read18_read_i_fu_437_p3 : p_read19_read_i_fu_475_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read17_read_i_fu_482_p3 : p_read16_read_i_fu_444_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read16_read_i_fu_444_p3 : p_read17_read_i_fu_482_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_read23_read_i_fu_553_p3 : p_read22_read_i_fu_515_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_read22_read_i_fu_515_p3 : p_read23_read_i_fu_553_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_read21_read_i_fu_560_p3 : p_read20_read_i_fu_522_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_read20_read_i_fu_522_p3 : p_read21_read_i_fu_560_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read27_read_i_fu_629_p3 : p_read26_read_i_fu_591_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read26_read_i_fu_591_p3 : p_read27_read_i_fu_629_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read35_i_fu_489_p2 : p_read34_i_fu_451_p2);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read41_i_fu_650_p3 : p_read40_i_fu_612_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re = ((tmp_82_1_i_fu_957_p2[0:0] === 1'b1) ? p_read40_i_fu_612_p3 : p_read41_i_fu_650_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea = ((tmp_72_i_fu_657_p2[0:0] === 1'b1) ? p_read34_i_fu_451_p2 : p_read35_i_fu_489_p2);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read8_i_fu_499_p2 : p_read_i_fu_460_p2);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea = ((tmp_72_1_i_fu_717_p2[0:0] === 1'b1) ? p_read_i_fu_460_p2 : p_read8_i_fu_499_p2);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_17_i_fu_567_p3 : p_i_fu_529_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea = ((tmp_77_i_fu_777_p2[0:0] === 1'b1) ? p_i_fu_529_p3 : p_17_i_fu_567_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_18_i_fu_574_p3 : p_16_i_fu_536_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea = ((tmp_77_1_i_fu_837_p2[0:0] === 1'b1) ? p_16_i_fu_536_p3 : p_18_i_fu_574_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read10_i_fu_643_p3 : p_read9_i_fu_605_p3);

assign grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea = ((tmp_82_i_fu_897_p2[0:0] === 1'b1) ? p_read9_i_fu_605_p3 : p_read10_i_fu_643_p3);

assign grp_bitonic_1_8_fu_120_ap_start = ap_reg_grp_bitonic_1_8_fu_120_ap_start;

assign not_tmp_55_1_i_fu_494_p2 = (tmp_55_1_i_reg_1140 ^ 1'b1);

assign not_tmp_55_i_fu_455_p2 = (tmp_55_i_reg_1130 ^ 1'b1);

assign p_16_i_fu_536_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_2);

assign p_17_i_fu_567_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign p_18_i_fu_574_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_2);

assign p_i_fu_529_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? ap_const_lv2_2 : ap_const_lv2_1);

assign p_read10_i_fu_643_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? ap_const_lv2_3 : Cluster_1_Phi_9_rea_fu_406_p3);

assign p_read10_read8_i_fu_581_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? Cluster_1_Deposits_1_2_reg_1124 : Cluster_1_Deposits_8_reg_1106);

assign p_read11_read9_i_fu_619_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? Cluster_1_Deposits_1_1_reg_1118 : Cluster_1_Deposits_9_reg_1100);

assign p_read16_read_i_fu_444_p3 = ((tmp_55_i_reg_1130[0:0] === 1'b1) ? Cluster_1_Eta_0_rea_fu_337_p1 : Cluster_1_Eta_2_rea_fu_347_p3);

assign p_read17_read_i_fu_482_p3 = ((tmp_55_1_i_reg_1140[0:0] === 1'b1) ? Cluster_1_Eta_1_rea_1_fu_333_p1 : Cluster_1_Eta_3_rea_fu_340_p3);

assign p_read18_read_i_fu_437_p3 = ((tmp_55_i_reg_1130[0:0] === 1'b1) ? Cluster_1_Eta_2_rea_fu_347_p3 : Cluster_1_Eta_0_rea_fu_337_p1);

assign p_read19_read_i_fu_475_p3 = ((tmp_55_1_i_reg_1140[0:0] === 1'b1) ? Cluster_1_Eta_3_rea_fu_340_p3 : Cluster_1_Eta_1_rea_1_fu_333_p1);

assign p_read1_read3_i_fu_470_p3 = ((tmp_55_1_i_reg_1140[0:0] === 1'b1) ? Cluster_1_Deposits_1_reg_1023 : Cluster_1_Deposits_3_reg_1044);

assign p_read20_read_i_fu_522_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? Cluster_1_Eta_4_rea_fu_366_p3 : Cluster_1_Eta_6_rea_fu_382_p1);

assign p_read21_read_i_fu_560_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? Cluster_1_Eta_5_rea_fu_359_p3 : Cluster_1_Eta_7_rea_1_fu_378_p1);

assign p_read22_read_i_fu_515_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? Cluster_1_Eta_6_rea_fu_382_p1 : Cluster_1_Eta_4_rea_fu_366_p3);

assign p_read23_read_i_fu_553_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? Cluster_1_Eta_7_rea_1_fu_378_p1 : Cluster_1_Eta_5_rea_fu_359_p3);

assign p_read24_read_i_fu_598_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? Cluster_1_Eta_8_rea_fu_392_p3 : Cluster_1_Eta_10_re_fu_420_p3);

assign p_read25_read_i_fu_636_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? Cluster_1_Eta_9_rea_fu_385_p3 : Cluster_1_Eta_11_re_fu_413_p3);

assign p_read26_read_i_fu_591_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? Cluster_1_Eta_10_re_fu_420_p3 : Cluster_1_Eta_8_rea_fu_392_p3);

assign p_read27_read_i_fu_629_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? Cluster_1_Eta_11_re_fu_413_p3 : Cluster_1_Eta_9_rea_fu_385_p3);

assign p_read2_read_i_fu_427_p3 = ((tmp_55_i_reg_1130[0:0] === 1'b1) ? Cluster_1_Deposits_2_reg_1050 : Cluster_1_Deposits_0_reg_1029);

assign p_read34_i_fu_451_p2 = (tmp_55_i_reg_1130 & tmp_1_reg_1035);

assign p_read35_i_fu_489_p2 = (tmp_55_1_i_reg_1140 & Cluster_1_Phi_3_rea_fu_354_p2);

assign p_read3_read1_i_fu_465_p3 = ((tmp_55_1_i_reg_1140[0:0] === 1'b1) ? Cluster_1_Deposits_3_reg_1044 : Cluster_1_Deposits_1_reg_1023);

assign p_read40_i_fu_612_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? Cluster_1_Phi_8_rea_fu_399_p3 : ap_const_lv2_3);

assign p_read41_i_fu_650_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? Cluster_1_Phi_9_rea_fu_406_p3 : ap_const_lv2_3);

assign p_read4_read6_i_fu_510_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? Cluster_1_Deposits_4_reg_1068 : Cluster_1_Deposits_6_reg_1086);

assign p_read5_read7_i_fu_548_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? Cluster_1_Deposits_5_reg_1062 : Cluster_1_Deposits_7_reg_1080);

assign p_read6_read4_i_fu_505_p3 = ((tmp_59_i_reg_1150[0:0] === 1'b1) ? Cluster_1_Deposits_6_reg_1086 : Cluster_1_Deposits_4_reg_1068);

assign p_read7_read5_i_fu_543_p3 = ((tmp_59_1_i_reg_1160[0:0] === 1'b1) ? Cluster_1_Deposits_7_reg_1080 : Cluster_1_Deposits_5_reg_1062);

assign p_read8_i_fu_499_p2 = (not_tmp_55_1_i_fu_494_p2 & Cluster_1_Phi_3_rea_fu_354_p2);

assign p_read8_read_i_fu_586_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? Cluster_1_Deposits_8_reg_1106 : Cluster_1_Deposits_1_2_reg_1124);

assign p_read9_i_fu_605_p3 = ((tmp_63_i_reg_1170[0:0] === 1'b1) ? ap_const_lv2_3 : Cluster_1_Phi_8_rea_fu_399_p3);

assign p_read9_read_i_fu_624_p3 = ((tmp_63_1_i_reg_1180[0:0] === 1'b1) ? Cluster_1_Deposits_9_reg_1100 : Cluster_1_Deposits_1_1_reg_1118);

assign p_read_i_fu_460_p2 = (tmp_1_reg_1035 & not_tmp_55_i_fu_455_p2);

assign p_read_read2_i_fu_432_p3 = ((tmp_55_i_reg_1130[0:0] === 1'b1) ? Cluster_1_Deposits_0_reg_1029 : Cluster_1_Deposits_2_reg_1050);

assign tmp_11_1_fu_204_p2 = ((towerETRegions_1_1 < towerETRegions_2_1) ? 1'b1 : 1'b0);

assign tmp_11_2_fu_248_p2 = ((towerETRegions_2_2 < towerETRegions_0_3) ? 1'b1 : 1'b0);

assign tmp_16_1_fu_226_p2 = ((towerETRegions_0_2 > towerETRegions_1_2) ? 1'b1 : 1'b0);

assign tmp_16_2_fu_270_p2 = ((towerETRegions_1_3 > towerETRegions_2_3) ? 1'b1 : 1'b0);

assign tmp_1_fu_182_p2 = ((towerETRegions_2_0 > towerETRegions_0_1) ? 1'b1 : 1'b0);

assign tmp_55_1_i_fu_298_p2 = ((Cluster_1_Deposits_1_fu_166_p3 < Cluster_1_Deposits_3_fu_188_p3) ? 1'b1 : 1'b0);

assign tmp_55_i_fu_292_p2 = ((Cluster_1_Deposits_0_fu_174_p3 < Cluster_1_Deposits_2_fu_196_p3) ? 1'b1 : 1'b0);

assign tmp_59_1_i_fu_310_p2 = ((Cluster_1_Deposits_5_fu_210_p3 > Cluster_1_Deposits_7_fu_232_p3) ? 1'b1 : 1'b0);

assign tmp_59_i_fu_304_p2 = ((Cluster_1_Deposits_4_fu_218_p3 > Cluster_1_Deposits_6_fu_240_p3) ? 1'b1 : 1'b0);

assign tmp_63_1_i_fu_322_p2 = ((Cluster_1_Deposits_9_fu_254_p3 < Cluster_1_Deposits_1_1_fu_276_p3) ? 1'b1 : 1'b0);

assign tmp_63_i_fu_316_p2 = ((Cluster_1_Deposits_8_fu_262_p3 < Cluster_1_Deposits_1_2_fu_284_p3) ? 1'b1 : 1'b0);

assign tmp_72_1_i_fu_717_p2 = ((p_read_read2_i_fu_432_p3 < p_read1_read3_i_fu_470_p3) ? 1'b1 : 1'b0);

assign tmp_72_i_fu_657_p2 = ((p_read2_read_i_fu_427_p3 < p_read3_read1_i_fu_465_p3) ? 1'b1 : 1'b0);

assign tmp_77_1_i_fu_837_p2 = ((p_read4_read6_i_fu_510_p3 > p_read5_read7_i_fu_548_p3) ? 1'b1 : 1'b0);

assign tmp_77_i_fu_777_p2 = ((p_read6_read4_i_fu_505_p3 > p_read7_read5_i_fu_543_p3) ? 1'b1 : 1'b0);

assign tmp_82_1_i_fu_957_p2 = ((p_read8_read_i_fu_586_p3 < p_read9_read_i_fu_624_p3) ? 1'b1 : 1'b0);

assign tmp_82_i_fu_897_p2 = ((p_read10_read8_i_fu_581_p3 < p_read11_read9_i_fu_619_p3) ? 1'b1 : 1'b0);

assign tmp_s_fu_160_p2 = ((towerETRegions_0_0 < towerETRegions_1_0) ? 1'b1 : 1'b0);

endmodule //getTowerPeaks3x4
