import logging
import os
from scripts.test_common_info import *
import re

instr = 'vlse8'



def generate_macros(f):
      for n in range(2, 30):
            if n == 12 or n == 20 or n == 24 or n == 30: # signature base registers
                  continue
            print("#define TEST_VLSE_OP_1%d( testnum, inst, eew, result1, result2, stride, base )"%n + " \\\n\
                  TEST_CASE_LOAD( testnum, v16, eew, result1, result2, \\\n\
                  la  x%d, base; "%n + "\\\n\
                  li  x30, stride; \\\n\
                  vsetivli x31, 4, MK_EEW(eew), tu, mu; \\\n\
                  inst v16, (x%d), x30; "%n + "\\\n\
                  VSET_VSEW \\\n\
            )", file=f)
      for n in range(1, 32):
        # Beacuse of the widening instruction, rd should valid for the destinationâ€™s EMUL
            print("#define TEST_VLSE_OP_rd%d( testnum, inst, eew, result1, result2, stride, base )"%n + " \\\n\
            TEST_CASE_LOAD( testnum, v%d, eew, result1, result2, "%n + "\\\n\
                la  x1, base; \\\n\
                li  x2, stride; \\\n\
                vsetivli x31, 4, MK_EEW(eew), tu, mu; \\\n\
                inst v%d, (x1), x2; "%n + "\\\n\
                VSET_VSEW \\\n\
        ) ", file=f)
      print("#define TEST_VLSE_OP_130( testnum, inst, eew, result1, result2, stride, base ) \\\n\
            TEST_CASE_LOAD( testnum, v16, eew, result1, result2, \\\n\
                la  x30, base; \\\n\
                li  x2, stride; \\\n\
                vsetivli x31, 4, MK_EEW(eew), tu, mu; \\\n\
                inst v16, (x30), x2; \\\n\
                VSET_VSEW \\\n\
        )", file=f)


def extract_operands(f, rpt_path):
      rs1_val = []
      rs2_val = []
      f = open(rpt_path)
      line = f.read()
      matchObj = re.compile('rs1_val ?== ?(-?\d+)')
      rs1_val_10 = matchObj.findall(line)
      rs1_val = ['{:#016x}'.format(int(x) & 0xffffffffffffffff)
            for x in rs1_val_10]
      matchObj = re.compile('rs2_val ?== ?(-?\d+)')
      rs2_val_10 = matchObj.findall(line)
      rs2_val = ['{:#016x}'.format(int(x) & 0xffffffffffffffff)
            for x in rs2_val_10]
      f.close()
      return rs1_val, rs2_val


def generate_tests(f, rs1_val, rs2_val, lmul, vsew):
      emul = 8 / vsew * lmul
      if emul < 0.125 or emul > 8:
            return
      emul = 1 if emul < 1 else int(emul)
      n = 1
      print("  #-------------------------------------------------------------", file=f)
      print("  # VV Tests", file=f)
      print("  #-------------------------------------------------------------", file=f)
      print("  RVTEST_SIGBASE( x12,signature_x12_1)", file=f)
      for i in range(2):
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0xff"+", "+"0xff"+" , "+"0"+" , "+"0 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x0f"+", "+"0xf0"+" , "+"1"+" , "+"0 + tdat4"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x0f"+", "+"0x0f"+" , "+"2"+" , "+"0 + tdat4"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x0f"+", "+"0xf0"+" , "+"3"+" , "+"0 + tdat4"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"0"+" , "+"1 + tdat5"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0xff"+" , "+"1"+" , "+"1 + tdat5"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"2"+" , "+"1 + tdat5"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"3"+" , "+"1 + tdat5"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"0"+" , "+"2 + tdat6"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0xff"+" , "+"1"+" , "+"2 + tdat6"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0xf0"+" , "+"2"+" , "+"2 + tdat6"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x0f"+" , "+"3"+" , "+"2 + tdat6"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"0"+" , "+"3 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"1"+" , "+"3 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0xff"+" , "+"2"+" , "+"3 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0x00"+", "+"0x00"+" , "+"3"+" , "+"3 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0xff"+", "+"0x00"+" , "+"4100"+" , "+"0 + tdat"+" );", file=f)
            n += 1
            print("  TEST_VLSE_OP( "+str(n)+",  %s.v, " %
                  instr+" 8 "+", "+"0xff"+", "+"0x00"+" , "+"-4100"+" , "+"0 + tsdat6"+" );", file=f)     
        

      for i in range(100):     
            k = i%31+1
            n+=1
            if( k % lmul == 0 and k % emul == 0 and k != 31 and k != 12 and k != 20 and k != 24):
                  print("  TEST_VLSE_OP_rd%d( "%k+str(n)+",  %s.v, "%instr+" 8 "+", "+"0x00"+", "+"0xff"+" , "+" 1 "+" , "+"4 + tdat"+");",file=f)
            
            k = i%30+2
            if(k == 31  or k == 12 or k == 20 or k == 24):
                  continue;
            n +=1
            print("  TEST_VLSE_OP_1%d( "%k+str(n)+",  %s.v, "%instr+" 8 "+", "+"0xff"+", "+"0xff"+" , "+" 0 "+" , "+"0 + tdat"+");",file=f)
    


def create_empty_test_vlse8(xlen, vlen, vsew, lmul, vta, vma, output_dir):
      logging.info("Creating empty test for {}".format(instr))

      path = "%s/%s_empty.S" % (output_dir, instr)
      f = open(path, "w+")

      # Common header files
      print_common_header(instr, f)

      print(" TEST_VLSE_OP( 2, vlse8.v, 8, 0xff, 0xff,  0, 0  + tdat );", file=f)

      # Common const information
      #print_common_ending(f)
      # Load const information
      print_loadls_ending(f)

      f.close()
      os.system("cp %s %s" % (path, output_dir))

      logging.info(
            "Creating empty test for {}: finish in {}!".format(instr, path))

      return path


def create_first_test_vlse8(xlen, vlen, vsew, lmul, vta, vma, output_dir, rpt_path):
      logging.info("Creating first test for {}".format(instr))

      path = "%s/%s_first.S" % (output_dir, instr)
      f = open(path, "w+")

      # Common header files
      print_common_header(instr, f)

      # Extract operands
      rs1_val, rs2_val = extract_operands(f, rpt_path)

      # Generate macros to test diffrent register
      generate_macros(f)

      # Generate tests
      generate_tests(f, rs1_val, rs2_val, lmul, vsew)

      # Common const information
      # print_common_ending(f)
      # Load const information
      print_loadls_ending(f)

      f.close()
      os.system("cp %s %s" % (path, output_dir))

      logging.info(
            "Creating first test for {}: finish in {}!".format(instr, path))

      return path
