# FastLanes

1. [The FastLanes Compression Layout: Decoding > 100 Billion Integers per Second with Scalar Code.](https://www.vldb.org/pvldb/vol16/p2132-afroozeh.pdf): significantly improving data decoding performance over the state-of-the-art by introducing a 1024-bit interleaved and Unified Transposed Layout, enabling data-parallel decoding even with scalar code. 
2. [FastLanes on GPU: Analysing DataParallelized Compression Schemes](https://dbdbd2023.ugent.be/abstracts/felius_fastlanes.pdf): data-parallelized layouts are essential to fully exploit GPU parallelism
3. [ALP: Adaptive Lossless Floating-Point Compression.](https://dl.acm.org/doi/pdf/10.1145/3626717): designed and implemented ALP, a new vectorized and data-parallel encoding for floating-point data
4. [The FastLanes File Format](https://www.vldb.org/pvldb/vol18/p4629-afroozeh.pdf)

