{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553548568614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553548568614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 23:16:08 2019 " "Processing started: Mon Mar 25 23:16:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553548568614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553548568614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553548568614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553548568847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcircuits.vhd 19 9 " "Found 19 design units, including 9 entities, in source file subcircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcircuits " "Found design unit 1: subcircuits" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GATE_AND-Structural " "Found design unit 2: GATE_AND-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 GATE_OR-Structural " "Found design unit 3: GATE_OR-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GATE_GEQ-Structural " "Found design unit 4: GATE_GEQ-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 GATE_NOT-Structural " "Found design unit 5: GATE_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GATE_AND_2-Structural " "Found design unit 6: GATE_AND_2-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GATE_OR_3-Structural " "Found design unit 7: GATE_OR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 GATE_XOR_3-Structural " "Found design unit 8: GATE_XOR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 FULLADDER-Structural " "Found design unit 9: FULLADDER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULLADDER_16-Structural " "Found design unit 10: FULLADDER_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "2 GATE_OR " "Found entity 2: GATE_OR" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "3 GATE_GEQ " "Found entity 3: GATE_GEQ" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "4 GATE_NOT " "Found entity 4: GATE_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "5 GATE_AND_2 " "Found entity 5: GATE_AND_2" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "6 GATE_OR_3 " "Found entity 6: GATE_OR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "7 GATE_XOR_3 " "Found entity 7: GATE_XOR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "8 FULLADDER " "Found entity 8: FULLADDER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULLADDER_16 " "Found entity 9: FULLADDER_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553548569158 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU16.vhd " "Can't analyze file -- file ALU16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1553548569162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X " "Found design unit 1: X" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569164 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU-Behavior " "Found design unit 2: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569164 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553548569164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553548569164 ""}
{ "Error" "EVRFX_VHDL_1073_UNCONVERTED" "CPU.vhd(38) " "VHDL error at CPU.vhd(38): expected an architecture identifier in index" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 38 0 0 } }  } 0 10777 "VHDL error at %1!s!: expected an architecture identifier in index" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A CPU.vhd(38) " "VHDL error at CPU.vhd(38): formal port or parameter \"A\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "A subcircuits.vhd(21) " "HDL error at subcircuits.vhd(21): see declaration for object \"A\"" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B CPU.vhd(38) " "VHDL error at CPU.vhd(38): formal port or parameter \"B\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B subcircuits.vhd(21) " "HDL error at subcircuits.vhd(21): see declaration for object \"B\"" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "CIN CPU.vhd(38) " "VHDL error at CPU.vhd(38): formal port or parameter \"CIN\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/CPU.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CIN subcircuits.vhd(21) " "HDL error at subcircuits.vhd(21): see declaration for object \"CIN\"" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Documents/AUEB/CPU/subcircuits.vhd" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553548569166 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553548569252 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 25 23:16:09 2019 " "Processing ended: Mon Mar 25 23:16:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553548569252 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553548569252 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553548569252 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553548569252 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus II Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553548569857 ""}
