// Seed: 3648619142
module module_0;
  always_latch @(posedge 1 or negedge id_1) begin : LABEL_0
    id_1 <= "" - id_1;
  end
  tri1 id_3 = id_2;
  assign id_3 = 1 ? 1 : 1'h0;
  tri1 id_4;
  assign module_1.id_3 = 0;
  wand id_5 = id_5;
  assign #id_6 id_5 = id_4 !=? 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_3.id_2 == id_2;
  wire id_6;
endmodule
