{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:28:52 2018 " "Info: Processing started: Fri Jun 08 15:28:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-struct " "Info: Found design unit 1: calculadora-struct" {  } { { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Info: Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Info: Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inv.vhd 2 1 " "Warning: Using design file inv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-synth " "Info: Found design unit 1: inv-synth" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/inv.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inversor " "Info: Elaborating entity \"inv\" for hierarchy \"inv:inversor\"" {  } { { "calculadora.vhd" "inversor" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.vhd 2 1 " "Warning: Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-synth " "Info: Found design unit 1: mux2-synth" {  } { { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:multiplexador0 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:multiplexador0\"" {  } { { "calculadora.vhd" "multiplexador0" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flop.vhd 2 1 " "Warning: Using design file flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flop-synth " "Info: Found design unit 1: flop-synth" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flop " "Info: Found entity 1: flop" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop flop:acumulador " "Info: Elaborating entity \"flop\" for hierarchy \"flop:acumulador\"" {  } { { "calculadora.vhd" "acumulador" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla16.vhd 2 1 " "Warning: Using design file cla16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info: Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info: Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla16 cla16:somador " "Info: Elaborating entity \"cla16\" for hierarchy \"cla16:somador\"" {  } { { "calculadora.vhd" "somador" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla16.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at cla16.vhd(29): object \"ignore\" assigned a value but never read" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla4.vhd 2 1 " "Warning: Using design file cla4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info: Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla16:somador\|cla4:cla4_1 " "Info: Elaborating entity \"cla4\" for hierarchy \"cla16:somador\|cla4:cla4_1\"" {  } { { "cla16.vhd" "cla4_1" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla4.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at cla4.vhd(27): object \"ignore\" assigned a value but never read" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela.vhd 2 1 " "Warning: Using design file vuaparalela.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela-synth " "Info: Found design unit 1: vuaparalela-synth" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela " "Info: Found entity 1: vuaparalela" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela cla16:somador\|cla4:cla4_1\|vuaparalela:carry " "Info: Elaborating entity \"vuaparalela\" for hierarchy \"cla16:somador\|cla4:cla4_1\|vuaparalela:carry\"" {  } { { "cla4.vhd" "carry" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Warning: Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Info: Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder cla16:somador\|cla4:cla4_1\|fulladder:somador0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"cla16:somador\|cla4:cla4_1\|fulladder:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela16bits.vhd 2 1 " "Warning: Using design file vuaparalela16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela16bits-synth " "Info: Found design unit 1: vuaparalela16bits-synth" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela16bits " "Info: Found entity 1: vuaparalela16bits" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela16bits cla16:somador\|vuaparalela16bits:v1 " "Info: Elaborating entity \"vuaparalela16bits\" for hierarchy \"cla16:somador\|vuaparalela16bits:v1\"" {  } { { "cla16.vhd" "v1" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Info: Implemented 131 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:28:55 2018 " "Info: Processing ended: Fri Jun 08 15:28:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:28:55 2018 " "Info: Processing started: Fri Jun 08 15:28:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculadora EP2C5T144C6 " "Info: Selected device EP2C5T144C6 for design \"calculadora\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Info: Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[0] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Info: Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[1] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Info: Pin s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[2] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Info: Pin s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[3] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\] " "Info: Pin s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[4] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\] " "Info: Pin s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[5] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\] " "Info: Pin s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[6] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\] " "Info: Pin s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[7] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\] " "Info: Pin s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[8] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\] " "Info: Pin s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[9] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\] " "Info: Pin s\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[10] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\] " "Info: Pin s\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[11] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\] " "Info: Pin s\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[12] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\] " "Info: Pin s\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[13] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\] " "Info: Pin s\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[14] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\] " "Info: Pin s\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[15] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Info: Pin cout not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cout } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Info: Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s1 } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s0 " "Info: Pin s0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s0 } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[0] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[1] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[2] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[3] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[4] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[5] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[6] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[7] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Info: Pin a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[8] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Info: Pin a\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[9] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Info: Pin a\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[10] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Info: Pin a\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[11] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Info: Pin a\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[12] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Info: Pin a\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[13] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Info: Pin a\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[14] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Info: Pin a\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[15] } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Italo/Desktop/Projeto final/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 18 17 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 18 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.896 ns register register " "Info: Estimated most critical path is register to register delay of 5.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flop:acumulador\|q\[11\] 1 REG LAB_X17_Y11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y11; Fanout = 4; REG Node = 'flop:acumulador\|q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flop:acumulador|q[11] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.419 ns) 0.622 ns cla16:somador\|cla4:cla4_3\|fulladder:somador3\|p 2 COMB LAB_X17_Y11 6 " "Info: 2: + IC(0.203 ns) + CELL(0.419 ns) = 0.622 ns; Loc. = LAB_X17_Y11; Fanout = 6; COMB Node = 'cla16:somador\|cla4:cla4_3\|fulladder:somador3\|p'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { flop:acumulador|q[11] cla16:somador|cla4:cla4_3|fulladder:somador3|p } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.420 ns) 2.188 ns mux2:multiplexador1\|y\[11\]~34 3 COMB LAB_X9_Y10 1 " "Info: 3: + IC(1.146 ns) + CELL(0.420 ns) = 2.188 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'mux2:multiplexador1\|y\[11\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { cla16:somador|cla4:cla4_3|fulladder:somador3|p mux2:multiplexador1|y[11]~34 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.150 ns) 3.962 ns mux2:multiplexador1\|y\[11\]~35 4 COMB LAB_X18_Y11 1 " "Info: 4: + IC(1.624 ns) + CELL(0.150 ns) = 3.962 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'mux2:multiplexador1\|y\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { mux2:multiplexador1|y[11]~34 mux2:multiplexador1|y[11]~35 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.718 ns mux2:multiplexador1\|y\[11\]~36 5 COMB LAB_X17_Y11 1 " "Info: 5: + IC(0.606 ns) + CELL(0.150 ns) = 4.718 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'mux2:multiplexador1\|y\[11\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { mux2:multiplexador1|y[11]~35 mux2:multiplexador1|y[11]~36 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.283 ns mux2:multiplexador1\|y\[11\]~38 6 COMB LAB_X17_Y11 2 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 5.283 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mux2:multiplexador1|y[11]~36 mux2:multiplexador1|y[11]~38 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.084 ns) 5.896 ns flop:acumulador\|q\[11\] 7 REG LAB_X17_Y11 4 " "Info: 7: + IC(0.529 ns) + CELL(0.084 ns) = 5.896 ns; Loc. = LAB_X17_Y11; Fanout = 4; REG Node = 'flop:acumulador\|q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { mux2:multiplexador1|y[11]~38 flop:acumulador|q[11] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 27.87 % ) " "Info: Total cell delay = 1.643 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 72.13 % ) " "Info: Total interconnect delay = 4.253 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.896 ns" { flop:acumulador|q[11] cla16:somador|cla4:cla4_3|fulladder:somador3|p mux2:multiplexador1|y[11]~34 mux2:multiplexador1|y[11]~35 mux2:multiplexador1|y[11]~36 mux2:multiplexador1|y[11]~38 flop:acumulador|q[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Warning: Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[0\] 0 " "Info: Pin \"s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[1\] 0 " "Info: Pin \"s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[2\] 0 " "Info: Pin \"s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[3\] 0 " "Info: Pin \"s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[4\] 0 " "Info: Pin \"s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[5\] 0 " "Info: Pin \"s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[6\] 0 " "Info: Pin \"s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[7\] 0 " "Info: Pin \"s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[8\] 0 " "Info: Pin \"s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[9\] 0 " "Info: Pin \"s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[10\] 0 " "Info: Pin \"s\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[11\] 0 " "Info: Pin \"s\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[12\] 0 " "Info: Pin \"s\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[13\] 0 " "Info: Pin \"s\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[14\] 0 " "Info: Pin \"s\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[15\] 0 " "Info: Pin \"s\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cout 0 " "Info: Pin \"cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:28:58 2018 " "Info: Processing ended: Fri Jun 08 15:28:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:28:58 2018 " "Info: Processing started: Fri Jun 08 15:28:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:28:59 2018 " "Info: Processing ended: Fri Jun 08 15:28:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:29:00 2018 " "Info: Processing started: Fri Jun 08 15:29:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculadora -c calculadora --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculadora -c calculadora --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register flop:acumulador\|q\[6\] register flop:acumulador\|q\[8\] 184.91 MHz 5.408 ns Internal " "Info: Clock \"clk\" has Internal fmax of 184.91 MHz between source register \"flop:acumulador\|q\[6\]\" and destination register \"flop:acumulador\|q\[8\]\" (period= 5.408 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns + Longest register register " "Info: + Longest register to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flop:acumulador\|q\[6\] 1 REG LCFF_X9_Y10_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 4; REG Node = 'flop:acumulador\|q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flop:acumulador|q[6] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 0.468 ns cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g 2 COMB LCCOMB_X9_Y10_N28 1 " "Info: 2: + IC(0.318 ns) + CELL(0.150 ns) = 0.468 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 0.858 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0 3 COMB LCCOMB_X9_Y10_N14 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 0.858 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.245 ns) 2.339 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1 4 COMB LCCOMB_X15_Y11_N8 3 " "Info: 4: + IC(1.236 ns) + CELL(0.245 ns) = 2.339 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.149 ns) 3.178 ns cla16:somador\|vuaparalela16bits:v1\|c\[2\]~1 5 COMB LCCOMB_X17_Y11_N20 4 " "Info: 5: + IC(0.690 ns) + CELL(0.149 ns) = 3.178 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 4; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.150 ns) 4.570 ns mux2:multiplexador1\|y\[8\]~23 6 COMB LCCOMB_X9_Y10_N24 2 " "Info: 6: + IC(1.242 ns) + CELL(0.150 ns) = 4.570 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[8\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 5.194 ns flop:acumulador\|q\[8\] 7 REG LCFF_X9_Y10_N17 4 " "Info: 7: + IC(0.258 ns) + CELL(0.366 ns) = 5.194 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 23.30 % ) " "Info: Total cell delay = 1.210 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.984 ns ( 76.70 % ) " "Info: Total interconnect delay = 3.984 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { flop:acumulador|q[6] {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.318ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.150ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.357 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.357 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[6\] 3 REG LCFF_X9_Y10_N1 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N1; Fanout = 4; REG Node = 'flop:acumulador\|q\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { flop:acumulador|q[6] cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { flop:acumulador|q[6] {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.318ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.150ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[6] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flop:acumulador\|q\[8\] s0 clk 9.559 ns register " "Info: tsu for register \"flop:acumulador\|q\[8\]\" (data pin = \"s0\", clock pin = \"clk\") is 9.559 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.952 ns + Longest pin register " "Info: + Longest pin to register delay is 11.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s0 1 PIN PIN_115 64 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_115; Fanout = 64; PIN Node = 's0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.988 ns) + CELL(0.388 ns) 7.226 ns cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g 2 COMB LCCOMB_X9_Y10_N28 1 " "Info: 2: + IC(5.988 ns) + CELL(0.388 ns) = 7.226 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|fulladder:somador2\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.616 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0 3 COMB LCCOMB_X9_Y10_N14 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 7.616 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.245 ns) 9.097 ns cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1 4 COMB LCCOMB_X15_Y11_N8 3 " "Info: 4: + IC(1.236 ns) + CELL(0.245 ns) = 9.097 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_2\|vuaparalela:carry\|gg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.149 ns) 9.936 ns cla16:somador\|vuaparalela16bits:v1\|c\[2\]~1 5 COMB LCCOMB_X17_Y11_N20 4 " "Info: 5: + IC(0.690 ns) + CELL(0.149 ns) = 9.936 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 4; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.150 ns) 11.328 ns mux2:multiplexador1\|y\[8\]~23 6 COMB LCCOMB_X9_Y10_N24 2 " "Info: 6: + IC(1.242 ns) + CELL(0.150 ns) = 11.328 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[8\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.366 ns) 11.952 ns flop:acumulador\|q\[8\] 7 REG LCFF_X9_Y10_N17 4 " "Info: 7: + IC(0.258 ns) + CELL(0.366 ns) = 11.952 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 19.23 % ) " "Info: Total cell delay = 2.298 ns ( 19.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.654 ns ( 80.77 % ) " "Info: Total interconnect delay = 9.654 ns ( 80.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.952 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.952 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 5.988ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.850ns 0.388ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.357 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.952 ns" { s0 cla16:somador|cla4:cla4_2|fulladder:somador2|g cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 cla16:somador|vuaparalela16bits:v1|c[2]~1 mux2:multiplexador1|y[8]~23 flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.952 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_2|fulladder:somador2|g {} cla16:somador|cla4:cla4_2|vuaparalela:carry|cout~0 {} cla16:somador|cla4:cla4_2|vuaparalela:carry|gg~1 {} cla16:somador|vuaparalela16bits:v1|c[2]~1 {} mux2:multiplexador1|y[8]~23 {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 5.988ns 0.240ns 1.236ns 0.690ns 1.242ns 0.258ns } { 0.000ns 0.850ns 0.388ns 0.150ns 0.245ns 0.149ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s\[13\] flop:acumulador\|q\[8\] 11.957 ns register " "Info: tco from clock \"clk\" to destination pin \"s\[13\]\" through register \"flop:acumulador\|q\[8\]\" is 11.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.357 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 2.357 ns flop:acumulador\|q\[8\] 3 REG LCFF_X9_Y10_N17 4 " "Info: 3: + IC(0.709 ns) + CELL(0.537 ns) = 2.357 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.74 % ) " "Info: Total cell delay = 1.526 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 35.26 % ) " "Info: Total interconnect delay = 0.831 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.350 ns + Longest register pin " "Info: + Longest register to pin delay is 9.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flop:acumulador\|q\[8\] 1 REG LCFF_X9_Y10_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 4; REG Node = 'flop:acumulador\|q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flop:acumulador|q[8] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.150 ns) 1.465 ns cla16:somador\|cla4:cla4_3\|fulladder:somador0\|p 2 COMB LCCOMB_X17_Y11_N24 5 " "Info: 2: + IC(1.315 ns) + CELL(0.150 ns) = 1.465 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 5; COMB Node = 'cla16:somador\|cla4:cla4_3\|fulladder:somador0\|p'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 2.074 ns cla16:somador\|cla4:cla4_3\|vuaparalela:carry\|pg~1 3 COMB LCCOMB_X17_Y11_N6 1 " "Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 2.074 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_3\|vuaparalela:carry\|pg~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.419 ns) 3.169 ns cla16:somador\|vuaparalela16bits:v1\|c\[3\]~2 4 COMB LCCOMB_X15_Y11_N12 2 " "Info: 4: + IC(0.676 ns) + CELL(0.419 ns) = 3.169 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 2; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela16bits:v1|c[3]~2 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 3.571 ns cla16:somador\|vuaparalela16bits:v1\|c\[3\]~3 5 COMB LCCOMB_X15_Y11_N14 3 " "Info: 5: + IC(0.253 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 3; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { cla16:somador|vuaparalela16bits:v1|c[3]~2 cla16:somador|vuaparalela16bits:v1|c[3]~3 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 4.115 ns cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0 6 COMB LCCOMB_X15_Y11_N2 1 " "Info: 6: + IC(0.269 ns) + CELL(0.275 ns) = 4.115 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { cla16:somador|vuaparalela16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.516 ns mux2:multiplexador1\|y\[13\]~42 7 COMB LCCOMB_X15_Y11_N16 2 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 4.516 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(2.652 ns) 9.350 ns s\[13\] 8 PIN PIN_73 0 " "Info: 8: + IC(2.182 ns) + CELL(2.652 ns) = 9.350 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 's\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.945 ns ( 42.19 % ) " "Info: Total cell delay = 3.945 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 57.81 % ) " "Info: Total interconnect delay = 5.405 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela16bits:v1|c[3]~2 cla16:somador|vuaparalela16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { flop:acumulador|q[8] {} cla16:somador|cla4:cla4_3|fulladder:somador0|p {} cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 {} cla16:somador|vuaparalela16bits:v1|c[3]~2 {} cla16:somador|vuaparalela16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 1.315ns 0.459ns 0.676ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.150ns 0.150ns 0.419ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { clk clk~clkctrl flop:acumulador|q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[8] {} } { 0.000ns 0.000ns 0.122ns 0.709ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.350 ns" { flop:acumulador|q[8] cla16:somador|cla4:cla4_3|fulladder:somador0|p cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 cla16:somador|vuaparalela16bits:v1|c[3]~2 cla16:somador|vuaparalela16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.350 ns" { flop:acumulador|q[8] {} cla16:somador|cla4:cla4_3|fulladder:somador0|p {} cla16:somador|cla4:cla4_3|vuaparalela:carry|pg~1 {} cla16:somador|vuaparalela16bits:v1|c[3]~2 {} cla16:somador|vuaparalela16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 1.315ns 0.459ns 0.676ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.150ns 0.150ns 0.419ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s0 s\[13\] 15.902 ns Longest " "Info: Longest tpd from source pin \"s0\" to destination pin \"s\[13\]\" is 15.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s0 1 PIN PIN_115 64 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_115; Fanout = 64; PIN Node = 's0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s0 } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.022 ns) + CELL(0.420 ns) 7.292 ns cla16:somador\|cla4:cla4_1\|fulladder:somador2\|p 2 COMB LCCOMB_X18_Y9_N26 3 " "Info: 2: + IC(6.022 ns) + CELL(0.420 ns) = 7.292 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 3; COMB Node = 'cla16:somador\|cla4:cla4_1\|fulladder:somador2\|p'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { s0 cla16:somador|cla4:cla4_1|fulladder:somador2|p } "NODE_NAME" } } { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 8.185 ns cla16:somador\|cla4:cla4_1\|vuaparalela:carry\|gg~0 3 COMB LCCOMB_X17_Y11_N22 2 " "Info: 3: + IC(0.743 ns) + CELL(0.150 ns) = 8.185 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 2; COMB Node = 'cla16:somador\|cla4:cla4_1\|vuaparalela:carry\|gg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { cla16:somador|cla4:cla4_1|fulladder:somador2|p cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.150 ns) 9.009 ns cla16:somador\|vuaparalela16bits:v1\|c\[1\] 4 COMB LCCOMB_X15_Y11_N20 6 " "Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 9.009 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 6; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 cla16:somador|vuaparalela16bits:v1|c[1] } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.437 ns) 9.721 ns cla16:somador\|vuaparalela16bits:v1\|c\[3\]~2 5 COMB LCCOMB_X15_Y11_N12 2 " "Info: 5: + IC(0.275 ns) + CELL(0.437 ns) = 9.721 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 2; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { cla16:somador|vuaparalela16bits:v1|c[1] cla16:somador|vuaparalela16bits:v1|c[3]~2 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 10.123 ns cla16:somador\|vuaparalela16bits:v1\|c\[3\]~3 6 COMB LCCOMB_X15_Y11_N14 3 " "Info: 6: + IC(0.253 ns) + CELL(0.149 ns) = 10.123 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 3; COMB Node = 'cla16:somador\|vuaparalela16bits:v1\|c\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { cla16:somador|vuaparalela16bits:v1|c[3]~2 cla16:somador|vuaparalela16bits:v1|c[3]~3 } "NODE_NAME" } } { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 10.667 ns cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0 7 COMB LCCOMB_X15_Y11_N2 1 " "Info: 7: + IC(0.269 ns) + CELL(0.275 ns) = 10.667 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'cla16:somador\|cla4:cla4_4\|vuaparalela:carry\|c\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { cla16:somador|vuaparalela16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 11.068 ns mux2:multiplexador1\|y\[13\]~42 8 COMB LCCOMB_X15_Y11_N16 2 " "Info: 8: + IC(0.251 ns) + CELL(0.150 ns) = 11.068 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(2.652 ns) 15.902 ns s\[13\] 9 PIN PIN_73 0 " "Info: 9: + IC(2.182 ns) + CELL(2.652 ns) = 15.902 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 's\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 32.91 % ) " "Info: Total cell delay = 5.233 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.669 ns ( 67.09 % ) " "Info: Total interconnect delay = 10.669 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.902 ns" { s0 cla16:somador|cla4:cla4_1|fulladder:somador2|p cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 cla16:somador|vuaparalela16bits:v1|c[1] cla16:somador|vuaparalela16bits:v1|c[3]~2 cla16:somador|vuaparalela16bits:v1|c[3]~3 cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 mux2:multiplexador1|y[13]~42 s[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.902 ns" { s0 {} s0~combout {} cla16:somador|cla4:cla4_1|fulladder:somador2|p {} cla16:somador|cla4:cla4_1|vuaparalela:carry|gg~0 {} cla16:somador|vuaparalela16bits:v1|c[1] {} cla16:somador|vuaparalela16bits:v1|c[3]~2 {} cla16:somador|vuaparalela16bits:v1|c[3]~3 {} cla16:somador|cla4:cla4_4|vuaparalela:carry|c[2]~0 {} mux2:multiplexador1|y[13]~42 {} s[13] {} } { 0.000ns 0.000ns 6.022ns 0.743ns 0.674ns 0.275ns 0.253ns 0.269ns 0.251ns 2.182ns } { 0.000ns 0.850ns 0.420ns 0.150ns 0.150ns 0.437ns 0.149ns 0.275ns 0.150ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flop:acumulador\|q\[13\] s1 clk -3.831 ns register " "Info: th for register \"flop:acumulador\|q\[13\]\" (data pin = \"s1\", clock pin = \"clk\") is -3.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.537 ns) 2.361 ns flop:acumulador\|q\[13\] 3 REG LCFF_X15_Y11_N17 3 " "Info: 3: + IC(0.713 ns) + CELL(0.537 ns) = 2.361 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'flop:acumulador\|q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.63 % ) " "Info: Total cell delay = 1.526 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.835 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 0.122ns 0.713ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.458 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns s1 1 PIN PIN_129 36 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_129; Fanout = 36; PIN Node = 's1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.096 ns) + CELL(0.438 ns) 6.374 ns mux2:multiplexador1\|y\[13\]~42 2 COMB LCCOMB_X15_Y11_N16 2 " "Info: 2: + IC(5.096 ns) + CELL(0.438 ns) = 6.374 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'mux2:multiplexador1\|y\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { s1 mux2:multiplexador1|y[13]~42 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.458 ns flop:acumulador\|q\[13\] 3 REG LCFF_X15_Y11_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.458 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'flop:acumulador\|q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 21.09 % ) " "Info: Total cell delay = 1.362 ns ( 21.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 78.91 % ) " "Info: Total interconnect delay = 5.096 ns ( 78.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { s1 mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { s1 {} s1~combout {} mux2:multiplexador1|y[13]~42 {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 5.096ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 0.122ns 0.713ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { s1 mux2:multiplexador1|y[13]~42 flop:acumulador|q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { s1 {} s1~combout {} mux2:multiplexador1|y[13]~42 {} flop:acumulador|q[13] {} } { 0.000ns 0.000ns 5.096ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:29:00 2018 " "Info: Processing ended: Fri Jun 08 15:29:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:29:01 2018 " "Info: Processing started: Fri Jun 08 15:29:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off calculadora -c calculadora " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "calculadora.vho calculadora_vhd.sdo C:/Users/Italo/Desktop/Projeto final/simulation/modelsim/ simulation " "Info: Generated files \"calculadora.vho\" and \"calculadora_vhd.sdo\" in directory \"C:/Users/Italo/Desktop/Projeto final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:29:01 2018 " "Info: Processing ended: Fri Jun 08 15:29:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
