<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720')">rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.60</td>
<td class="s10 cl rt"><a href="mod1892.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1892.html#Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1892.html#inst_tag_170984"  onclick="showContent('inst_tag_170984')">config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 91.80</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1892.html#inst_tag_170984_Toggle" > 67.19</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1892.html#inst_tag_170983"  onclick="showContent('inst_tag_170983')">config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 92.24</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1892.html#inst_tag_170983_Toggle" > 68.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1892.html#inst_tag_170986"  onclick="showContent('inst_tag_170986')">config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 92.68</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1892.html#inst_tag_170986_Toggle" > 70.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1892.html#inst_tag_170985"  onclick="showContent('inst_tag_170985')">config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 92.82</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1892.html#inst_tag_170985_Toggle" > 71.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_170984'>
<hr>
<a name="inst_tag_170984"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_170984" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.80</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1892.html#inst_tag_170984_Toggle" > 67.19</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 65.98</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.50</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1659.html#inst_tag_134156" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77820" id="tag_urg_inst_77820">Aap</a></td>
<td class="s8 cl rt"> 85.15</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.46</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77821" id="tag_urg_inst_77821">Aap_0</a></td>
<td class="s8 cl rt"> 84.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550.html#inst_tag_235584" id="tag_urg_inst_235584">Awp</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40212" id="tag_urg_inst_40212">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261415" id="tag_urg_inst_261415">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261416" id="tag_urg_inst_261416">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261414" id="tag_urg_inst_261414">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261413" id="tag_urg_inst_261413">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178903" id="tag_urg_inst_178903">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_170983'>
<hr>
<a name="inst_tag_170983"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_170983" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.24</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod1892.html#inst_tag_170983_Toggle" > 68.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 67.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.04</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.79</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1659.html#inst_tag_134155" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77818" id="tag_urg_inst_77818">Aap</a></td>
<td class="s8 cl rt"> 85.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77819" id="tag_urg_inst_77819">Aap_0</a></td>
<td class="s8 cl rt"> 86.13</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550.html#inst_tag_235583" id="tag_urg_inst_235583">Awp</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40210" id="tag_urg_inst_40210">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261396" id="tag_urg_inst_261396">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261397" id="tag_urg_inst_261397">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261395" id="tag_urg_inst_261395">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261394" id="tag_urg_inst_261394">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178901" id="tag_urg_inst_178901">usm</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_170986'>
<hr>
<a name="inst_tag_170986"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_170986" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.68</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1892.html#inst_tag_170986_Toggle" > 70.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1659.html#inst_tag_134158" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77824" id="tag_urg_inst_77824">Aap</a></td>
<td class="s8 cl rt"> 86.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77825" id="tag_urg_inst_77825">Aap_0</a></td>
<td class="s8 cl rt"> 86.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550.html#inst_tag_235586" id="tag_urg_inst_235586">Awp</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40214" id="tag_urg_inst_40214">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261481" id="tag_urg_inst_261481">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261482" id="tag_urg_inst_261482">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261480" id="tag_urg_inst_261480">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261479" id="tag_urg_inst_261479">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178905" id="tag_urg_inst_178905">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_170985'>
<hr>
<a name="inst_tag_170985"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_170985" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.82</td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1892.html#inst_tag_170985_Toggle" > 71.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1892.html#inst_tag_170985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 71.04</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.78</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1659.html#inst_tag_134157" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77822" id="tag_urg_inst_77822">Aap</a></td>
<td class="s8 cl rt"> 87.96</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.87</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_77823" id="tag_urg_inst_77823">Aap_0</a></td>
<td class="s8 cl rt"> 87.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550.html#inst_tag_235585" id="tag_urg_inst_235585">Awp</a></td>
<td class="s9 cl rt"> 97.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod753.html#inst_tag_40213" id="tag_urg_inst_40213">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261464" id="tag_urg_inst_261464">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261465" id="tag_urg_inst_261465">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261463" id="tag_urg_inst_261463">ursrrrg428</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_1.html#inst_tag_261462" id="tag_urg_inst_261462">ursrrrg435</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_178904" id="tag_urg_inst_178904">usm</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1892.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261169</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261193</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261228</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
260929                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260930     1/1          		if ( ! Sys_Clk_RstN )
260931     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
260932     1/1          		else if ( ReqIsPreStrm )
260933     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
260934                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
260935                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
260936                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260937     1/1          		if ( ! Sys_Clk_RstN )
260938     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
260939     1/1          		else if ( ReqIsPreStrm )
260940     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
260941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260942     1/1          		if ( ! Sys_Clk_RstN )
260943     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
260944     1/1          		else if ( ReqIsPreStrm )
260945     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
260946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260947     1/1          		if ( ! Sys_Clk_RstN )
260948     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
260949     1/1          		else if ( EnIdReg )
260950     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
260951                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
260952                  		.Rx_0( u_b31_0 )
260953                  	,	.Rx_1( u_b31_1 )
260954                  	,	.Rx_10( u_b31_10 )
260955                  	,	.Rx_2( u_b31_2 )
260956                  	,	.Rx_3( u_b31_3 )
260957                  	,	.Rx_4( u_b31_4 )
260958                  	,	.Rx_5( u_b31_5 )
260959                  	,	.Rx_6( u_b31_6 )
260960                  	,	.RxRdy( u_574 )
260961                  	,	.RxVld( AxiAwB_Valid )
260962                  	,	.Sys_Clk( Sys_Clk )
260963                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
260964                  	,	.Sys_Clk_En( Sys_Clk_En )
260965                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
260966                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
260967                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
260968                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
260969                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
260970                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
260971                  	,	.Tx_0( u_474f_0 )
260972                  	,	.Tx_1( u_474f_1 )
260973                  	,	.Tx_10( u_474f_10 )
260974                  	,	.Tx_2( u_474f_2 )
260975                  	,	.Tx_3( u_474f_3 )
260976                  	,	.Tx_4( u_474f_4 )
260977                  	,	.Tx_5( u_474f_5 )
260978                  	,	.Tx_6( u_474f_6 )
260979                  	,	.TxRdy( Axi_aw_ready )
260980                  	,	.TxVld( Axi_aw_valid )
260981                  	);
260982                  	assign AxiAwB_Ready = u_574;
260983                  	assign AxiAw_Ready = AxiAwB_Ready;
260984                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
260985                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
260986                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
260987                  		.Clk( Sys_Clk )
260988                  	,	.Clk_ClkS( Sys_Clk_ClkS )
260989                  	,	.Clk_En( Sys_Clk_En )
260990                  	,	.Clk_EnS( Sys_Clk_EnS )
260991                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
260992                  	,	.Clk_RstN( Sys_Clk_RstN )
260993                  	,	.Clk_Tm( Sys_Clk_Tm )
260994                  	,	.O( WrDataNotVld )
260995                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
260996                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
260997                  	);
260998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
260999                  		.Clk( Sys_Clk )
261000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261001                  	,	.Clk_En( Sys_Clk_En )
261002                  	,	.Clk_EnS( Sys_Clk_EnS )
261003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261004                  	,	.Clk_RstN( Sys_Clk_RstN )
261005                  	,	.Clk_Tm( Sys_Clk_Tm )
261006                  	,	.O( WrAddrCyN )
261007                  	,	.Reset( RstWrAddrCyN )
261008                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
261009                  	);
261010                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
261011                  		.Rx_0( u_2e3f_0 )
261012                  	,	.Rx_2( u_2e3f_2 )
261013                  	,	.Rx_4( u_2e3f_4 )
261014                  	,	.RxRdy( u_614 )
261015                  	,	.RxVld( AxiW_Valid )
261016                  	,	.Sys_Clk( Sys_Clk )
261017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261018                  	,	.Sys_Clk_En( Sys_Clk_En )
261019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261023                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
261024                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
261025                  	,	.Tx_0( u_d641_0 )
261026                  	,	.Tx_2( u_d641_2 )
261027                  	,	.Tx_4( u_d641_4 )
261028                  	,	.TxRdy( Axi_w_ready )
261029                  	,	.TxVld( Axi_w_valid )
261030                  	);
261031                  	assign AxiW_Ready = u_614;
261032                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
261033                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
261034                  	assign Gen_Req_Rdy = AxiRdy;
261035                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
261036                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
261037                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
261038                  	assign u_b175 = Gen_Req_Data [31:28];
261039                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
261040                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
261041                  	assign AxiAr_Addr = ArAddr;
261042                  	assign AxiArD_Addr = AxiAr_Addr;
261043                  	assign AxiArDB_Addr = AxiArD_Addr;
261044                  	assign u_6808_0 = AxiArDB_Addr;
261045                  	assign AxiAr_Burst = ReqBurst;
261046                  	assign AxiArD_Burst = AxiAr_Burst;
261047                  	assign AxiArDB_Burst = AxiArD_Burst;
261048                  	assign u_6808_1 = AxiArDB_Burst;
261049                  	assign AxiAr_Size = ReqAxiSize;
261050                  	assign AxiArD_Size = AxiAr_Size;
261051                  	assign AxiArDB_Size = AxiArD_Size;
261052                  	assign u_6808_10 = AxiArDB_Size;
261053                  	assign AxiAr_Cache = ReqCacheMap;
261054                  	assign AxiArD_Cache = AxiAr_Cache;
261055                  	assign AxiArDB_Cache = AxiArD_Cache;
261056                  	assign u_6808_2 = AxiArDB_Cache;
261057                  	assign AxiAr_Id = { ReqId };
261058                  	assign AxiArD_Id = AxiAr_Id;
261059                  	assign AxiArDB_Id = AxiArD_Id;
261060                  	assign u_6808_3 = AxiArDB_Id;
261061                  	assign AxiAr_Len = ReqAxiLength;
261062                  	assign AxiArD_Len = AxiAr_Len;
261063                  	assign AxiArDB_Len = AxiArD_Len;
261064                  	assign u_6808_4 = AxiArDB_Len;
261065                  	assign AxiAr_Lock = ReqLock [0];
261066                  	assign AxiArD_Lock = AxiAr_Lock;
261067                  	assign AxiArDB_Lock = AxiArD_Lock;
261068                  	assign u_6808_5 = AxiArDB_Lock;
261069                  	assign AxiAr_Prot = ReqProtMap;
261070                  	assign AxiArD_Prot = AxiAr_Prot;
261071                  	assign AxiArDB_Prot = AxiArD_Prot;
261072                  	assign u_6808_6 = AxiArDB_Prot;
261073                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
261074                  	assign AxiArD_Valid = AxiAr_Valid;
261075                  	assign AxiArDB_Valid = AxiArD_Valid;
261076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261077     1/1          		if ( ! Sys_Clk_RstN )
261078     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
261079     1/1          		else if ( EnRegReq )
261080     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
261081                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
261082                  		.Clk( Sys_Clk )
261083                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261084                  	,	.Clk_En( Sys_Clk_En )
261085                  	,	.Clk_EnS( Sys_Clk_EnS )
261086                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261087                  	,	.Clk_RstN( Sys_Clk_RstN )
261088                  	,	.Clk_Tm( Sys_Clk_Tm )
261089                  	,	.O( IsLastReq )
261090                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
261091                  	,		.Set(
261092                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
261093                  		)
261094                  	);
261095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
261096                  		.Clk( Sys_Clk )
261097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261098                  	,	.Clk_En( Sys_Clk_En )
261099                  	,	.Clk_EnS( Sys_Clk_EnS )
261100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261101                  	,	.Clk_RstN( Sys_Clk_RstN )
261102                  	,	.Clk_Tm( Sys_Clk_Tm )
261103                  	,	.O( EnStream )
261104                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
261105                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
261106                  	);
261107                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
261108                  		.Rx_0( u_6808_0 )
261109                  	,	.Rx_1( u_6808_1 )
261110                  	,	.Rx_10( u_6808_10 )
261111                  	,	.Rx_2( u_6808_2 )
261112                  	,	.Rx_3( u_6808_3 )
261113                  	,	.Rx_4( u_6808_4 )
261114                  	,	.Rx_5( u_6808_5 )
261115                  	,	.Rx_6( u_6808_6 )
261116                  	,	.RxRdy( u_336 )
261117                  	,	.RxVld( AxiArDB_Valid )
261118                  	,	.Sys_Clk( Sys_Clk )
261119                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261120                  	,	.Sys_Clk_En( Sys_Clk_En )
261121                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261122                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261123                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261124                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261125                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
261126                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
261127                  	,	.Tx_0( u_a246_0 )
261128                  	,	.Tx_1( u_a246_1 )
261129                  	,	.Tx_10( u_a246_10 )
261130                  	,	.Tx_2( u_a246_2 )
261131                  	,	.Tx_3( u_a246_3 )
261132                  	,	.Tx_4( u_a246_4 )
261133                  	,	.Tx_5( u_a246_5 )
261134                  	,	.Tx_6( u_a246_6 )
261135                  	,	.TxRdy( Axi_ar_ready )
261136                  	,	.TxVld( Axi_ar_valid )
261137                  	);
261138                  	assign Axi_ar_addr = u_a246_0;
261139                  	assign Axi_ar_burst = u_a246_1;
261140                  	assign Axi_ar_cache = u_a246_2;
261141                  	assign Axi_ar_id = u_a246_3;
261142                  	assign Axi_ar_len = u_a246_4;
261143                  	assign Axi_ar_lock = u_a246_5;
261144                  	assign Axi_ar_prot = u_a246_6;
261145                  	assign Axi_ar_size = u_a246_10;
261146                  	assign Axi_aw_addr = u_474f_0;
261147                  	assign Axi_aw_burst = u_474f_1;
261148                  	assign Axi_aw_cache = u_474f_2;
261149                  	assign Axi_aw_id = u_474f_3;
261150                  	assign Axi_aw_len = u_474f_4;
261151                  	assign Axi_aw_lock = u_474f_5;
261152                  	assign Axi_aw_prot = u_474f_6;
261153                  	assign Axi_aw_size = u_474f_10;
261154                  	assign Axi_w_data = u_d641_0;
261155                  	assign Axi_w_last = u_d641_2;
261156                  	assign Axi_w_strb = u_d641_4;
261157                  	assign LockAbort = 1'b0;
261158                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
261159                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
261160                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
261161                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261162     1/1          			if ( ! Sys_Clk_RstN )
261163     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
261164     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
261165     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
261166                  	// synopsys translate_off
261167                  	// synthesis translate_off
261168                  	always @( posedge Sys_Clk )
261169     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261170     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
261171                  			&amp;
261172                  			1'b1
261173                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
261174                  			) begin
261175     <font color = "grey">unreachable  </font>				dontStop = 0;
261176     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261177     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261178     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
261179     <font color = "grey">unreachable  </font>					$stop;
261180                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261181                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261182                  	// synthesis translate_on
261183                  	// synopsys translate_on
261184                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261185                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261186     1/1          			if ( ! Sys_Clk_RstN )
261187     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
261188     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261189     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
261190                  	// synopsys translate_off
261191                  	// synthesis translate_off
261192                  	always @( posedge Sys_Clk )
261193     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261194     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
261195     <font color = "grey">unreachable  </font>				dontStop = 0;
261196     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261197     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261198     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
261199     <font color = "grey">unreachable  </font>					$stop;
261200                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261201                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261202                  	// synthesis translate_on
261203                  	// synopsys translate_on
261204                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261205                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261206     1/1          			if ( ! Sys_Clk_RstN )
261207     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
261208     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261209     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
261210                  	// synopsys translate_off
261211                  	// synthesis translate_off
261212                  	always @( posedge Sys_Clk )
261213     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261214     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
261215     <font color = "grey">unreachable  </font>				dontStop = 0;
261216     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261217     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261218     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
261219     <font color = "grey">unreachable  </font>					$stop;
261220                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261221                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261222                  	// synthesis translate_on
261223                  	// synopsys translate_on
261224                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
261225                  	// synopsys translate_off
261226                  	// synthesis translate_off
261227                  	always @( posedge Sys_Clk )
261228     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261229     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
261230     <font color = "grey">unreachable  </font>				dontStop = 0;
261231     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261232     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261233     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
261234     <font color = "grey">unreachable  </font>					$stop;
261235                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261236                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1892.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260881
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260897
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260911
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261036
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261040
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1892.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">381</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">196</td>
<td class="rt">76.56 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">185</td>
<td class="rt">72.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">26</td>
<td class="rt">52.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">381</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">196</td>
<td class="rt">76.56 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">185</td>
<td class="rt">72.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1892.html" >rsnoc_z_H_R_N_A_G2_R_Req_c29ec720</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260911</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260881     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260897     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260901     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260911     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261036     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261040     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260930     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260931     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
260932     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260933     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260937     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260938     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
260939     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260940     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260943     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
260944     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260945     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260948     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
260949     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
260950     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261078     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
261079     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
261080     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261162     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261163     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
261164     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261165     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261186     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261187     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261188     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261189     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261206     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261207     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261208     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261209     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_170984'>
<a name="inst_tag_170984_Line"></a>
<b>Line Coverage for Instance : <a href="mod1892.html#inst_tag_170984" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261169</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261193</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261228</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
260929                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260930     1/1          		if ( ! Sys_Clk_RstN )
260931     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
260932     1/1          		else if ( ReqIsPreStrm )
260933     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
260934                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
260935                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
260936                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260937     1/1          		if ( ! Sys_Clk_RstN )
260938     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
260939     1/1          		else if ( ReqIsPreStrm )
260940     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
260941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260942     1/1          		if ( ! Sys_Clk_RstN )
260943     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
260944     1/1          		else if ( ReqIsPreStrm )
260945     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
260946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260947     1/1          		if ( ! Sys_Clk_RstN )
260948     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
260949     1/1          		else if ( EnIdReg )
260950     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
260951                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
260952                  		.Rx_0( u_b31_0 )
260953                  	,	.Rx_1( u_b31_1 )
260954                  	,	.Rx_10( u_b31_10 )
260955                  	,	.Rx_2( u_b31_2 )
260956                  	,	.Rx_3( u_b31_3 )
260957                  	,	.Rx_4( u_b31_4 )
260958                  	,	.Rx_5( u_b31_5 )
260959                  	,	.Rx_6( u_b31_6 )
260960                  	,	.RxRdy( u_574 )
260961                  	,	.RxVld( AxiAwB_Valid )
260962                  	,	.Sys_Clk( Sys_Clk )
260963                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
260964                  	,	.Sys_Clk_En( Sys_Clk_En )
260965                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
260966                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
260967                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
260968                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
260969                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
260970                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
260971                  	,	.Tx_0( u_474f_0 )
260972                  	,	.Tx_1( u_474f_1 )
260973                  	,	.Tx_10( u_474f_10 )
260974                  	,	.Tx_2( u_474f_2 )
260975                  	,	.Tx_3( u_474f_3 )
260976                  	,	.Tx_4( u_474f_4 )
260977                  	,	.Tx_5( u_474f_5 )
260978                  	,	.Tx_6( u_474f_6 )
260979                  	,	.TxRdy( Axi_aw_ready )
260980                  	,	.TxVld( Axi_aw_valid )
260981                  	);
260982                  	assign AxiAwB_Ready = u_574;
260983                  	assign AxiAw_Ready = AxiAwB_Ready;
260984                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
260985                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
260986                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
260987                  		.Clk( Sys_Clk )
260988                  	,	.Clk_ClkS( Sys_Clk_ClkS )
260989                  	,	.Clk_En( Sys_Clk_En )
260990                  	,	.Clk_EnS( Sys_Clk_EnS )
260991                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
260992                  	,	.Clk_RstN( Sys_Clk_RstN )
260993                  	,	.Clk_Tm( Sys_Clk_Tm )
260994                  	,	.O( WrDataNotVld )
260995                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
260996                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
260997                  	);
260998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
260999                  		.Clk( Sys_Clk )
261000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261001                  	,	.Clk_En( Sys_Clk_En )
261002                  	,	.Clk_EnS( Sys_Clk_EnS )
261003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261004                  	,	.Clk_RstN( Sys_Clk_RstN )
261005                  	,	.Clk_Tm( Sys_Clk_Tm )
261006                  	,	.O( WrAddrCyN )
261007                  	,	.Reset( RstWrAddrCyN )
261008                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
261009                  	);
261010                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
261011                  		.Rx_0( u_2e3f_0 )
261012                  	,	.Rx_2( u_2e3f_2 )
261013                  	,	.Rx_4( u_2e3f_4 )
261014                  	,	.RxRdy( u_614 )
261015                  	,	.RxVld( AxiW_Valid )
261016                  	,	.Sys_Clk( Sys_Clk )
261017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261018                  	,	.Sys_Clk_En( Sys_Clk_En )
261019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261023                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
261024                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
261025                  	,	.Tx_0( u_d641_0 )
261026                  	,	.Tx_2( u_d641_2 )
261027                  	,	.Tx_4( u_d641_4 )
261028                  	,	.TxRdy( Axi_w_ready )
261029                  	,	.TxVld( Axi_w_valid )
261030                  	);
261031                  	assign AxiW_Ready = u_614;
261032                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
261033                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
261034                  	assign Gen_Req_Rdy = AxiRdy;
261035                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
261036                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
261037                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
261038                  	assign u_b175 = Gen_Req_Data [31:28];
261039                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
261040                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
261041                  	assign AxiAr_Addr = ArAddr;
261042                  	assign AxiArD_Addr = AxiAr_Addr;
261043                  	assign AxiArDB_Addr = AxiArD_Addr;
261044                  	assign u_6808_0 = AxiArDB_Addr;
261045                  	assign AxiAr_Burst = ReqBurst;
261046                  	assign AxiArD_Burst = AxiAr_Burst;
261047                  	assign AxiArDB_Burst = AxiArD_Burst;
261048                  	assign u_6808_1 = AxiArDB_Burst;
261049                  	assign AxiAr_Size = ReqAxiSize;
261050                  	assign AxiArD_Size = AxiAr_Size;
261051                  	assign AxiArDB_Size = AxiArD_Size;
261052                  	assign u_6808_10 = AxiArDB_Size;
261053                  	assign AxiAr_Cache = ReqCacheMap;
261054                  	assign AxiArD_Cache = AxiAr_Cache;
261055                  	assign AxiArDB_Cache = AxiArD_Cache;
261056                  	assign u_6808_2 = AxiArDB_Cache;
261057                  	assign AxiAr_Id = { ReqId };
261058                  	assign AxiArD_Id = AxiAr_Id;
261059                  	assign AxiArDB_Id = AxiArD_Id;
261060                  	assign u_6808_3 = AxiArDB_Id;
261061                  	assign AxiAr_Len = ReqAxiLength;
261062                  	assign AxiArD_Len = AxiAr_Len;
261063                  	assign AxiArDB_Len = AxiArD_Len;
261064                  	assign u_6808_4 = AxiArDB_Len;
261065                  	assign AxiAr_Lock = ReqLock [0];
261066                  	assign AxiArD_Lock = AxiAr_Lock;
261067                  	assign AxiArDB_Lock = AxiArD_Lock;
261068                  	assign u_6808_5 = AxiArDB_Lock;
261069                  	assign AxiAr_Prot = ReqProtMap;
261070                  	assign AxiArD_Prot = AxiAr_Prot;
261071                  	assign AxiArDB_Prot = AxiArD_Prot;
261072                  	assign u_6808_6 = AxiArDB_Prot;
261073                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
261074                  	assign AxiArD_Valid = AxiAr_Valid;
261075                  	assign AxiArDB_Valid = AxiArD_Valid;
261076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261077     1/1          		if ( ! Sys_Clk_RstN )
261078     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
261079     1/1          		else if ( EnRegReq )
261080     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
261081                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
261082                  		.Clk( Sys_Clk )
261083                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261084                  	,	.Clk_En( Sys_Clk_En )
261085                  	,	.Clk_EnS( Sys_Clk_EnS )
261086                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261087                  	,	.Clk_RstN( Sys_Clk_RstN )
261088                  	,	.Clk_Tm( Sys_Clk_Tm )
261089                  	,	.O( IsLastReq )
261090                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
261091                  	,		.Set(
261092                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
261093                  		)
261094                  	);
261095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
261096                  		.Clk( Sys_Clk )
261097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261098                  	,	.Clk_En( Sys_Clk_En )
261099                  	,	.Clk_EnS( Sys_Clk_EnS )
261100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261101                  	,	.Clk_RstN( Sys_Clk_RstN )
261102                  	,	.Clk_Tm( Sys_Clk_Tm )
261103                  	,	.O( EnStream )
261104                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
261105                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
261106                  	);
261107                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
261108                  		.Rx_0( u_6808_0 )
261109                  	,	.Rx_1( u_6808_1 )
261110                  	,	.Rx_10( u_6808_10 )
261111                  	,	.Rx_2( u_6808_2 )
261112                  	,	.Rx_3( u_6808_3 )
261113                  	,	.Rx_4( u_6808_4 )
261114                  	,	.Rx_5( u_6808_5 )
261115                  	,	.Rx_6( u_6808_6 )
261116                  	,	.RxRdy( u_336 )
261117                  	,	.RxVld( AxiArDB_Valid )
261118                  	,	.Sys_Clk( Sys_Clk )
261119                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261120                  	,	.Sys_Clk_En( Sys_Clk_En )
261121                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261122                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261123                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261124                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261125                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
261126                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
261127                  	,	.Tx_0( u_a246_0 )
261128                  	,	.Tx_1( u_a246_1 )
261129                  	,	.Tx_10( u_a246_10 )
261130                  	,	.Tx_2( u_a246_2 )
261131                  	,	.Tx_3( u_a246_3 )
261132                  	,	.Tx_4( u_a246_4 )
261133                  	,	.Tx_5( u_a246_5 )
261134                  	,	.Tx_6( u_a246_6 )
261135                  	,	.TxRdy( Axi_ar_ready )
261136                  	,	.TxVld( Axi_ar_valid )
261137                  	);
261138                  	assign Axi_ar_addr = u_a246_0;
261139                  	assign Axi_ar_burst = u_a246_1;
261140                  	assign Axi_ar_cache = u_a246_2;
261141                  	assign Axi_ar_id = u_a246_3;
261142                  	assign Axi_ar_len = u_a246_4;
261143                  	assign Axi_ar_lock = u_a246_5;
261144                  	assign Axi_ar_prot = u_a246_6;
261145                  	assign Axi_ar_size = u_a246_10;
261146                  	assign Axi_aw_addr = u_474f_0;
261147                  	assign Axi_aw_burst = u_474f_1;
261148                  	assign Axi_aw_cache = u_474f_2;
261149                  	assign Axi_aw_id = u_474f_3;
261150                  	assign Axi_aw_len = u_474f_4;
261151                  	assign Axi_aw_lock = u_474f_5;
261152                  	assign Axi_aw_prot = u_474f_6;
261153                  	assign Axi_aw_size = u_474f_10;
261154                  	assign Axi_w_data = u_d641_0;
261155                  	assign Axi_w_last = u_d641_2;
261156                  	assign Axi_w_strb = u_d641_4;
261157                  	assign LockAbort = 1'b0;
261158                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
261159                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
261160                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
261161                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261162     1/1          			if ( ! Sys_Clk_RstN )
261163     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
261164     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
261165     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
261166                  	// synopsys translate_off
261167                  	// synthesis translate_off
261168                  	always @( posedge Sys_Clk )
261169     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261170     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
261171                  			&amp;
261172                  			1'b1
261173                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
261174                  			) begin
261175     <font color = "grey">unreachable  </font>				dontStop = 0;
261176     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261177     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261178     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
261179     <font color = "grey">unreachable  </font>					$stop;
261180                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261181                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261182                  	// synthesis translate_on
261183                  	// synopsys translate_on
261184                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261185                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261186     1/1          			if ( ! Sys_Clk_RstN )
261187     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
261188     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261189     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
261190                  	// synopsys translate_off
261191                  	// synthesis translate_off
261192                  	always @( posedge Sys_Clk )
261193     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261194     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
261195     <font color = "grey">unreachable  </font>				dontStop = 0;
261196     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261197     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261198     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
261199     <font color = "grey">unreachable  </font>					$stop;
261200                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261201                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261202                  	// synthesis translate_on
261203                  	// synopsys translate_on
261204                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261205                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261206     1/1          			if ( ! Sys_Clk_RstN )
261207     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
261208     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261209     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
261210                  	// synopsys translate_off
261211                  	// synthesis translate_off
261212                  	always @( posedge Sys_Clk )
261213     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261214     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
261215     <font color = "grey">unreachable  </font>				dontStop = 0;
261216     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261217     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261218     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
261219     <font color = "grey">unreachable  </font>					$stop;
261220                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261221                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261222                  	// synthesis translate_on
261223                  	// synopsys translate_on
261224                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
261225                  	// synopsys translate_off
261226                  	// synthesis translate_off
261227                  	always @( posedge Sys_Clk )
261228     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261229     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
261230     <font color = "grey">unreachable  </font>				dontStop = 0;
261231     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261232     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261233     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
261234     <font color = "grey">unreachable  </font>					$stop;
261235                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261236                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_170984_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1892.html#inst_tag_170984" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260881
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260897
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260911
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261036
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261040
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_170984_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1892.html#inst_tag_170984" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">344</td>
<td class="rt">67.19 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">179</td>
<td class="rt">69.92 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">165</td>
<td class="rt">64.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">344</td>
<td class="rt">67.19 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">179</td>
<td class="rt">69.92 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">165</td>
<td class="rt">64.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_170984_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1892.html#inst_tag_170984" >config_ss_tb.DUT.flexnoc.sram_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260911</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260881     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260897     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260901     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260911     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261036     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261040     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260930     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260931     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
260932     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260933     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260937     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260938     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
260939     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260940     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260943     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
260944     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260945     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260948     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
260949     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
260950     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261078     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
261079     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
261080     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261162     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261163     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
261164     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261165     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261186     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261187     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261188     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261189     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261206     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261207     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261208     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261209     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_170983'>
<a name="inst_tag_170983_Line"></a>
<b>Line Coverage for Instance : <a href="mod1892.html#inst_tag_170983" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261169</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261193</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261228</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
260929                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260930     1/1          		if ( ! Sys_Clk_RstN )
260931     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
260932     1/1          		else if ( ReqIsPreStrm )
260933     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
260934                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
260935                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
260936                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260937     1/1          		if ( ! Sys_Clk_RstN )
260938     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
260939     1/1          		else if ( ReqIsPreStrm )
260940     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
260941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260942     1/1          		if ( ! Sys_Clk_RstN )
260943     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
260944     1/1          		else if ( ReqIsPreStrm )
260945     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
260946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260947     1/1          		if ( ! Sys_Clk_RstN )
260948     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
260949     1/1          		else if ( EnIdReg )
260950     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
260951                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
260952                  		.Rx_0( u_b31_0 )
260953                  	,	.Rx_1( u_b31_1 )
260954                  	,	.Rx_10( u_b31_10 )
260955                  	,	.Rx_2( u_b31_2 )
260956                  	,	.Rx_3( u_b31_3 )
260957                  	,	.Rx_4( u_b31_4 )
260958                  	,	.Rx_5( u_b31_5 )
260959                  	,	.Rx_6( u_b31_6 )
260960                  	,	.RxRdy( u_574 )
260961                  	,	.RxVld( AxiAwB_Valid )
260962                  	,	.Sys_Clk( Sys_Clk )
260963                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
260964                  	,	.Sys_Clk_En( Sys_Clk_En )
260965                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
260966                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
260967                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
260968                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
260969                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
260970                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
260971                  	,	.Tx_0( u_474f_0 )
260972                  	,	.Tx_1( u_474f_1 )
260973                  	,	.Tx_10( u_474f_10 )
260974                  	,	.Tx_2( u_474f_2 )
260975                  	,	.Tx_3( u_474f_3 )
260976                  	,	.Tx_4( u_474f_4 )
260977                  	,	.Tx_5( u_474f_5 )
260978                  	,	.Tx_6( u_474f_6 )
260979                  	,	.TxRdy( Axi_aw_ready )
260980                  	,	.TxVld( Axi_aw_valid )
260981                  	);
260982                  	assign AxiAwB_Ready = u_574;
260983                  	assign AxiAw_Ready = AxiAwB_Ready;
260984                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
260985                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
260986                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
260987                  		.Clk( Sys_Clk )
260988                  	,	.Clk_ClkS( Sys_Clk_ClkS )
260989                  	,	.Clk_En( Sys_Clk_En )
260990                  	,	.Clk_EnS( Sys_Clk_EnS )
260991                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
260992                  	,	.Clk_RstN( Sys_Clk_RstN )
260993                  	,	.Clk_Tm( Sys_Clk_Tm )
260994                  	,	.O( WrDataNotVld )
260995                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
260996                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
260997                  	);
260998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
260999                  		.Clk( Sys_Clk )
261000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261001                  	,	.Clk_En( Sys_Clk_En )
261002                  	,	.Clk_EnS( Sys_Clk_EnS )
261003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261004                  	,	.Clk_RstN( Sys_Clk_RstN )
261005                  	,	.Clk_Tm( Sys_Clk_Tm )
261006                  	,	.O( WrAddrCyN )
261007                  	,	.Reset( RstWrAddrCyN )
261008                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
261009                  	);
261010                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
261011                  		.Rx_0( u_2e3f_0 )
261012                  	,	.Rx_2( u_2e3f_2 )
261013                  	,	.Rx_4( u_2e3f_4 )
261014                  	,	.RxRdy( u_614 )
261015                  	,	.RxVld( AxiW_Valid )
261016                  	,	.Sys_Clk( Sys_Clk )
261017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261018                  	,	.Sys_Clk_En( Sys_Clk_En )
261019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261023                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
261024                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
261025                  	,	.Tx_0( u_d641_0 )
261026                  	,	.Tx_2( u_d641_2 )
261027                  	,	.Tx_4( u_d641_4 )
261028                  	,	.TxRdy( Axi_w_ready )
261029                  	,	.TxVld( Axi_w_valid )
261030                  	);
261031                  	assign AxiW_Ready = u_614;
261032                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
261033                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
261034                  	assign Gen_Req_Rdy = AxiRdy;
261035                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
261036                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
261037                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
261038                  	assign u_b175 = Gen_Req_Data [31:28];
261039                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
261040                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
261041                  	assign AxiAr_Addr = ArAddr;
261042                  	assign AxiArD_Addr = AxiAr_Addr;
261043                  	assign AxiArDB_Addr = AxiArD_Addr;
261044                  	assign u_6808_0 = AxiArDB_Addr;
261045                  	assign AxiAr_Burst = ReqBurst;
261046                  	assign AxiArD_Burst = AxiAr_Burst;
261047                  	assign AxiArDB_Burst = AxiArD_Burst;
261048                  	assign u_6808_1 = AxiArDB_Burst;
261049                  	assign AxiAr_Size = ReqAxiSize;
261050                  	assign AxiArD_Size = AxiAr_Size;
261051                  	assign AxiArDB_Size = AxiArD_Size;
261052                  	assign u_6808_10 = AxiArDB_Size;
261053                  	assign AxiAr_Cache = ReqCacheMap;
261054                  	assign AxiArD_Cache = AxiAr_Cache;
261055                  	assign AxiArDB_Cache = AxiArD_Cache;
261056                  	assign u_6808_2 = AxiArDB_Cache;
261057                  	assign AxiAr_Id = { ReqId };
261058                  	assign AxiArD_Id = AxiAr_Id;
261059                  	assign AxiArDB_Id = AxiArD_Id;
261060                  	assign u_6808_3 = AxiArDB_Id;
261061                  	assign AxiAr_Len = ReqAxiLength;
261062                  	assign AxiArD_Len = AxiAr_Len;
261063                  	assign AxiArDB_Len = AxiArD_Len;
261064                  	assign u_6808_4 = AxiArDB_Len;
261065                  	assign AxiAr_Lock = ReqLock [0];
261066                  	assign AxiArD_Lock = AxiAr_Lock;
261067                  	assign AxiArDB_Lock = AxiArD_Lock;
261068                  	assign u_6808_5 = AxiArDB_Lock;
261069                  	assign AxiAr_Prot = ReqProtMap;
261070                  	assign AxiArD_Prot = AxiAr_Prot;
261071                  	assign AxiArDB_Prot = AxiArD_Prot;
261072                  	assign u_6808_6 = AxiArDB_Prot;
261073                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
261074                  	assign AxiArD_Valid = AxiAr_Valid;
261075                  	assign AxiArDB_Valid = AxiArD_Valid;
261076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261077     1/1          		if ( ! Sys_Clk_RstN )
261078     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
261079     1/1          		else if ( EnRegReq )
261080     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
261081                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
261082                  		.Clk( Sys_Clk )
261083                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261084                  	,	.Clk_En( Sys_Clk_En )
261085                  	,	.Clk_EnS( Sys_Clk_EnS )
261086                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261087                  	,	.Clk_RstN( Sys_Clk_RstN )
261088                  	,	.Clk_Tm( Sys_Clk_Tm )
261089                  	,	.O( IsLastReq )
261090                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
261091                  	,		.Set(
261092                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
261093                  		)
261094                  	);
261095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
261096                  		.Clk( Sys_Clk )
261097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261098                  	,	.Clk_En( Sys_Clk_En )
261099                  	,	.Clk_EnS( Sys_Clk_EnS )
261100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261101                  	,	.Clk_RstN( Sys_Clk_RstN )
261102                  	,	.Clk_Tm( Sys_Clk_Tm )
261103                  	,	.O( EnStream )
261104                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
261105                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
261106                  	);
261107                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
261108                  		.Rx_0( u_6808_0 )
261109                  	,	.Rx_1( u_6808_1 )
261110                  	,	.Rx_10( u_6808_10 )
261111                  	,	.Rx_2( u_6808_2 )
261112                  	,	.Rx_3( u_6808_3 )
261113                  	,	.Rx_4( u_6808_4 )
261114                  	,	.Rx_5( u_6808_5 )
261115                  	,	.Rx_6( u_6808_6 )
261116                  	,	.RxRdy( u_336 )
261117                  	,	.RxVld( AxiArDB_Valid )
261118                  	,	.Sys_Clk( Sys_Clk )
261119                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261120                  	,	.Sys_Clk_En( Sys_Clk_En )
261121                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261122                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261123                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261124                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261125                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
261126                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
261127                  	,	.Tx_0( u_a246_0 )
261128                  	,	.Tx_1( u_a246_1 )
261129                  	,	.Tx_10( u_a246_10 )
261130                  	,	.Tx_2( u_a246_2 )
261131                  	,	.Tx_3( u_a246_3 )
261132                  	,	.Tx_4( u_a246_4 )
261133                  	,	.Tx_5( u_a246_5 )
261134                  	,	.Tx_6( u_a246_6 )
261135                  	,	.TxRdy( Axi_ar_ready )
261136                  	,	.TxVld( Axi_ar_valid )
261137                  	);
261138                  	assign Axi_ar_addr = u_a246_0;
261139                  	assign Axi_ar_burst = u_a246_1;
261140                  	assign Axi_ar_cache = u_a246_2;
261141                  	assign Axi_ar_id = u_a246_3;
261142                  	assign Axi_ar_len = u_a246_4;
261143                  	assign Axi_ar_lock = u_a246_5;
261144                  	assign Axi_ar_prot = u_a246_6;
261145                  	assign Axi_ar_size = u_a246_10;
261146                  	assign Axi_aw_addr = u_474f_0;
261147                  	assign Axi_aw_burst = u_474f_1;
261148                  	assign Axi_aw_cache = u_474f_2;
261149                  	assign Axi_aw_id = u_474f_3;
261150                  	assign Axi_aw_len = u_474f_4;
261151                  	assign Axi_aw_lock = u_474f_5;
261152                  	assign Axi_aw_prot = u_474f_6;
261153                  	assign Axi_aw_size = u_474f_10;
261154                  	assign Axi_w_data = u_d641_0;
261155                  	assign Axi_w_last = u_d641_2;
261156                  	assign Axi_w_strb = u_d641_4;
261157                  	assign LockAbort = 1'b0;
261158                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
261159                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
261160                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
261161                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261162     1/1          			if ( ! Sys_Clk_RstN )
261163     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
261164     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
261165     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
261166                  	// synopsys translate_off
261167                  	// synthesis translate_off
261168                  	always @( posedge Sys_Clk )
261169     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261170     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
261171                  			&amp;
261172                  			1'b1
261173                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
261174                  			) begin
261175     <font color = "grey">unreachable  </font>				dontStop = 0;
261176     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261177     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261178     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
261179     <font color = "grey">unreachable  </font>					$stop;
261180                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261181                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261182                  	// synthesis translate_on
261183                  	// synopsys translate_on
261184                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261185                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261186     1/1          			if ( ! Sys_Clk_RstN )
261187     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
261188     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261189     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
261190                  	// synopsys translate_off
261191                  	// synthesis translate_off
261192                  	always @( posedge Sys_Clk )
261193     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261194     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
261195     <font color = "grey">unreachable  </font>				dontStop = 0;
261196     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261197     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261198     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
261199     <font color = "grey">unreachable  </font>					$stop;
261200                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261201                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261202                  	// synthesis translate_on
261203                  	// synopsys translate_on
261204                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261205                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261206     1/1          			if ( ! Sys_Clk_RstN )
261207     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
261208     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261209     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
261210                  	// synopsys translate_off
261211                  	// synthesis translate_off
261212                  	always @( posedge Sys_Clk )
261213     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261214     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
261215     <font color = "grey">unreachable  </font>				dontStop = 0;
261216     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261217     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261218     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
261219     <font color = "grey">unreachable  </font>					$stop;
261220                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261221                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261222                  	// synthesis translate_on
261223                  	// synopsys translate_on
261224                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
261225                  	// synopsys translate_off
261226                  	// synthesis translate_off
261227                  	always @( posedge Sys_Clk )
261228     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261229     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
261230     <font color = "grey">unreachable  </font>				dontStop = 0;
261231     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261232     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261233     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
261234     <font color = "grey">unreachable  </font>					$stop;
261235                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261236                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_170983_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1892.html#inst_tag_170983" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260881
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260897
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260911
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261036
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261040
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_170983_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1892.html#inst_tag_170983" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">353</td>
<td class="rt">68.95 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">181</td>
<td class="rt">70.70 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">172</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">353</td>
<td class="rt">68.95 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">181</td>
<td class="rt">70.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">172</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_170983_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1892.html#inst_tag_170983" >config_ss_tb.DUT.flexnoc.sram_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260911</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260881     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260897     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260901     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260911     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261036     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261040     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260930     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260931     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
260932     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260933     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260937     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260938     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
260939     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260940     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260943     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
260944     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260945     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260948     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
260949     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
260950     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261078     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
261079     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
261080     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261162     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261163     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
261164     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261165     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261186     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261187     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261188     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261189     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261206     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261207     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261208     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261209     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_170986'>
<a name="inst_tag_170986_Line"></a>
<b>Line Coverage for Instance : <a href="mod1892.html#inst_tag_170986" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261169</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261193</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261228</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
260929                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260930     1/1          		if ( ! Sys_Clk_RstN )
260931     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
260932     1/1          		else if ( ReqIsPreStrm )
260933     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
260934                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
260935                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
260936                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260937     1/1          		if ( ! Sys_Clk_RstN )
260938     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
260939     1/1          		else if ( ReqIsPreStrm )
260940     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
260941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260942     1/1          		if ( ! Sys_Clk_RstN )
260943     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
260944     1/1          		else if ( ReqIsPreStrm )
260945     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
260946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260947     1/1          		if ( ! Sys_Clk_RstN )
260948     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
260949     1/1          		else if ( EnIdReg )
260950     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
260951                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
260952                  		.Rx_0( u_b31_0 )
260953                  	,	.Rx_1( u_b31_1 )
260954                  	,	.Rx_10( u_b31_10 )
260955                  	,	.Rx_2( u_b31_2 )
260956                  	,	.Rx_3( u_b31_3 )
260957                  	,	.Rx_4( u_b31_4 )
260958                  	,	.Rx_5( u_b31_5 )
260959                  	,	.Rx_6( u_b31_6 )
260960                  	,	.RxRdy( u_574 )
260961                  	,	.RxVld( AxiAwB_Valid )
260962                  	,	.Sys_Clk( Sys_Clk )
260963                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
260964                  	,	.Sys_Clk_En( Sys_Clk_En )
260965                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
260966                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
260967                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
260968                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
260969                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
260970                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
260971                  	,	.Tx_0( u_474f_0 )
260972                  	,	.Tx_1( u_474f_1 )
260973                  	,	.Tx_10( u_474f_10 )
260974                  	,	.Tx_2( u_474f_2 )
260975                  	,	.Tx_3( u_474f_3 )
260976                  	,	.Tx_4( u_474f_4 )
260977                  	,	.Tx_5( u_474f_5 )
260978                  	,	.Tx_6( u_474f_6 )
260979                  	,	.TxRdy( Axi_aw_ready )
260980                  	,	.TxVld( Axi_aw_valid )
260981                  	);
260982                  	assign AxiAwB_Ready = u_574;
260983                  	assign AxiAw_Ready = AxiAwB_Ready;
260984                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
260985                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
260986                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
260987                  		.Clk( Sys_Clk )
260988                  	,	.Clk_ClkS( Sys_Clk_ClkS )
260989                  	,	.Clk_En( Sys_Clk_En )
260990                  	,	.Clk_EnS( Sys_Clk_EnS )
260991                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
260992                  	,	.Clk_RstN( Sys_Clk_RstN )
260993                  	,	.Clk_Tm( Sys_Clk_Tm )
260994                  	,	.O( WrDataNotVld )
260995                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
260996                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
260997                  	);
260998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
260999                  		.Clk( Sys_Clk )
261000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261001                  	,	.Clk_En( Sys_Clk_En )
261002                  	,	.Clk_EnS( Sys_Clk_EnS )
261003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261004                  	,	.Clk_RstN( Sys_Clk_RstN )
261005                  	,	.Clk_Tm( Sys_Clk_Tm )
261006                  	,	.O( WrAddrCyN )
261007                  	,	.Reset( RstWrAddrCyN )
261008                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
261009                  	);
261010                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
261011                  		.Rx_0( u_2e3f_0 )
261012                  	,	.Rx_2( u_2e3f_2 )
261013                  	,	.Rx_4( u_2e3f_4 )
261014                  	,	.RxRdy( u_614 )
261015                  	,	.RxVld( AxiW_Valid )
261016                  	,	.Sys_Clk( Sys_Clk )
261017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261018                  	,	.Sys_Clk_En( Sys_Clk_En )
261019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261023                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
261024                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
261025                  	,	.Tx_0( u_d641_0 )
261026                  	,	.Tx_2( u_d641_2 )
261027                  	,	.Tx_4( u_d641_4 )
261028                  	,	.TxRdy( Axi_w_ready )
261029                  	,	.TxVld( Axi_w_valid )
261030                  	);
261031                  	assign AxiW_Ready = u_614;
261032                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
261033                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
261034                  	assign Gen_Req_Rdy = AxiRdy;
261035                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
261036                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
261037                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
261038                  	assign u_b175 = Gen_Req_Data [31:28];
261039                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
261040                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
261041                  	assign AxiAr_Addr = ArAddr;
261042                  	assign AxiArD_Addr = AxiAr_Addr;
261043                  	assign AxiArDB_Addr = AxiArD_Addr;
261044                  	assign u_6808_0 = AxiArDB_Addr;
261045                  	assign AxiAr_Burst = ReqBurst;
261046                  	assign AxiArD_Burst = AxiAr_Burst;
261047                  	assign AxiArDB_Burst = AxiArD_Burst;
261048                  	assign u_6808_1 = AxiArDB_Burst;
261049                  	assign AxiAr_Size = ReqAxiSize;
261050                  	assign AxiArD_Size = AxiAr_Size;
261051                  	assign AxiArDB_Size = AxiArD_Size;
261052                  	assign u_6808_10 = AxiArDB_Size;
261053                  	assign AxiAr_Cache = ReqCacheMap;
261054                  	assign AxiArD_Cache = AxiAr_Cache;
261055                  	assign AxiArDB_Cache = AxiArD_Cache;
261056                  	assign u_6808_2 = AxiArDB_Cache;
261057                  	assign AxiAr_Id = { ReqId };
261058                  	assign AxiArD_Id = AxiAr_Id;
261059                  	assign AxiArDB_Id = AxiArD_Id;
261060                  	assign u_6808_3 = AxiArDB_Id;
261061                  	assign AxiAr_Len = ReqAxiLength;
261062                  	assign AxiArD_Len = AxiAr_Len;
261063                  	assign AxiArDB_Len = AxiArD_Len;
261064                  	assign u_6808_4 = AxiArDB_Len;
261065                  	assign AxiAr_Lock = ReqLock [0];
261066                  	assign AxiArD_Lock = AxiAr_Lock;
261067                  	assign AxiArDB_Lock = AxiArD_Lock;
261068                  	assign u_6808_5 = AxiArDB_Lock;
261069                  	assign AxiAr_Prot = ReqProtMap;
261070                  	assign AxiArD_Prot = AxiAr_Prot;
261071                  	assign AxiArDB_Prot = AxiArD_Prot;
261072                  	assign u_6808_6 = AxiArDB_Prot;
261073                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
261074                  	assign AxiArD_Valid = AxiAr_Valid;
261075                  	assign AxiArDB_Valid = AxiArD_Valid;
261076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261077     1/1          		if ( ! Sys_Clk_RstN )
261078     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
261079     1/1          		else if ( EnRegReq )
261080     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
261081                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
261082                  		.Clk( Sys_Clk )
261083                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261084                  	,	.Clk_En( Sys_Clk_En )
261085                  	,	.Clk_EnS( Sys_Clk_EnS )
261086                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261087                  	,	.Clk_RstN( Sys_Clk_RstN )
261088                  	,	.Clk_Tm( Sys_Clk_Tm )
261089                  	,	.O( IsLastReq )
261090                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
261091                  	,		.Set(
261092                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
261093                  		)
261094                  	);
261095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
261096                  		.Clk( Sys_Clk )
261097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261098                  	,	.Clk_En( Sys_Clk_En )
261099                  	,	.Clk_EnS( Sys_Clk_EnS )
261100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261101                  	,	.Clk_RstN( Sys_Clk_RstN )
261102                  	,	.Clk_Tm( Sys_Clk_Tm )
261103                  	,	.O( EnStream )
261104                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
261105                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
261106                  	);
261107                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
261108                  		.Rx_0( u_6808_0 )
261109                  	,	.Rx_1( u_6808_1 )
261110                  	,	.Rx_10( u_6808_10 )
261111                  	,	.Rx_2( u_6808_2 )
261112                  	,	.Rx_3( u_6808_3 )
261113                  	,	.Rx_4( u_6808_4 )
261114                  	,	.Rx_5( u_6808_5 )
261115                  	,	.Rx_6( u_6808_6 )
261116                  	,	.RxRdy( u_336 )
261117                  	,	.RxVld( AxiArDB_Valid )
261118                  	,	.Sys_Clk( Sys_Clk )
261119                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261120                  	,	.Sys_Clk_En( Sys_Clk_En )
261121                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261122                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261123                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261124                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261125                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
261126                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
261127                  	,	.Tx_0( u_a246_0 )
261128                  	,	.Tx_1( u_a246_1 )
261129                  	,	.Tx_10( u_a246_10 )
261130                  	,	.Tx_2( u_a246_2 )
261131                  	,	.Tx_3( u_a246_3 )
261132                  	,	.Tx_4( u_a246_4 )
261133                  	,	.Tx_5( u_a246_5 )
261134                  	,	.Tx_6( u_a246_6 )
261135                  	,	.TxRdy( Axi_ar_ready )
261136                  	,	.TxVld( Axi_ar_valid )
261137                  	);
261138                  	assign Axi_ar_addr = u_a246_0;
261139                  	assign Axi_ar_burst = u_a246_1;
261140                  	assign Axi_ar_cache = u_a246_2;
261141                  	assign Axi_ar_id = u_a246_3;
261142                  	assign Axi_ar_len = u_a246_4;
261143                  	assign Axi_ar_lock = u_a246_5;
261144                  	assign Axi_ar_prot = u_a246_6;
261145                  	assign Axi_ar_size = u_a246_10;
261146                  	assign Axi_aw_addr = u_474f_0;
261147                  	assign Axi_aw_burst = u_474f_1;
261148                  	assign Axi_aw_cache = u_474f_2;
261149                  	assign Axi_aw_id = u_474f_3;
261150                  	assign Axi_aw_len = u_474f_4;
261151                  	assign Axi_aw_lock = u_474f_5;
261152                  	assign Axi_aw_prot = u_474f_6;
261153                  	assign Axi_aw_size = u_474f_10;
261154                  	assign Axi_w_data = u_d641_0;
261155                  	assign Axi_w_last = u_d641_2;
261156                  	assign Axi_w_strb = u_d641_4;
261157                  	assign LockAbort = 1'b0;
261158                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
261159                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
261160                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
261161                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261162     1/1          			if ( ! Sys_Clk_RstN )
261163     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
261164     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
261165     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
261166                  	// synopsys translate_off
261167                  	// synthesis translate_off
261168                  	always @( posedge Sys_Clk )
261169     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261170     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
261171                  			&amp;
261172                  			1'b1
261173                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
261174                  			) begin
261175     <font color = "grey">unreachable  </font>				dontStop = 0;
261176     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261177     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261178     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
261179     <font color = "grey">unreachable  </font>					$stop;
261180                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261181                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261182                  	// synthesis translate_on
261183                  	// synopsys translate_on
261184                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261185                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261186     1/1          			if ( ! Sys_Clk_RstN )
261187     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
261188     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261189     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
261190                  	// synopsys translate_off
261191                  	// synthesis translate_off
261192                  	always @( posedge Sys_Clk )
261193     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261194     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
261195     <font color = "grey">unreachable  </font>				dontStop = 0;
261196     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261197     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261198     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
261199     <font color = "grey">unreachable  </font>					$stop;
261200                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261201                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261202                  	// synthesis translate_on
261203                  	// synopsys translate_on
261204                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261205                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261206     1/1          			if ( ! Sys_Clk_RstN )
261207     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
261208     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261209     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
261210                  	// synopsys translate_off
261211                  	// synthesis translate_off
261212                  	always @( posedge Sys_Clk )
261213     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261214     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
261215     <font color = "grey">unreachable  </font>				dontStop = 0;
261216     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261217     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261218     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
261219     <font color = "grey">unreachable  </font>					$stop;
261220                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261221                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261222                  	// synthesis translate_on
261223                  	// synopsys translate_on
261224                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
261225                  	// synopsys translate_off
261226                  	// synthesis translate_off
261227                  	always @( posedge Sys_Clk )
261228     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261229     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
261230     <font color = "grey">unreachable  </font>				dontStop = 0;
261231     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261232     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261233     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
261234     <font color = "grey">unreachable  </font>					$stop;
261235                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261236                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_170986_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1892.html#inst_tag_170986" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260881
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260897
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260911
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261036
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261040
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_170986_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1892.html#inst_tag_170986" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">362</td>
<td class="rt">70.70 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">189</td>
<td class="rt">73.83 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">173</td>
<td class="rt">67.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">362</td>
<td class="rt">70.70 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">189</td>
<td class="rt">73.83 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">173</td>
<td class="rt">67.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_170986_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1892.html#inst_tag_170986" >config_ss_tb.DUT.flexnoc.sram_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260911</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260881     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260897     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260901     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260911     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261036     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261040     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260930     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260931     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
260932     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260933     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260937     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260938     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
260939     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260940     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260943     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
260944     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260945     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260948     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
260949     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
260950     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261078     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
261079     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
261080     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261162     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261163     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
261164     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261165     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261186     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261187     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261188     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261189     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261206     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261207     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261208     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261209     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_170985'>
<a name="inst_tag_170985_Line"></a>
<b>Line Coverage for Instance : <a href="mod1892.html#inst_tag_170985" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260930</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260942</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>260947</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261162</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261169</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261186</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261193</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>261228</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
260929                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260930     1/1          		if ( ! Sys_Clk_RstN )
260931     1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
260932     1/1          		else if ( ReqIsPreStrm )
260933     1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
260934                  	rsnoc_z_T_C_S_C_L_R_S_M_3 usm( .I( { GenAddrForLen [1:0] ^ GenAddrLsbEnd [1:0] , 1'b1 } ) , .O( u_761f ) );
260935                  	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_761f ) , .O( u_dade ) );
260936                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260937     1/1          		if ( ! Sys_Clk_RstN )
260938     1/1          			Len1W &lt;= #1.0 ( 8'b0 );
260939     1/1          		else if ( ReqIsPreStrm )
260940     1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
260941                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260942     1/1          		if ( ! Sys_Clk_RstN )
260943     1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
260944     1/1          		else if ( ReqIsPreStrm )
260945     1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
260946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
260947     1/1          		if ( ! Sys_Clk_RstN )
260948     1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
260949     1/1          		else if ( EnIdReg )
260950     1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
260951                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap(
260952                  		.Rx_0( u_b31_0 )
260953                  	,	.Rx_1( u_b31_1 )
260954                  	,	.Rx_10( u_b31_10 )
260955                  	,	.Rx_2( u_b31_2 )
260956                  	,	.Rx_3( u_b31_3 )
260957                  	,	.Rx_4( u_b31_4 )
260958                  	,	.Rx_5( u_b31_5 )
260959                  	,	.Rx_6( u_b31_6 )
260960                  	,	.RxRdy( u_574 )
260961                  	,	.RxVld( AxiAwB_Valid )
260962                  	,	.Sys_Clk( Sys_Clk )
260963                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
260964                  	,	.Sys_Clk_En( Sys_Clk_En )
260965                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
260966                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
260967                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
260968                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
260969                  	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
260970                  	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
260971                  	,	.Tx_0( u_474f_0 )
260972                  	,	.Tx_1( u_474f_1 )
260973                  	,	.Tx_10( u_474f_10 )
260974                  	,	.Tx_2( u_474f_2 )
260975                  	,	.Tx_3( u_474f_3 )
260976                  	,	.Tx_4( u_474f_4 )
260977                  	,	.Tx_5( u_474f_5 )
260978                  	,	.Tx_6( u_474f_6 )
260979                  	,	.TxRdy( Axi_aw_ready )
260980                  	,	.TxVld( Axi_aw_valid )
260981                  	);
260982                  	assign AxiAwB_Ready = u_574;
260983                  	assign AxiAw_Ready = AxiAwB_Ready;
260984                  	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
260985                  	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
260986                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg435(
260987                  		.Clk( Sys_Clk )
260988                  	,	.Clk_ClkS( Sys_Clk_ClkS )
260989                  	,	.Clk_En( Sys_Clk_En )
260990                  	,	.Clk_EnS( Sys_Clk_EnS )
260991                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
260992                  	,	.Clk_RstN( Sys_Clk_RstN )
260993                  	,	.Clk_Tm( Sys_Clk_Tm )
260994                  	,	.O( WrDataNotVld )
260995                  	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
260996                  	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
260997                  	);
260998                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg428(
260999                  		.Clk( Sys_Clk )
261000                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261001                  	,	.Clk_En( Sys_Clk_En )
261002                  	,	.Clk_EnS( Sys_Clk_EnS )
261003                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261004                  	,	.Clk_RstN( Sys_Clk_RstN )
261005                  	,	.Clk_Tm( Sys_Clk_Tm )
261006                  	,	.O( WrAddrCyN )
261007                  	,	.Reset( RstWrAddrCyN )
261008                  	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
261009                  	);
261010                  	rsnoc_z_H_R_U_P_F_0f5d69ac_A320140 Awp(
261011                  		.Rx_0( u_2e3f_0 )
261012                  	,	.Rx_2( u_2e3f_2 )
261013                  	,	.Rx_4( u_2e3f_4 )
261014                  	,	.RxRdy( u_614 )
261015                  	,	.RxVld( AxiW_Valid )
261016                  	,	.Sys_Clk( Sys_Clk )
261017                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261018                  	,	.Sys_Clk_En( Sys_Clk_En )
261019                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261020                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261021                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261022                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261023                  	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
261024                  	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
261025                  	,	.Tx_0( u_d641_0 )
261026                  	,	.Tx_2( u_d641_2 )
261027                  	,	.Tx_4( u_d641_4 )
261028                  	,	.TxRdy( Axi_w_ready )
261029                  	,	.TxVld( Axi_w_valid )
261030                  	);
261031                  	assign AxiW_Ready = u_614;
261032                  	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
261033                  	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
261034                  	assign Gen_Req_Rdy = AxiRdy;
261035                  	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
261036                  	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
261037                  	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
261038                  	assign u_b175 = Gen_Req_Data [31:28];
261039                  	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
261040                  	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
261041                  	assign AxiAr_Addr = ArAddr;
261042                  	assign AxiArD_Addr = AxiAr_Addr;
261043                  	assign AxiArDB_Addr = AxiArD_Addr;
261044                  	assign u_6808_0 = AxiArDB_Addr;
261045                  	assign AxiAr_Burst = ReqBurst;
261046                  	assign AxiArD_Burst = AxiAr_Burst;
261047                  	assign AxiArDB_Burst = AxiArD_Burst;
261048                  	assign u_6808_1 = AxiArDB_Burst;
261049                  	assign AxiAr_Size = ReqAxiSize;
261050                  	assign AxiArD_Size = AxiAr_Size;
261051                  	assign AxiArDB_Size = AxiArD_Size;
261052                  	assign u_6808_10 = AxiArDB_Size;
261053                  	assign AxiAr_Cache = ReqCacheMap;
261054                  	assign AxiArD_Cache = AxiAr_Cache;
261055                  	assign AxiArDB_Cache = AxiArD_Cache;
261056                  	assign u_6808_2 = AxiArDB_Cache;
261057                  	assign AxiAr_Id = { ReqId };
261058                  	assign AxiArD_Id = AxiAr_Id;
261059                  	assign AxiArDB_Id = AxiArD_Id;
261060                  	assign u_6808_3 = AxiArDB_Id;
261061                  	assign AxiAr_Len = ReqAxiLength;
261062                  	assign AxiArD_Len = AxiAr_Len;
261063                  	assign AxiArDB_Len = AxiArD_Len;
261064                  	assign u_6808_4 = AxiArDB_Len;
261065                  	assign AxiAr_Lock = ReqLock [0];
261066                  	assign AxiArD_Lock = AxiAr_Lock;
261067                  	assign AxiArDB_Lock = AxiArD_Lock;
261068                  	assign u_6808_5 = AxiArDB_Lock;
261069                  	assign AxiAr_Prot = ReqProtMap;
261070                  	assign AxiArD_Prot = AxiAr_Prot;
261071                  	assign AxiArDB_Prot = AxiArD_Prot;
261072                  	assign u_6808_6 = AxiArDB_Prot;
261073                  	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
261074                  	assign AxiArD_Valid = AxiAr_Valid;
261075                  	assign AxiArDB_Valid = AxiArD_Valid;
261076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261077     1/1          		if ( ! Sys_Clk_RstN )
261078     1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
261079     1/1          		else if ( EnRegReq )
261080     1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
261081                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
261082                  		.Clk( Sys_Clk )
261083                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261084                  	,	.Clk_En( Sys_Clk_En )
261085                  	,	.Clk_EnS( Sys_Clk_EnS )
261086                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261087                  	,	.Clk_RstN( Sys_Clk_RstN )
261088                  	,	.Clk_Tm( Sys_Clk_Tm )
261089                  	,	.O( IsLastReq )
261090                  	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
261091                  	,		.Set(
261092                  				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
261093                  		)
261094                  	);
261095                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
261096                  		.Clk( Sys_Clk )
261097                  	,	.Clk_ClkS( Sys_Clk_ClkS )
261098                  	,	.Clk_En( Sys_Clk_En )
261099                  	,	.Clk_EnS( Sys_Clk_EnS )
261100                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
261101                  	,	.Clk_RstN( Sys_Clk_RstN )
261102                  	,	.Clk_Tm( Sys_Clk_Tm )
261103                  	,	.O( EnStream )
261104                  	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
261105                  	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
261106                  	);
261107                  	rsnoc_z_H_R_U_P_F_e8f2845f_A32244413003000 Aap_0(
261108                  		.Rx_0( u_6808_0 )
261109                  	,	.Rx_1( u_6808_1 )
261110                  	,	.Rx_10( u_6808_10 )
261111                  	,	.Rx_2( u_6808_2 )
261112                  	,	.Rx_3( u_6808_3 )
261113                  	,	.Rx_4( u_6808_4 )
261114                  	,	.Rx_5( u_6808_5 )
261115                  	,	.Rx_6( u_6808_6 )
261116                  	,	.RxRdy( u_336 )
261117                  	,	.RxVld( AxiArDB_Valid )
261118                  	,	.Sys_Clk( Sys_Clk )
261119                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
261120                  	,	.Sys_Clk_En( Sys_Clk_En )
261121                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
261122                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
261123                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
261124                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
261125                  	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
261126                  	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
261127                  	,	.Tx_0( u_a246_0 )
261128                  	,	.Tx_1( u_a246_1 )
261129                  	,	.Tx_10( u_a246_10 )
261130                  	,	.Tx_2( u_a246_2 )
261131                  	,	.Tx_3( u_a246_3 )
261132                  	,	.Tx_4( u_a246_4 )
261133                  	,	.Tx_5( u_a246_5 )
261134                  	,	.Tx_6( u_a246_6 )
261135                  	,	.TxRdy( Axi_ar_ready )
261136                  	,	.TxVld( Axi_ar_valid )
261137                  	);
261138                  	assign Axi_ar_addr = u_a246_0;
261139                  	assign Axi_ar_burst = u_a246_1;
261140                  	assign Axi_ar_cache = u_a246_2;
261141                  	assign Axi_ar_id = u_a246_3;
261142                  	assign Axi_ar_len = u_a246_4;
261143                  	assign Axi_ar_lock = u_a246_5;
261144                  	assign Axi_ar_prot = u_a246_6;
261145                  	assign Axi_ar_size = u_a246_10;
261146                  	assign Axi_aw_addr = u_474f_0;
261147                  	assign Axi_aw_burst = u_474f_1;
261148                  	assign Axi_aw_cache = u_474f_2;
261149                  	assign Axi_aw_id = u_474f_3;
261150                  	assign Axi_aw_len = u_474f_4;
261151                  	assign Axi_aw_lock = u_474f_5;
261152                  	assign Axi_aw_prot = u_474f_6;
261153                  	assign Axi_aw_size = u_474f_10;
261154                  	assign Axi_w_data = u_d641_0;
261155                  	assign Axi_w_last = u_d641_2;
261156                  	assign Axi_w_strb = u_d641_4;
261157                  	assign LockAbort = 1'b0;
261158                  	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
261159                  	assign ReqPwr_WakeUp = Gen_Req_Vld;
261160                  	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
261161                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261162     1/1          			if ( ! Sys_Clk_RstN )
261163     1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
261164     1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
261165     1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
261166                  	// synopsys translate_off
261167                  	// synthesis translate_off
261168                  	always @( posedge Sys_Clk )
261169     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261170     <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
261171                  			&amp;
261172                  			1'b1
261173                  			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
261174                  			) begin
261175     <font color = "grey">unreachable  </font>				dontStop = 0;
261176     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261177     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261178     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
261179     <font color = "grey">unreachable  </font>					$stop;
261180                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261181                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261182                  	// synthesis translate_on
261183                  	// synopsys translate_on
261184                  	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261185                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261186     1/1          			if ( ! Sys_Clk_RstN )
261187     1/1          				u_14a &lt;= #1.0 ( 1'b0 );
261188     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261189     1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0010 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
261190                  	// synopsys translate_off
261191                  	// synthesis translate_off
261192                  	always @( posedge Sys_Clk )
261193     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261194     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
261195     <font color = "grey">unreachable  </font>				dontStop = 0;
261196     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261197     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261198     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 2.&quot; );
261199     <font color = "grey">unreachable  </font>					$stop;
261200                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261201                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261202                  	// synthesis translate_on
261203                  	// synopsys translate_on
261204                  	assign IllStrmLen1W = u_f766 &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
261205                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
261206     1/1          			if ( ! Sys_Clk_RstN )
261207     1/1          				u_f766 &lt;= #1.0 ( 1'b0 );
261208     1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
261209     1/1          				u_f766 &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
261210                  	// synopsys translate_off
261211                  	// synthesis translate_off
261212                  	always @( posedge Sys_Clk )
261213     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261214     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
261215     <font color = "grey">unreachable  </font>				dontStop = 0;
261216     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261217     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261218     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
261219     <font color = "grey">unreachable  </font>					$stop;
261220                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261221                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
261222                  	// synthesis translate_on
261223                  	// synopsys translate_on
261224                  	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
261225                  	// synopsys translate_off
261226                  	// synthesis translate_off
261227                  	always @( posedge Sys_Clk )
261228     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
261229     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
261230     <font color = "grey">unreachable  </font>				dontStop = 0;
261231     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
261232     <font color = "grey">unreachable  </font>				if (!dontStop) begin
261233     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
261234     <font color = "grey">unreachable  </font>					$stop;
261235                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
261236                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_170985_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1892.html#inst_tag_170985" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260881
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260897
 EXPRESSION (EnStream ? Len1W[3:0] : GenAddrLsbEnd[5:2])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b010 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260901
 SUB-EXPRESSION (u_8130 ? 3'b010 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       260911
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261036
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       261040
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_170985_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1892.html#inst_tag_170985" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">512</td>
<td class="rt">365</td>
<td class="rt">71.29 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">188</td>
<td class="rt">73.44 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">177</td>
<td class="rt">69.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">512</td>
<td class="rt">365</td>
<td class="rt">71.29 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">256</td>
<td class="rt">188</td>
<td class="rt">73.44 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">256</td>
<td class="rt">177</td>
<td class="rt">69.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_170985_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1892.html#inst_tag_170985" >config_ss_tb.DUT.flexnoc.sram_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">260911</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">261040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260930</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260942</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">260947</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261162</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261186</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260881     	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260897     	assign AxiLen = EnStream ? Len1W [3:0] : GenAddrLsbEnd [5:2];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260901     	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b010 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260911     	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261036     	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261040     	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260930     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260931     			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
260932     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260933     			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260937     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260938     			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
260939     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260940     			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260942     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260943     			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
260944     		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
260945     			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
260947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
260948     			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
260949     		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
260950     			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
261078     			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
261079     		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
261080     			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261162     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261163     				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
261164     			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261165     				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261186     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261187     				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261188     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261189     				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0010 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261206     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
261207     				u_f766 <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
261208     			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
261209     				u_f766 <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_170983">
    <li>
      <a href="#inst_tag_170983_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_170983_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_170983_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_170983_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_170984">
    <li>
      <a href="#inst_tag_170984_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_170984_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_170984_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_170984_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_170985">
    <li>
      <a href="#inst_tag_170985_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_170985_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_170985_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_170985_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_170986">
    <li>
      <a href="#inst_tag_170986_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_170986_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_170986_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_170986_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_c29ec720">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
