<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    <script src='https://blog.meekdai.com/Gmeek/plugins/GmeekBSZ.js'></script>
    <link rel="icon" href="https://avatars.githubusercontent.com/u/94451088?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="### fpga开发流程

1. 明确功能
2. 设计模块波形
3. 写代码
4. 仿真
5. 管脚约束
6. 综合
7. 布局布线
8. 生成bit流
9. 上板验证
10. 使用工具抓信号



### led_demo

- 创建工程，选择文件位置，勾选创建子目录，next，勾选不定义源文件

- 选择芯片型号（此处使用正点原子达芬奇XC7A35T-2FGG484C）

- add source---创建设计源文件---创建文件---文件名---

- subline打开，写代码（**核心：verilog代码和时序图的对应关系，看到波形图，可以写出波形图所对应代码；看到verilog代码，可以画出代码所对应的波形图**）

  ```verilog
  //led.v
  module led(
  	input  wire clk,
      input  wire reset_n,
      output reg  led
  );
      
      localparam  CNT_MAX = 'd49_999_999;
      reg [25:0] cnt;
  //计数器
      always @(posedge clk or negedge reset_n)begin
          if(~reset_n)begin
          	cnt <='d0;
          end
          else if(cnt ==CNT_MAX)begin
          	cnt <='d0;
          end
          else begin
          	cnt <=cnt+1'b1;
          end
      end
  //控制led反转
      always @(posedge clk or negedge reset_n)begin
          if(~reset_n)begin
          	led <=1'b0;
          end
          else if(cnt ==CNT_MAX)begin
          	led<=~led;
          end
      end
  endmodule
  ```

  

- 仿真

  - add sources-仿真文件-创建文件tb_led-finish

  - 仿真格式

    ```verilog
    'timescale				//仿真单位/仿真精度
    module Test_bench();	//仿真模块通常无输入/输出	
    	//1.信号或变量声明（输入一般定义reg，输出定义为wire）		//2.使用initial或always语句产生激励
        //3.例化待测试模块
        //4.监控和比较输出响应
    
    endmodule
    ```

  - 仿真代码

    ```verilog
    //tb_led.v
    
    'timescale 1ns / 1ps				
    module tb_led();		
    	reg clk;
        reg reset_n;
        wire led;

    //激励
        initial begin 	//可以从testbench文件复制
        	clk = 0;
            forever #10
            clk = ~clk;
        end
        
        initial begin 	//可以从testbench文件复制
        	reset_n = 0;
            #100
            reset_n = 1;
        end
        
    //例化待测试模块,
        led inst_led(		 //可以从testbench文件复制
            .clk(clk),
            .reset_n(reset_n),
            .led(led));
       
    
    endmodule
    ```

    

- 开启仿真

  - Run Simulation
  - 把Objects的信号去掉，把Scope-inst_led中的信号右键添加到仿真图中（Add to Wave Window）
  - Restart-- Run all--暂停
  - 在Name右键--Radix选择进制--Unsigned Decimal
  - （改代码以后重新run Simulation；添加Divider分割；添加组group）

- 添加管脚约束

  - Schematic--3 I/O Ports或右上角I/O Planning
  - 原理图中找到GCLK、Reset、led引脚 ，绑定
  - 电平标准选择LVCMOS33*
  - Ctrl+S保存，文件名led

- 生成bit流

  - Generate Bitsteam
  - Open Hardware Manager
  - auto connect，左键xc7a...，右键选择Program Device，选择bit文件



### 流水灯_demo

功能：

```verilog
//led_shift.v
module led_shift(
    input wire clk,
    input wire reset_n,
    output reg [3:0] led
);
    reg [25:0] cnt;  // 1秒计数器
    reg [1:0] cnt_shift;  // 移位计数器，2位足够表示0~3
    localparam CNT_MAX = 49_999_999;  // 最大计数值

    always @(posedge clk or negedge reset_n) begin
        if (~reset_n) begin
            cnt <= 0;  // 重置计数器
            cnt_shift <= 0;  // 重置移位计数器
            led <= 4'b0001;  // 初始状态
        end
        else begin
            // 计数器逻辑
            if (cnt == CNT_MAX) begin
                cnt <= 0;  // 重置计数器
                // LED 移位逻辑
                if (cnt_shift == 3) begin
                    cnt_shift <= 0;  // 重置移位计数器
                    led <= 4'b0001;  // 重置LED状态
                end
                else begin
                    led <= led << 1;  // 左移一位
                    cnt_shift <= cnt_shift + 1;  // 移位计数器加1
                end
            end
            else begin
                cnt <= cnt + 1;  // 计数器加1
            end
        end
    end
endmodule
```









































。">
<meta property="og:title" content="FPGA开发流程、Led_demo">
<meta property="og:description" content="### fpga开发流程

1. 明确功能
2. 设计模块波形
3. 写代码
4. 仿真
5. 管脚约束
6. 综合
7. 布局布线
8. 生成bit流
9. 上板验证
10. 使用工具抓信号



### led_demo

- 创建工程，选择文件位置，勾选创建子目录，next，勾选不定义源文件

- 选择芯片型号（此处使用正点原子达芬奇XC7A35T-2FGG484C）

- add source---创建设计源文件---创建文件---文件名---

- subline打开，写代码（**核心：verilog代码和时序图的对应关系，看到波形图，可以写出波形图所对应代码；看到verilog代码，可以画出代码所对应的波形图**）

  ```verilog
  //led.v
  module led(
  	input  wire clk,
      input  wire reset_n,
      output reg  led
  );
      
      localparam  CNT_MAX = 'd49_999_999;
      reg [25:0] cnt;
  //计数器
      always @(posedge clk or negedge reset_n)begin
          if(~reset_n)begin
          	cnt <='d0;
          end
          else if(cnt ==CNT_MAX)begin
          	cnt <='d0;
          end
          else begin
          	cnt <=cnt+1'b1;
          end
      end
  //控制led反转
      always @(posedge clk or negedge reset_n)begin
          if(~reset_n)begin
          	led <=1'b0;
          end
          else if(cnt ==CNT_MAX)begin
          	led<=~led;
          end
      end
  endmodule
  ```

  

- 仿真

  - add sources-仿真文件-创建文件tb_led-finish

  - 仿真格式

    ```verilog
    'timescale				//仿真单位/仿真精度
    module Test_bench();	//仿真模块通常无输入/输出	
    	//1.信号或变量声明（输入一般定义reg，输出定义为wire）		//2.使用initial或always语句产生激励
        //3.例化待测试模块
        //4.监控和比较输出响应
    
    endmodule
    ```

  - 仿真代码

    ```verilog
    //tb_led.v
    
    'timescale 1ns / 1ps				
    module tb_led();		
    	reg clk;
        reg reset_n;
        wire led;

    //激励
        initial begin 	//可以从testbench文件复制
        	clk = 0;
            forever #10
            clk = ~clk;
        end
        
        initial begin 	//可以从testbench文件复制
        	reset_n = 0;
            #100
            reset_n = 1;
        end
        
    //例化待测试模块,
        led inst_led(		 //可以从testbench文件复制
            .clk(clk),
            .reset_n(reset_n),
            .led(led));
       
    
    endmodule
    ```

    

- 开启仿真

  - Run Simulation
  - 把Objects的信号去掉，把Scope-inst_led中的信号右键添加到仿真图中（Add to Wave Window）
  - Restart-- Run all--暂停
  - 在Name右键--Radix选择进制--Unsigned Decimal
  - （改代码以后重新run Simulation；添加Divider分割；添加组group）

- 添加管脚约束

  - Schematic--3 I/O Ports或右上角I/O Planning
  - 原理图中找到GCLK、Reset、led引脚 ，绑定
  - 电平标准选择LVCMOS33*
  - Ctrl+S保存，文件名led

- 生成bit流

  - Generate Bitsteam
  - Open Hardware Manager
  - auto connect，左键xc7a...，右键选择Program Device，选择bit文件



### 流水灯_demo

功能：

```verilog
//led_shift.v
module led_shift(
    input wire clk,
    input wire reset_n,
    output reg [3:0] led
);
    reg [25:0] cnt;  // 1秒计数器
    reg [1:0] cnt_shift;  // 移位计数器，2位足够表示0~3
    localparam CNT_MAX = 49_999_999;  // 最大计数值

    always @(posedge clk or negedge reset_n) begin
        if (~reset_n) begin
            cnt <= 0;  // 重置计数器
            cnt_shift <= 0;  // 重置移位计数器
            led <= 4'b0001;  // 初始状态
        end
        else begin
            // 计数器逻辑
            if (cnt == CNT_MAX) begin
                cnt <= 0;  // 重置计数器
                // LED 移位逻辑
                if (cnt_shift == 3) begin
                    cnt_shift <= 0;  // 重置移位计数器
                    led <= 4'b0001;  // 重置LED状态
                end
                else begin
                    led <= led << 1;  // 左移一位
                    cnt_shift <= cnt_shift + 1;  // 移位计数器加1
                end
            end
            else begin
                cnt <= cnt + 1;  // 计数器加1
            end
        end
    end
endmodule
```









































。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://niffffty.github.io/post/FPGA-kai-fa-liu-cheng-%E3%80%81Led_demo.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/94451088?v=4">
<title>FPGA开发流程、Led_demo</title>
<link href="//unpkg.com/@wooorm/starry-night@2.1.1/style/both.css" rel="stylesheet" />


</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}
.copy-feedback {
    display: none;
    position: absolute;
    top: 10px;
    right: 50px;
    color: var(--color-fg-on-emphasis);
    background-color: var(--color-fg-muted);
    border-radius: 3px;
    padding: 5px 8px;
    font-size: 12px;
}
</style>




<body>
    <div id="header">
<h1 class="postTitle">FPGA开发流程、Led_demo</h1>
<div class="title-right">
    <a href="https://niffffty.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/niffffty/niffffty.github.io/issues/13" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><h3>fpga开发流程</h3>
<ol>
<li>明确功能</li>
<li>设计模块波形</li>
<li>写代码</li>
<li>仿真</li>
<li>管脚约束</li>
<li>综合</li>
<li>布局布线</li>
<li>生成bit流</li>
<li>上板验证</li>
<li>使用工具抓信号</li>
</ol>
<h3>led_demo</h3>
<ul>
<li>
<p>创建工程，选择文件位置，勾选创建子目录，next，勾选不定义源文件</p>
</li>
<li>
<p>选择芯片型号（此处使用正点原子达芬奇XC7A35T-2FGG484C）</p>
</li>
<li>
<p>add source---创建设计源文件---创建文件---文件名---</p>
</li>
<li>
<p>subline打开，写代码（<strong>核心：verilog代码和时序图的对应关系，看到波形图，可以写出波形图所对应代码；看到verilog代码，可以画出代码所对应的波形图</strong>）</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>led.v</span>
<span class="pl-k">module</span> <span class="pl-en">led</span>(
	<span class="pl-k">input</span>  <span class="pl-k">wire</span> clk,
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> reset_n,
    <span class="pl-k">output</span> <span class="pl-k">reg</span>  led
);
    
    <span class="pl-k">localparam</span>  CNT_MAX <span class="pl-k">=</span> 'd49_999_999;
    <span class="pl-k">reg</span> [<span class="pl-c1">25</span>:<span class="pl-c1">0</span>] cnt;
<span class="pl-c"><span class="pl-c">//</span>计数器</span>
    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n)<span class="pl-k">begin</span>
        <span class="pl-k">if</span>(<span class="pl-k">~</span>reset_n)<span class="pl-k">begin</span>
        	cnt <span class="pl-k">&lt;=</span>'d0;
        <span class="pl-k">end</span>
        <span class="pl-k">else</span> <span class="pl-k">if</span>(cnt <span class="pl-k">==</span>CNT_MAX)<span class="pl-k">begin</span>
        	cnt <span class="pl-k">&lt;=</span>'d0;
        <span class="pl-k">end</span>
        <span class="pl-k">else</span> <span class="pl-k">begin</span>
        	cnt <span class="pl-k">&lt;=</span>cnt<span class="pl-k">+</span><span class="pl-c1">1'b1</span>;
        <span class="pl-k">end</span>
    <span class="pl-k">end</span>
<span class="pl-c"><span class="pl-c">//</span>控制led反转</span>
    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n)<span class="pl-k">begin</span>
        <span class="pl-k">if</span>(<span class="pl-k">~</span>reset_n)<span class="pl-k">begin</span>
        	led <span class="pl-k">&lt;=</span><span class="pl-c1">1'b0</span>;
        <span class="pl-k">end</span>
        <span class="pl-k">else</span> <span class="pl-k">if</span>(cnt <span class="pl-k">==</span>CNT_MAX)<span class="pl-k">begin</span>
        	led<span class="pl-k">&lt;=~</span>led;
        <span class="pl-k">end</span>
    <span class="pl-k">end</span>
<span class="pl-k">endmodule</span></pre></div>
</li>
<li>
<p>仿真</p>
<ul>
<li>
<p>add sources-仿真文件-创建文件tb_led-finish</p>
</li>
<li>
<p>仿真格式</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate">'timescale				<span class="pl-c"><span class="pl-c">//</span>仿真单位/仿真精度</span>
<span class="pl-k">module</span> <span class="pl-en">Test_bench</span>();	<span class="pl-c"><span class="pl-c">//</span>仿真模块通常无输入/输出	</span>
	<span class="pl-c"><span class="pl-c">//</span>1.信号或变量声明（输入一般定义reg，输出定义为wire）		//2.使用initial或always语句产生激励</span>
    <span class="pl-c"><span class="pl-c">//</span>3.例化待测试模块</span>
    <span class="pl-c"><span class="pl-c">//</span>4.监控和比较输出响应</span>

<span class="pl-k">endmodule</span></pre></div>
</li>
<li>
<p>仿真代码</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>tb_led.v</span>

'timescale 1ns <span class="pl-k">/</span> 1ps				
<span class="pl-k">module</span> <span class="pl-en">tb_led</span>();		
	<span class="pl-k">reg</span> clk;
    <span class="pl-k">reg</span> reset_n;
    <span class="pl-k">wire</span> led;

<span class="pl-c"><span class="pl-c">//</span>激励</span>
    <span class="pl-k">initial</span> <span class="pl-k">begin</span> 	<span class="pl-c"><span class="pl-c">//</span>可以从testbench文件复制</span>
    	clk <span class="pl-k">=</span> <span class="pl-c1">0</span>;
        <span class="pl-k">forever</span> <span class="pl-c1">#10</span>
        clk <span class="pl-k">=</span> <span class="pl-k">~</span>clk;
    <span class="pl-k">end</span>
    
    <span class="pl-k">initial</span> <span class="pl-k">begin</span> 	<span class="pl-c"><span class="pl-c">//</span>可以从testbench文件复制</span>
    	reset_n <span class="pl-k">=</span> <span class="pl-c1">0</span>;
        <span class="pl-c1">#100</span>
        reset_n <span class="pl-k">=</span> <span class="pl-c1">1</span>;
    <span class="pl-k">end</span>
    
<span class="pl-c"><span class="pl-c">//</span>例化待测试模块,</span>
    <span class="pl-ent">led</span> <span class="pl-ent">inst_led</span>(		 <span class="pl-c"><span class="pl-c">//</span>可以从testbench文件复制</span>
        .clk(clk),
        .reset_n(reset_n),
        .led(led));
   

<span class="pl-k">endmodule</span></pre></div>
</li>
</ul>
</li>
<li>
<p>开启仿真</p>
<ul>
<li>Run Simulation</li>
<li>把Objects的信号去掉，把Scope-inst_led中的信号右键添加到仿真图中（Add to Wave Window）</li>
<li>Restart-- Run all--暂停</li>
<li>在Name右键--Radix选择进制--Unsigned Decimal</li>
<li>（改代码以后重新run Simulation；添加Divider分割；添加组group）</li>
</ul>
</li>
<li>
<p>添加管脚约束</p>
<ul>
<li>Schematic--3 I/O Ports或右上角I/O Planning</li>
<li>原理图中找到GCLK、Reset、led引脚 ，绑定</li>
<li>电平标准选择LVCMOS33*</li>
<li>Ctrl+S保存，文件名led</li>
</ul>
</li>
<li>
<p>生成bit流</p>
<ul>
<li>Generate Bitsteam</li>
<li>Open Hardware Manager</li>
<li>auto connect，左键xc7a...，右键选择Program Device，选择bit文件</li>
</ul>
</li>
</ul>
<h3>流水灯_demo</h3>
<p>功能：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>led_shift.v</span>
<span class="pl-k">module</span> <span class="pl-en">led_shift</span>(
    <span class="pl-k">input</span> <span class="pl-k">wire</span> clk,
    <span class="pl-k">input</span> <span class="pl-k">wire</span> reset_n,
    <span class="pl-k">output</span> <span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] led
);
    <span class="pl-k">reg</span> [<span class="pl-c1">25</span>:<span class="pl-c1">0</span>] cnt;  <span class="pl-c"><span class="pl-c">//</span> 1秒计数器</span>
    <span class="pl-k">reg</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] cnt_shift;  <span class="pl-c"><span class="pl-c">//</span> 移位计数器，2位足够表示0~3</span>
    <span class="pl-k">localparam</span> CNT_MAX <span class="pl-k">=</span> 49_999_999;  <span class="pl-c"><span class="pl-c">//</span> 最大计数值</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>
        <span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
            cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;  <span class="pl-c"><span class="pl-c">//</span> 重置计数器</span>
            cnt_shift <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;  <span class="pl-c"><span class="pl-c">//</span> 重置移位计数器</span>
            led <span class="pl-k">&lt;=</span> <span class="pl-c1">4'b0001</span>;  <span class="pl-c"><span class="pl-c">//</span> 初始状态</span>
        <span class="pl-k">end</span>
        <span class="pl-k">else</span> <span class="pl-k">begin</span>
            <span class="pl-c"><span class="pl-c">//</span> 计数器逻辑</span>
            <span class="pl-k">if</span> (cnt <span class="pl-k">==</span> CNT_MAX) <span class="pl-k">begin</span>
                cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;  <span class="pl-c"><span class="pl-c">//</span> 重置计数器</span>
                <span class="pl-c"><span class="pl-c">//</span> LED 移位逻辑</span>
                <span class="pl-k">if</span> (cnt_shift <span class="pl-k">==</span> <span class="pl-c1">3</span>) <span class="pl-k">begin</span>
                    cnt_shift <span class="pl-k">&lt;=</span> <span class="pl-c1">0</span>;  <span class="pl-c"><span class="pl-c">//</span> 重置移位计数器</span>
                    led <span class="pl-k">&lt;=</span> <span class="pl-c1">4'b0001</span>;  <span class="pl-c"><span class="pl-c">//</span> 重置LED状态</span>
                <span class="pl-k">end</span>
                <span class="pl-k">else</span> <span class="pl-k">begin</span>
                    led <span class="pl-k">&lt;=</span> led <span class="pl-k">&lt;&lt;</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 左移一位</span>
                    cnt_shift <span class="pl-k">&lt;=</span> cnt_shift <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 移位计数器加1</span>
                <span class="pl-k">end</span>
            <span class="pl-k">end</span>
            <span class="pl-k">else</span> <span class="pl-k">begin</span>
                cnt <span class="pl-k">&lt;=</span> cnt <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 计数器加1</span>
            <span class="pl-k">end</span>
        <span class="pl-k">end</span>
    <span class="pl-k">end</span>
<span class="pl-k">endmodule</span></pre></div></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://niffffty.github.io">吴广喆的blog</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行"+diffDay+"天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z', 'copy': 'M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z', 'check': 'M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","niffffty/niffffty.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}

document.addEventListener('DOMContentLoaded', () => {
    const createClipboardHTML = (codeContent, additionalClasses = '') => `
        <pre class="notranslate"><code class="notranslate">${codeContent}</code></pre>
        <div class="clipboard-container position-absolute right-0 top-0 ${additionalClasses}">
            <clipboard-copy class="ClipboardButton btn m-2 p-0" role="button" style="display: inherit;">
                <svg height="16" width="16" class="octicon octicon-copy m-2"><path d="${IconList["copy"]}"></path></svg>
                <svg height="16" width="16" class="octicon octicon-check color-fg-success m-2 d-none"><path d="${IconList["check"]}"></path></svg>
            </clipboard-copy>
            <div class="copy-feedback">Copied!</div>
        </div>
    `;

    const handleCodeElements = (selector = '') => {
        document.querySelectorAll(selector).forEach(codeElement => {
            const codeContent = codeElement.innerHTML;
            const newStructure = document.createElement('div');
            newStructure.className = 'snippet-clipboard-content position-relative overflow-auto';
            newStructure.innerHTML = createClipboardHTML(codeContent);

            const parentElement = codeElement.parentElement;
            if (selector.includes('highlight')) {
                parentElement.insertBefore(newStructure, codeElement.nextSibling);
                parentElement.removeChild(codeElement);
            } else {
                parentElement.parentElement.replaceChild(newStructure, parentElement);
            }
        });
    };

    handleCodeElements('pre.notranslate > code.notranslate');
    handleCodeElements('div.highlight > pre.notranslate');

    let currentFeedback = null;
    document.querySelectorAll('clipboard-copy').forEach(copyButton => {
        copyButton.addEventListener('click', () => {
            const codeContent = copyButton.closest('.snippet-clipboard-content').innerText;
            const tempTextArea = document.createElement('textarea');
            tempTextArea.value = codeContent;
            document.body.appendChild(tempTextArea);
            tempTextArea.select();
            document.execCommand('copy');
            document.body.removeChild(tempTextArea);

            const copyIcon = copyButton.querySelector('.octicon-copy');
            const checkIcon = copyButton.querySelector('.octicon-check');
            const copyFeedback = copyButton.nextElementSibling;

            if (currentFeedback && currentFeedback !== copyFeedback) {currentFeedback.style.display = 'none';}
            currentFeedback = copyFeedback;

            copyIcon.classList.add('d-none');
            checkIcon.classList.remove('d-none');
            copyFeedback.style.display = 'block';
            copyButton.style.borderColor = 'var(--color-success-fg)';

            setTimeout(() => {
                copyIcon.classList.remove('d-none');
                checkIcon.classList.add('d-none');
                copyFeedback.style.display = 'none';
                copyButton.style.borderColor = '';
            }, 2000);
        });
    });
});

</script>


</html>
