Command: /opt/esp/python_env/idf6.1_py3.12_env/bin/python /opt/esp/idf/tools/idf_monitor.py -p /dev/ttyACM0 -b 460800 --toolchain-prefix xtensa-esp32s3-elf- --target esp32s3 --revision 0 /workspaces/Esp32-S3_Controller/build/Esp32-S3_Controller.elf /workspaces/Esp32-S3_Controller/build/bootloader/bootloader.elf -m '/opt/esp/python_env/idf6.1_py3.12_env/bin/python' '/opt/esp/idf/tools/idf.py' '-p' '/dev/ttyACM0' '-b' '460800'
[0;32mI (107) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 sizeap_init: AtESP-ROM:esp32s3-20210327[0m
Build:Mar 27 2021
rst:0x15 (USB_UART_CHIP_RESET),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x40048839
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (25) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (25) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (33) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (37) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (64) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (107) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (110) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (114) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (203) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (203) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (223) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (224) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (225) app_init: Application information:[0m
[0;32mI (229) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (234) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (253) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (257) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (261) efuse_init: Chip rev:         v0.2[0m
[0;32mI (265) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (271) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (276) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (293) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (298) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (311) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (317) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (324) main_task: Started on CPU0[0m
[0;32mI (334) main_task: Calling app_main()[0m
[0;32mI (334) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (334) gpio: GPIO_PIN mask error [0m
[0;32mI (344) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (344) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
I (32) boot.esp32s3: Boot SPI Speed : 80MHz
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
I (252) efuse_init: Min chip rev:     v0.0
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795
:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795
:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795
:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795
:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201
a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x
4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
[0;32mI (252) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (256) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (260) efuse_init: Chip rev:         v0.2[0m
[0;32mI (264) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (270) heap_init: At 3FC963B0 len 00053360 (332 KiB): RAM[0m
[0;32mI (275) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (281) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (286) heap_init: At 600FE000 len 00001FE8 (7 KiB): RTCRAM[0m
[0;32mI (292) spi_flash: detected chip: boya[0m
[0;32mI (295) spi_flash: flash io: dio[0m
[0;33mW (297) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (310) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (316) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (323) main_task: Started on CPU0[0m
[0;32mI (333) main_task: Calling app_main()[0m
[0;32mI (333) esp32_s3_ctrl: Starting esp32_s3_controller (integrated)[0m
[1;31mE (333) gpio: GPIO_PIN mask error [0m
[0;32mI (343) esp32_s3_ctrl: IO initialized (Z1,A1,B1,B2,B3,B4,B5,C1-4) and outputs A2-A4,B6[0m
[0;32mI (343) comms_uart: UART initialized: num=1 tx=33 rx=34 baud=115200[0m

assert failed: tcpip_send_msg_wait_sem /IDF/components/lwip/lwip/src/api/tcpip.c:454 (Invalid mbox)


Backtrace: 0x4037b795:0x3fc988d0 0x4037b75d:0x3fc988f0 0x4037a84d:0x3fc98910 0x4201ab3d:0x3fc98a30 0x420271ce:0x3fc98ac0 0x42027252:0x3fc98b40 0x4201a7ed:0x3fc98b90 0x42012761:0x3fc98bb0 0x42012e2c:0x3fc98c10 0x4200cd93:0x3fc98c40 0x4200ce16:0x3fc98cc0 0x420079d3:0x3fc98cf0 0x4205a01a:0x3fc98d20




ELF file SHA256: 370802ec9

Rebooting...
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x8 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037b8e5
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1588
load:0x403c8700,len:0xda0
load:0x403cb700,len:0x2fa0
entry 0x403c8908
[0;32mI (24) boot: ESP-IDF v6.1-dev-651-gd3ffbccfb8 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Nov 22 2025 14:09:14[0m
[0;32mI (24) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (29) boot: efuse block revision: v1.3[0m
[0;32mI (32) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (36) boot.esp32s3: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32s3: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (48) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (63) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (70) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3c060020 size=1a148h (106824) map[0m
[0;32mI (106) esp_image: segment 1: paddr=0002a170 vaddr=3fc91d00 size=02eb4h ( 11956) load[0m
[0;32mI (109) esp_image: segment 2: paddr=0002d02c vaddr=40374000 size=02fech ( 12268) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00030020 vaddr=42000020 size=5c9bch (379324) map[0m
[0;32mI (186) esp_image: segment 4: paddr=0008c9e4 vaddr=40376fec size=0ac14h ( 44052) load[0m
[0;32mI (196) esp_image: segment 5: paddr=00097600 vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (202) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (202) boot: Disabling RNG early entropy source...[0m
[0;32mI (214) cpu_start: Multicore app[0m
[0;32mI (222) cpu_start: GPIO 44 and 43 are used as console UART I/O pins[0m
[0;32mI (223) cpu_start: Pro cpu start user code[0m
[0;32mI (223) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (224) app_init: Application information:[0m
[0;32mI (228) app_init: Project name:     Esp32-S3_Controller[0m
[0;32mI (233) app_init: App version:      ebe1d86-dirty[0m
[0;32mI (238) app_init: Compile time:     Nov 22 2025 14:09:26[0m
[0;32mI (243) app_init: ELF file SHA256:  370802ec9...[0m
[0;32mI (247) app_init: ESP-IDF:          v6.1-dev-651-gd3ffbccfb8[0m
