# autogenerated from AMD ISA XML - do not edit
from tinygrad.runtime.autogen.amd.common import Fmt, OpType
from tinygrad.runtime.autogen.amd.rdna2.enum import DSOp, EXPOp, FLATOp, GLOBALOp, MIMGOp, MTBUFOp, MUBUFOp, SCRATCHOp, SMEMOp, SOP1Op, SOP2Op, SOPCOp, SOPKOp, SOPPOp, VINTRPOp, VOP1Op, VOP2Op, VOP3Op, VOP3POp, VOP3SDOp, VOPCOp

# instruction operand info: {Op: {field: (Fmt, size_bits, OpType)}}
OPERANDS = {
  MUBUFOp.BUFFER_ATOMIC_ADD: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_ADD_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_AND: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_AND_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_CMPSWAP: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_CMPSWAP_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_CSUB: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_DEC: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_DEC_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FCMPSWAP: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FCMPSWAP_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FMAX: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FMAX_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FMIN: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_FMIN_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_INC: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_INC_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_OR: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_OR_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SMAX: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SMAX_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SMIN: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SMIN_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SUB: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SUB_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SWAP: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_SWAP_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_UMAX: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_UMAX_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_UMIN: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_UMIN_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_XOR: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_ATOMIC_XOR_X2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_DWORD: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_DWORDX2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_DWORDX3: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_DWORDX4: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_D16_HI_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_D16_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_D16_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_D16_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_D16_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_FORMAT_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SBYTE: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SBYTE_D16: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SBYTE_D16_HI: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SHORT_D16: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SHORT_D16_HI: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_SSHORT: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_UBYTE: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_UBYTE_D16: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_UBYTE_D16_HI: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_LOAD_USHORT: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_BYTE: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_BYTE_D16_HI: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_DWORD: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_DWORDX2: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_DWORDX3: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_DWORDX4: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_D16_HI_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_D16_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_D16_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_D16_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_D16_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_FORMAT_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_SHORT: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MUBUFOp.BUFFER_STORE_SHORT_D16_HI: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_SCRATCH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  DSOp.DS_ADD_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_ADD_RTN_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_ADD_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_ADD_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_ADD_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_ADD_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_AND_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_AND_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_AND_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_AND_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_APPEND: {"vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_BPERMUTE_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_RTN_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_CMPST_RTN_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_CONDXCHG32_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_CONSUME: {"vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_DEC_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_DEC_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_DEC_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_DEC_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_GWS_BARRIER: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_GWS_INIT: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_GWS_SEMA_BR: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_INC_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_INC_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_INC_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_INC_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_I32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_I64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_I32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_I64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MAX_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MAX_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_I32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_I64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_F32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_F64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_I32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_I64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MIN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MIN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MSKOR_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MSKOR_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_MSKOR_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_MSKOR_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_ORDERED_COUNT: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_OR_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_OR_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_OR_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_OR_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_PERMUTE_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_READ2ST64_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 64, OpType.OPR_VGPR)},
  DSOp.DS_READ2ST64_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 128, OpType.OPR_VGPR)},
  DSOp.DS_READ2_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 64, OpType.OPR_VGPR)},
  DSOp.DS_READ2_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 128, OpType.OPR_VGPR)},
  DSOp.DS_READ_ADDTID_B32: {"vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_READ_B128: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B128, 128, OpType.OPR_VGPR)},
  DSOp.DS_READ_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_READ_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_READ_B96: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B96, 96, OpType.OPR_VGPR)},
  DSOp.DS_READ_I16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_READ_I8: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_READ_I8_D16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_READ_I8_D16_HI: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_READ_U16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_READ_U16_D16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_READ_U16_D16_HI: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_READ_U8: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_READ_U8_D16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_READ_U8_D16_HI: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_RSUB_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_RSUB_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_RSUB_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_RSUB_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_SUB_RTN_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_SUB_RTN_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_SUB_U32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_SUB_U64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_SWIZZLE_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRAP_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRITE2ST64_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRITE2ST64_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_WRITE2_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRITE2_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_ADDTID_B32: {"data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B128: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B128, 128, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B16: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B16_D16_HI: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B8: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B8_D16_HI: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B8, 8, OpType.OPR_VGPR)},
  DSOp.DS_WRITE_B96: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B96, 96, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG2ST64_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 64, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG2ST64_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 128, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG2_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 64, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG2_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "data1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 128, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_WRXCHG_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_XOR_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_XOR_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  DSOp.DS_XOR_RTN_B32: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  DSOp.DS_XOR_RTN_B64: {"addr": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "data0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  EXPOp.EXP: {"tgt": (Fmt.FMT_ANY, 128, OpType.OPR_TGT), "vsrc0": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vsrc2": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vsrc3": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_ADD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_ADD_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_AND: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_AND_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_CMPSWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_CMPSWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_DEC: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_DEC_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FCMPSWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FCMPSWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_FMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_INC: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_INC_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_OR: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_OR_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SUB: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SUB_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_SWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_UMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_UMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_UMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_UMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_XOR: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_ATOMIC_XOR_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_DWORD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_DWORDX2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_DWORDX3: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_DWORDX4: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SBYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SBYTE_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SHORT_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_SSHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_UBYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_UBYTE_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_UBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_LOAD_USHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_BYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_BYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_DWORD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_DWORDX2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_DWORDX3: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_DWORDX4: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_SHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  FLATOp.FLAT_STORE_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_ADD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_ADD_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_AND: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_AND_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_CMPSWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_CMPSWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_CSUB: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_DEC: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_DEC_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FCMPSWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FCMPSWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_FMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_INC: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_INC_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_OR: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_OR_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SUB: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SUB_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SWAP: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_SWAP_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_UMAX: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_UMAX_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_UMIN: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_UMIN_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_XOR: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_ATOMIC_XOR_X2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_DWORD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_DWORDX2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_DWORDX3: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_DWORDX4: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_DWORD_ADDTID: {"saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SBYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SBYTE_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SHORT_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_SSHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_UBYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_UBYTE_D16: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_UBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_LOAD_USHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  GLOBALOp.GLOBAL_STORE_BYTE: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_BYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_DWORD: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_DWORDX2: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_DWORDX3: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_DWORDX4: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_DWORD_ADDTID: {"data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_SHORT: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  GLOBALOp.GLOBAL_STORE_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 64, OpType.OPR_SREG)},
  MIMGOp.IMAGE_ATOMIC_ADD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_AND: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_CMPSWAP: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_DEC: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_FCMPSWAP: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_FMAX: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_FMIN: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_INC: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_OR: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_SMAX: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_SMIN: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_SUB: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_SWAP: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_UMAX: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_UMIN: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_ATOMIC_XOR: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_BVH64_INTERSECT_RAY: {"srsrc": (Fmt.FMT_IMG_BVH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 384, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_BVH_INTERSECT_RAY: {"srsrc": (Fmt.FMT_IMG_BVH, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4H: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4H_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_B: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_B_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_B_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_B_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_B: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_B_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_B_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 224, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_B_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_L: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_LZ: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_LZ_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_L_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_C_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_L: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_LZ: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_LZ_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_L_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER4_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GATHER8H_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GET_LOD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_GET_RESINFO: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_BY2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_BY4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_BY2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_BY4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_PCK2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_PCK4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_MIP_PCK_SGN: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_PCK2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_PCK4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_LOAD_PCK_SGN: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_MSAA_LOAD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_B: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_B_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_B_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_B_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_CL_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_CL_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 224, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CD_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_B: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_B_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_B_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 224, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_B_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_CL_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 384, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_CL_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CD_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_CL_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 384, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_CL_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_D_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_L: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_LZ: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_LZ_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_L_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 192, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_C_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_CL: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_CL_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_CL_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 352, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_CL_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 288, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 224, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 320, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_D_O_G16: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 256, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_L: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_LZ: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 96, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_LZ_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_L_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 160, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_SAMPLE_O: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "ssamp": (Fmt.FMT_SAMP, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_NUM_F32, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_BY2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_BY4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP_BY2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP_BY4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP_PCK2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_MIP_PCK4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_PCK: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_PCK2: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MIMGOp.IMAGE_STORE_PCK4: {"srsrc": (Fmt.FMT_IMG, 256, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_DWORD: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_DWORDX2: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_DWORDX3: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_DWORDX4: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SBYTE: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SBYTE_D16: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SHORT_D16: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_SSHORT: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_UBYTE: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_UBYTE_D16: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_UBYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_LOAD_USHORT: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "vdst": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  SCRATCHOp.SCRATCH_STORE_BYTE: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_BYTE_D16_HI: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_DWORD: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_DWORDX2: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_DWORDX3: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_DWORDX4: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_SHORT: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SCRATCHOp.SCRATCH_STORE_SHORT_D16_HI: {"addr": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "data": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR), "saddr": (Fmt.FMT_ANY, 32, OpType.OPR_SREG)},
  SOP2Op.S_ABSDIFF_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ABS_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ADDC_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPKOp.S_ADDK_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOP2Op.S_ADD_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ADD_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN1_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN1_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN1_WREXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN1_WREXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ANDN2_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ANDN2_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN2_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN2_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN2_WREXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ANDN2_WREXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_AND_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_AND_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_AND_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_AND_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ASHR_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ASHR_I64: {"sdst": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BCNT0_I32_B32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BCNT0_I32_B64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BCNT1_I32_B32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BCNT1_I32_B64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFE_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFE_I64: {"sdst": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFE_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFE_U64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFM_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_BFM_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_BITCMP0_B32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_BITCMP0_B64: {"ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_BITCMP1_B32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_BITCMP1_B64: {"ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BITREPLICATE_B64_B32: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BITSET0_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BITSET0_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BITSET1_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BITSET1_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPPOp.S_BRANCH: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOP1Op.S_BREV_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_BREV_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SMEMOp.S_BUFFER_LOAD_DWORD: {"sbase": (Fmt.FMT_RSRC_SCALAR, 128, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_BUFFER_LOAD_DWORDX16: {"sbase": (Fmt.FMT_RSRC_SCALAR, 128, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 512, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_BUFFER_LOAD_DWORDX2: {"sbase": (Fmt.FMT_RSRC_SCALAR, 128, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_BUFFER_LOAD_DWORDX4: {"sbase": (Fmt.FMT_RSRC_SCALAR, 128, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 128, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_BUFFER_LOAD_DWORDX8: {"sbase": (Fmt.FMT_RSRC_SCALAR, 128, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 256, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SOPKOp.S_CALL_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_CDBGSYS: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_CDBGSYS_AND_USER: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_CDBGSYS_OR_USER: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_CDBGUSER: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_EXECNZ: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_EXECZ: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_SCC0: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_SCC1: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_VCCNZ: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CBRANCH_VCCZ: {"simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPPOp.S_CLAUSE: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMOVK_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOP1Op.S_CMOV_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_CMOV_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPKOp.S_CMPK_EQ_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_EQ_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_GE_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_GE_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_GT_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_GT_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LE_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LE_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LG_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LG_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LT_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_CMPK_LT_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SIMM16)},
  SOPCOp.S_CMP_EQ_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_EQ_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_EQ_U64: {"ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_GE_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_GE_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_GT_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_GT_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LE_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LE_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LG_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LG_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LG_U64: {"ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LT_I32: {"ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPCOp.S_CMP_LT_U32: {"ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_CSELECT_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_CSELECT_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPPOp.S_DECPERFLEVEL: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPPOp.S_DENORM_MODE: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOP1Op.S_FF0_I32_B32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FF0_I32_B64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FF1_I32_B32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FF1_I32_B64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FLBIT_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FLBIT_I32_B32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FLBIT_I32_B64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_FLBIT_I32_I64: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_GETPC_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST)},
  SOPKOp.S_GETREG_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_HWREG)},
  SOPPOp.S_INCPERFLEVEL: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPPOp.S_INST_PREFETCH: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SMEMOp.S_LOAD_DWORD: {"sbase": (Fmt.FMT_BUF, 64, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 32, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_LOAD_DWORDX16: {"sbase": (Fmt.FMT_BUF, 64, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 512, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_LOAD_DWORDX2: {"sbase": (Fmt.FMT_BUF, 64, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 64, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_LOAD_DWORDX4: {"sbase": (Fmt.FMT_BUF, 64, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 128, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SMEMOp.S_LOAD_DWORDX8: {"sbase": (Fmt.FMT_BUF, 64, OpType.OPR_SREG_NONULL), "sdata": (Fmt.FMT_ANY, 256, OpType.OPR_SREG), "soffset": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SMEM_OFFSET)},
  SOP2Op.S_LSHL1_ADD_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHL2_ADD_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHL3_ADD_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHL4_ADD_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHL_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHL_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHR_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_LSHR_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_MAX_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_MAX_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SMEMOp.S_MEMREALTIME: {"sdata": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SMEMOp.S_MEMTIME: {"sdata": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SOP2Op.S_MIN_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_MIN_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPKOp.S_MOVK_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOP1Op.S_MOVRELD_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_MOVRELD_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_MOVRELSD_2_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG)},
  SOP1Op.S_MOVRELS_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG)},
  SOP1Op.S_MOVRELS_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SOP1Op.S_MOV_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_MOV_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPKOp.S_MULK_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SIMM16)},
  SOP2Op.S_MUL_HI_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_MUL_HI_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_MUL_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_NAND_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_NAND_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NAND_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NAND_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOPPOp.S_NOP: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOP2Op.S_NOR_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_NOR_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NOR_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NOR_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NOT_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_NOT_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ORN1_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ORN1_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ORN2_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_ORN2_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ORN2_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_ORN2_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_OR_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_OR_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_OR_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_OR_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_PACK_HH_B32_B16: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_PACK_LH_B32_B16: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_PACK_LL_B32_B16: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_QUADMASK_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_QUADMASK_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_RFE_B64: {"ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SOPPOp.S_ROUND_MODE: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPPOp.S_SENDMSG: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SENDMSG)},
  SOPPOp.S_SENDMSGHALT: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SENDMSG)},
  SOPPOp.S_SETHALT: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPPOp.S_SETKILL: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOP1Op.S_SETPC_B64: {"ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SOPPOp.S_SETPRIO: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_SETREG_B32: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_HWREG)},
  SOPKOp.S_SETREG_IMM32_B32: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_HWREG)},
  SOP1Op.S_SEXT_I32_I16: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_SEXT_I32_I8: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SSRC_NOLDS)},
  SOPPOp.S_SLEEP: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOP2Op.S_SUBB_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOPKOp.S_SUBVECTOR_LOOP_BEGIN: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOPKOp.S_SUBVECTOR_LOOP_END: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_I16, 16, OpType.OPR_LABEL)},
  SOP2Op.S_SUB_I32: {"sdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_SUB_U32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_SWAPPC_B64: {"sdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SREG)},
  SOPPOp.S_TRAP: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPPOp.S_TTRACEDATA_IMM: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_VERSION: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_VERSION)},
  SOPPOp.S_WAITCNT: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_WAITCNT)},
  SOPPOp.S_WAITCNT_DEPCTR: {"simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_WAITCNT_DEPCTR)},
  SOPKOp.S_WAITCNT_EXPCNT: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_WAITCNT_LGKMCNT: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_WAITCNT_VMCNT: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOPKOp.S_WAITCNT_VSCNT: {"sdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SDST), "simm16": (Fmt.FMT_NUM_B16, 16, OpType.OPR_SIMM16)},
  SOP1Op.S_WQM_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_WQM_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_XNOR_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_XNOR_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_XNOR_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_XNOR_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_XOR_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP2Op.S_XOR_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SDST), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS), "ssrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_XOR_SAVEEXEC_B32: {"sdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SSRC_NOLDS)},
  SOP1Op.S_XOR_SAVEEXEC_B64: {"sdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SREG), "ssrc0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SSRC_NOLDS)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_D16_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_D16_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_D16_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_D16_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_LOAD_FORMAT_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_D16_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_D16_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_D16_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_D16_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_X: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 32, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_XY: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_XYZ: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 96, OpType.OPR_VGPR)},
  MTBUFOp.TBUFFER_STORE_FORMAT_XYZW: {"soffset": (Fmt.FMT_ANY, 32, OpType.OPR_SREG_M0_INL), "srsrc": (Fmt.FMT_RSRC_TYPED, 128, OpType.OPR_SREG_NONULL), "vaddr": (Fmt.FMT_ANY, 64, OpType.OPR_VGPR), "vdata": (Fmt.FMT_ANY, 128, OpType.OPR_VGPR)},
  VOP3Op.V_ADD3_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_ADD_CO_CI_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_ADD_CO_CI_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_ADD_CO_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_ADD_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_ADD_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_LSHL_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_NC_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_NC_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_NC_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_ADD_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ADD_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ALIGNBIT_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ALIGNBYTE_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_AND_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_AND_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_AND_OR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ASHRREV_I16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_ASHRREV_I32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ASHRREV_I32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_ASHRREV_I64: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_BCNT_U32_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_BFE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_BFE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_BFI_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_BFM_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_BFREV_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_BFREV_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CEIL_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CEIL_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CEIL_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CEIL_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CEIL_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CEIL_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_CLASS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_CLASS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_CLASS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_CLASS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_CLASS_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_CLASS_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_EQ_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_EQ_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_F_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_F_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_GT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_GT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_LT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_LT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NEQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NEQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NEQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NEQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NEQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NEQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NGT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NGT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_NLT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_NLT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_O_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_O_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_O_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_O_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_O_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_O_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_TRU_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_TRU_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_TRU_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_TRU_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_TRU_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_TRU_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_T_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_T_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_T_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_T_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_T_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_T_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_T_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_T_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_U_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_U_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_U_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_U_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMPX_U_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_EXEC)},
  VOPCOp.V_CMPX_U_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_CLASS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_CLASS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_CLASS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_CLASS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_CLASS_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_CLASS_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_EQ_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_EQ_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_F_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_F_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_GT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_GT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_LT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_LT_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NEQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NEQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NEQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NEQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NEQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NEQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NE_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NGT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NGT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLG_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_NLT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_NLT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_O_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_O_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_O_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_O_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_O_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_O_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_TRU_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_TRU_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_TRU_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_TRU_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_TRU_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_TRU_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_T_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_T_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_T_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_T_I64: {"src0": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_T_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_T_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_T_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_T_U64: {"src0": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_U_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_U_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_U_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_U_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CMP_U_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG)},
  VOPCOp.V_CMP_U_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vsrc1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP2Op.V_CNDMASK_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CNDMASK_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_COS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_COS_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_COS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_COS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CUBEID_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CUBEMA_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CUBESC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CUBETC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F16_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F16_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F16_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F16_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_UBYTE0: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_UBYTE0: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_UBYTE1: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_UBYTE1: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_UBYTE2: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_UBYTE2: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F32_UBYTE3: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F32_UBYTE3: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F64_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F64_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F64_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F64_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_F64_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_F64_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_FLR_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_FLR_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_I32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_I32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_NORM_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_NORM_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_NORM_U16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_NORM_U16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_OFF_F32_I4: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_OFF_F32_I4: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PKNORM_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PKNORM_I16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PKNORM_U16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PKNORM_U16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP2Op.V_CVT_PKRTZ_F16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PKRTZ_F16_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PK_I16_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PK_U16_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_PK_U8_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_RPI_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_RPI_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_U16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_U16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_U32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_U32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_CVT_U32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_CVT_U32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_DIV_FIXUP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_DIV_FIXUP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_DIV_FIXUP_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_DIV_FMAS_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_DIV_FMAS_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3SDOp.V_DIV_SCALE_F32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SDST), "src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_DIV_SCALE_F64: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SDST), "src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP2Op.V_DOT2C_F32_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT2_F32_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT2_I32_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT2_U32_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_DOT4C_I32_I8: {"src0": (Fmt.FMT_NUM_PK_I8, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_PK_I8, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT4_I32_I8: {"src0": (Fmt.FMT_NUM_PK_I8, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I8, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT4_U32_U8: {"src0": (Fmt.FMT_NUM_PK_U8, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U8, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT8_I32_I4: {"src0": (Fmt.FMT_NUM_PK_I4, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I4, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_DOT8_U32_U4: {"src0": (Fmt.FMT_NUM_PK_U4, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U4, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_EXP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_EXP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_EXP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_EXP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FFBH_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FFBH_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FFBH_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FFBH_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FFBL_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FFBL_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FLOOR_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FLOOR_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_FLOOR_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FLOOR_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FLOOR_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_FLOOR_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP2Op.V_FMAAK_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_FMAAK_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_FMAC_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FMAC_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_FMAC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FMAC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_FMAC_LEGACY_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FMAC_LEGACY_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_FMAMK_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_FMAMK_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FMA_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FMA_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FMA_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_FMA_LEGACY_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_FMA_MIXHI_F16: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3POp.V_FMA_MIXLO_F16: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3POp.V_FMA_MIX_F32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FRACT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FRACT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_FRACT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FRACT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FRACT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_FRACT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_EXP_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_EXP_I16_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_EXP_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_EXP_I32_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_EXP_I32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_EXP_I32_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_MANT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_MANT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_MANT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_MANT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_FREXP_MANT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_FREXP_MANT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VINTRPOp.V_INTERP_MOV_F32: {"attr": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc": (Fmt.FMT_ANY, 32, OpType.OPR_PARAM)},
  VOP3Op.V_INTERP_MOV_F32: {"src0": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "src1": (Fmt.FMT_ANY, 32, OpType.OPR_PARAM), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_INTERP_P1LL_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_ATTR), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_INTERP_P1LV_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_ATTR), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "src2": (Fmt.FMT_NUM_F16, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VINTRPOp.V_INTERP_P1_F32: {"attr": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_INTERP_P1_F32: {"src0": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_INTERP_P2_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_ATTR), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VINTRPOp.V_INTERP_P2_F32: {"attr": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_INTERP_P2_F32: {"src0": (Fmt.FMT_ANY, 32, OpType.OPR_ATTR), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_LDEXP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_LDEXP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_LDEXP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LDEXP_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_LERP_U8: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_LOG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_LOG_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_LOG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LOG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHLREV_B16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_LSHLREV_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHLREV_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHLREV_B64: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_LSHL_ADD_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHL_OR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHRREV_B16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_LSHRREV_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHRREV_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_LSHRREV_B64: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_I32_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_I32_I24: {"src0": (Fmt.FMT_NUM_I24, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I24, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_MAD_I64_I32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_U32_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAD_U32_U24: {"src0": (Fmt.FMT_NUM_U24, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U24, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_MAD_U64_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAX3_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MAX_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MAX_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MAX_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MAX_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MAX_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MBCNT_HI_U32_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MBCNT_LO_U32_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MED3_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MIN3_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MIN_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MIN_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MIN_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MIN_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MIN_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_MOVRELD_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MOVRELD_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_MOVRELSD_2_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MOVRELSD_2_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_MOVRELSD_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MOVRELSD_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_MOVRELS_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MOVRELS_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_MOV_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MOV_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MQSAD_PK_U16_U8: {"src0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MQSAD_U32_U8: {"src0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B128, 128, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B128, 128, OpType.OPR_VGPR)},
  VOP3Op.V_MSAD_U8: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MULLIT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_HI_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_HI_I32_I24: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_HI_I32_I24: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_HI_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_HI_U32_U24: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_HI_U32_U24: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_I32_I24: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_I32_I24: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_LEGACY_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_LEGACY_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_LO_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_LO_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_MUL_U32_U24: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_MUL_U32_U24: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_NOT_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_NOT_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_OR3_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_OR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_OR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_PACK_B32_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_PERMLANE16_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_PERMLANEX16_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_NOLDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_PERM_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_ADD_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_ADD_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_ADD_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_ASHRREV_I16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP2Op.V_PK_FMAC_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_FMA_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_LSHLREV_B16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_LSHRREV_B16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MAD_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MAD_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MAX_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MAX_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MAX_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MIN_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MIN_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MIN_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MUL_F16: {"src0": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_F16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_MUL_LO_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_SUB_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_VGPR)},
  VOP3POp.V_PK_SUB_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_VGPR)},
  VOP3Op.V_QSAD_PK_U16_U8: {"src0": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_B64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_B64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_RCP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_RCP_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_RCP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_RCP_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_RCP_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_RCP_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_RCP_IFLAG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_RCP_IFLAG_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_READFIRSTLANE_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR_OR_LDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG)},
  VOP3Op.V_READFIRSTLANE_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR_OR_LDS), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG)},
  VOP3Op.V_READLANE_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR_OR_LDS), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_LANESEL), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SREG)},
  VOP1Op.V_RNDNE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_RNDNE_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_RNDNE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_RNDNE_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_RNDNE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_RNDNE_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_RSQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_RSQ_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_RSQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_RSQ_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_RSQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_RSQ_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_SAD_HI_U8: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SAD_U16: {"src0": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_PK_U16, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SAD_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SAD_U8: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SAT_PK_U8_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_PK_U8, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SAT_PK_U8_I16: {"src0": (Fmt.FMT_NUM_PK_I16, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_PK_U8, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SIN_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_SIN_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_SIN_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SIN_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SQRT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_SQRT_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_SQRT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SQRT_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SQRT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_SQRT_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP2Op.V_SUBREV_CO_CI_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_SUBREV_CO_CI_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_SUBREV_CO_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_SUBREV_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_SUBREV_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_SUBREV_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUBREV_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_SUBREV_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUBREV_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_SUB_CO_CI_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_SUB_CO_CI_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3SDOp.V_SUB_CO_U32: {"sdst": (Fmt.FMT_NUM_M64, 64, OpType.OPR_SREG), "src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_SUB_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_SUB_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_NC_I16: {"src0": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_NC_I32: {"src0": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_I32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_I32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_NC_U16: {"src0": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U16, 16, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U16, 16, OpType.OPR_VGPR)},
  VOP2Op.V_SUB_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_SUB_NC_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SWAPREL_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_SWAP_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_VGPR), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_TRIG_PREOP_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP1Op.V_TRUNC_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP3Op.V_TRUNC_F16: {"src0": (Fmt.FMT_NUM_F16, 16, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F16, 16, OpType.OPR_VGPR)},
  VOP1Op.V_TRUNC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_TRUNC_F32: {"src0": (Fmt.FMT_NUM_F32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_F32, 32, OpType.OPR_VGPR)},
  VOP1Op.V_TRUNC_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_TRUNC_F64: {"src0": (Fmt.FMT_NUM_F64, 64, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_F64, 64, OpType.OPR_VGPR)},
  VOP3Op.V_WRITELANE_B32: {"src0": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC), "src1": (Fmt.FMT_NUM_B32, 32, OpType.OPR_SSRC_LANESEL), "vdst": (Fmt.FMT_NUM_B32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_XAD_U32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_XNOR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_XNOR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_XOR3_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "src2": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP2Op.V_XOR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR), "vsrc1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
  VOP3Op.V_XOR_B32: {"src0": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC), "src1": (Fmt.FMT_NUM_U32, 32, OpType.OPR_SRC_NOLDS), "vdst": (Fmt.FMT_NUM_U32, 32, OpType.OPR_VGPR)},
}