Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Wed Jan 27 02:58:57 2021
| Host             : evermist running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.807        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.679        |
| Device Static (W)        | 0.128        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        7 |       --- |             --- |
| Slice Logic             |     0.007 |     2790 |       --- |             --- |
|   LUT as Logic          |     0.006 |     1043 |     17600 |            5.93 |
|   CARRY4                |    <0.001 |      119 |      4400 |            2.70 |
|   Register              |    <0.001 |     1202 |     35200 |            3.41 |
|   F7/F8 Muxes           |    <0.001 |       32 |     17600 |            0.18 |
|   LUT as Shift Register |    <0.001 |       46 |      6000 |            0.77 |
|   Others                |     0.000 |      239 |       --- |             --- |
| Signals                 |     0.009 |     2366 |       --- |             --- |
| Block RAM               |     0.088 |       18 |        60 |           30.00 |
| PLL                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                    |     0.001 |        2 |        80 |            2.50 |
| I/O                     |     0.172 |       57 |       100 |           57.00 |
| PS7                     |     1.285 |        1 |       --- |             --- |
| Static Power            |     0.128 |          |           |                 |
| Total                   |     1.807 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.129 |       0.121 |      0.008 |
| Vccaux    |       1.800 |     0.065 |       0.057 |      0.008 |
| Vcco33    |       3.300 |     0.051 |       0.050 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.705 |       0.674 |      0.032 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+---------------------------------------------+-----------------+
| Clock                   | Domain                                      | Constraint (ns) |
+-------------------------+---------------------------------------------+-----------------+
| adc_clk_p_i             | adc_clk_p_i                                 |             8.0 |
| clk_out1_system_pll_0_2 | system_i/pll_0/inst/clk_out1_system_pll_0_2 |             8.0 |
| clk_out2_system_pll_0_2 | system_i/pll_0/inst/clk_out2_system_pll_0_2 |             4.0 |
| clkfbout_system_pll_0_2 | system_i/pll_0/inst/clkfbout_system_pll_0_2 |             8.0 |
+-------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| system_wrapper            |     1.679 |
|   system_i                |     1.508 |
|     axis_ram_writer_0     |     0.001 |
|       inst                |     0.001 |
|     axis_red_pitaya_dac_0 |     0.002 |
|       inst                |     0.002 |
|     cfg_0                 |     0.004 |
|       inst                |     0.004 |
|     pll_0                 |     0.108 |
|       inst                |     0.108 |
|     ps_0                  |     1.285 |
|       inst                |     1.285 |
|     ps_0_axi_periph       |     0.008 |
|       s00_couplers        |     0.008 |
|     sig_exp_decay_0       |     0.002 |
|       inst                |     0.002 |
|     trap_0                |     0.095 |
|       inst                |     0.095 |
|     writer_0              |     0.002 |
|       inst                |     0.002 |
+---------------------------+-----------+


