<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">HCR_EL2, Hypervisor Configuration Register</h1><p>The HCR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to EL2.</p>
        <p>This 
        register
       is part of the Virtualization registers functional group.</p><h2>Configuration</h2><p>AArch64 System register HCR_EL2 bits [31:0]
        
                are architecturally mapped to
              AArch32 System register <a>HCR</a>.
          </p><p>AArch64 System register HCR_EL2 bits [63:32]
        
                are architecturally mapped to
              AArch32 System register <a>HCR2</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>HCR_EL2 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The HCR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#MIOCNCE">MIOCNCE</a></td><td class="lr" colspan="1"><a href="#TEA">TEA</a></td><td class="lr" colspan="1"><a href="#TERR">TERR</a></td><td class="lr" colspan="1"><a href="#TLOR">TLOR</a></td><td class="lr" colspan="1"><a href="#E2H">E2H</a></td><td class="lr" colspan="1"><a href="#ID">ID</a></td><td class="lr" colspan="1"><a href="#CD">CD</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#RW">RW</a></td><td class="lr" colspan="1"><a href="#TRVM">TRVM</a></td><td class="lr" colspan="1"><a href="#HCD">HCD</a></td><td class="lr" colspan="1"><a href="#TDZ">TDZ</a></td><td class="lr" colspan="1"><a href="#TGE">TGE</a></td><td class="lr" colspan="1"><a href="#TVM">TVM</a></td><td class="lr" colspan="1"><a href="#TTLB">TTLB</a></td><td class="lr" colspan="1"><a href="#TPU">TPU</a></td><td class="lr" colspan="1"><a href="#TPCP">TPCP</a></td><td class="lr" colspan="1"><a href="#TSW">TSW</a></td><td class="lr" colspan="1"><a href="#TACR">TACR</a></td><td class="lr" colspan="1"><a href="#TIDCP">TIDCP</a></td><td class="lr" colspan="1"><a href="#TSC">TSC</a></td><td class="lr" colspan="1"><a href="#TID3">TID3</a></td><td class="lr" colspan="1"><a href="#TID2">TID2</a></td><td class="lr" colspan="1"><a href="#TID1">TID1</a></td><td class="lr" colspan="1"><a href="#TID0">TID0</a></td><td class="lr" colspan="1"><a href="#TWE">TWE</a></td><td class="lr" colspan="1"><a href="#TWI">TWI</a></td><td class="lr" colspan="1"><a href="#DC">DC</a></td><td class="lr" colspan="2"><a href="#BSU">BSU</a></td><td class="lr" colspan="1"><a href="#FB">FB</a></td><td class="lr" colspan="1"><a href="#VSE">VSE</a></td><td class="lr" colspan="1"><a href="#VI">VI</a></td><td class="lr" colspan="1"><a href="#VF">VF</a></td><td class="lr" colspan="1"><a href="#AMO">AMO</a></td><td class="lr" colspan="1"><a href="#IMO">IMO</a></td><td class="lr" colspan="1"><a href="#FMO">FMO</a></td><td class="lr" colspan="1"><a href="#PTW">PTW</a></td><td class="lr" colspan="1"><a href="#SWIO">SWIO</a></td><td class="lr" colspan="1"><a href="#VM">VM</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:39]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MIOCNCE">MIOCNCE, bit [38]
              </h4>
              <p>Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&amp;0 translation regime.</p>
            <table class="valuetable"><tr><th>MIOCNCE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there must be no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there might be a loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute.</p>
                </td></tr></table>
              <p>For more information see <span class="xref">'Mismatched memory attributes' in the ARMv8 ARM, section B2 (The AArch64 Application Level Memory Model)</span>.</p>
            
              <p>This field can be implemented as RAZ/WI.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TEA">TEA, bit [37]
              </h4>
              <p>Route synchronous External abort exceptions to EL2. If the RAS Extension is implemented, the possible values of this bit are:</p>
            <table class="valuetable"><tr><th>TEA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Does not route synchronous External abort exceptions from Non-secure EL0 and EL1 to EL2.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Route synchronous External abort exceptions from Non-secure EL0 and EL1 to EL2, if not routed to EL3.</p>
                </td></tr></table>
              <p>This bit resets to zero on a Warm reset into AArch32 state.</p>
            
              <p>When the RAS Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TERR">TERR, bit [36]
              </h4>
              <p>Trap Error record accesses. If the RAS Extension is implemented, the possible values of this bit are:</p>
            <table class="valuetable"><tr><th>TERR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Does not trap accesses to error record registers from Non-secure EL1 to EL2.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Accesses to the ER* registers from Non-secure EL1 generate a Trap exception to EL2.</p>
                </td></tr></table>
              <p>This bit resets to zero on a Warm reset into AArch32 state.</p>
            
              <p>When the RAS Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TLOR">TLOR, bit [35]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.2 and ARMv8.1:</font></h4>
              <p>Trap LOR registers. Traps accesses to the LORSA_EL1, LOREA_EL1, LORN_EL1, LORC_EL1, and LORID_EL1 registers from Non-secure EL1 to EL2.</p>
            <table class="valuetable"><tr><th>TLOR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to the LOR registers are trapped to EL2.</p>
                </td></tr></table>
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="E2H">E2H, bit [34]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.2 and ARMv8.1:</font></h4>
              <p>EL2 Host. Enables a configuration where a Host Operating System is running in EL2, and the Host Operating System's applications are running in EL0.</p>
            <table class="valuetable"><tr><th>E2H</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL2 is running a hypervisor.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL2 is running a Host Operating System.</p>
                </td></tr></table>
              <p>For information on the behavior of this bit see <span class="xref">Behavior of HCR_EL2.E2H</span>.</p>
            
              <p>This bit is permitted to be cached in a TLB.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ID">ID, bit [33]
              </h4>
              <p>Stage 2 Instruction access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.</p>
            <table class="valuetable"><tr><th>ID</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>This bit has no effect on the EL2, EL2&amp;0, or EL3 translation regimes.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="CD">CD, bit [32]
              </h4>
              <p>Stage 2 Data access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.</p>
            <table class="valuetable"><tr><th>CD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime for data accesses and translation table walks.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>This bit has no effect on the EL2, EL2&amp;0, or EL3 translation regimes.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="RW">RW, bit [31]
              </h4>
              <p>Execution state control for lower Exception levels:</p>
            <table class="valuetable"><tr><th>RW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Lower levels are all AArch32.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by the current value of PSTATE.nRW when executing at EL0.</p>
                </td></tr></table>
              <p>If all lower Exception levels cannot use AArch32 then this bit is RAO/WI.</p>
            
              <p>In an implementation that includes EL3, when SCR_EL3.NS==0, the PE behaves as if this bit has the same value as the SCR_EL3.RW bit for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>The RW bit is permitted to be cached in a TLB.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 1 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TRVM">TRVM, bit [30]
              </h4>
              <p>Trap Reads of Virtual Memory controls. Traps Non-secure EL1 reads of the virtual memory control registers to EL2, from both Execution states. The registers for which read accesses are trapped are as follows:</p>
            
              <p>Non-secure EL1 using AArch64: SCTLR_EL1, TTBR0_EL1, TTBR1_EL1, <a href="AArch64-tcr_el1.html">TCR_EL1</a>, <a href="AArch64-esr_el1.html">ESR_EL1</a>, FAR_EL1, AFSR0_EL1, AFSR1_EL1, MAIR_EL1, AMAIR_EL1, CONTEXTIDR_EL1.</p>
            
              <p>Non-secure EL1 using AArch32: SCTLR, TTBR0, TTBR1, TTBCR, TTBCR2, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFSR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.</p>
            <table class="valuetable"><tr><th>TRVM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 read accesses to the specified Virtual Memory controls are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="HCD">HCD, bit [29]
              </h4>
              <p>HVC instruction disable. Disables Non-secure state execution of HVC instructions, from both Execution states.</p>
            <table class="valuetable"><tr><th>HCD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>HVC instruction execution is enabled at EL2 and Non-secure EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>HVC instructions are <span class="arm-defined-word">UNDEFINED</span> at EL2 and Non-secure EL1. Any resulting exception is taken to the Exception level at which the HVC instruction is executed.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>HVC instructions are always <span class="arm-defined-word">UNDEFINED</span> at EL0.</p>
              </div>
            
              <p>This bit is only implemented if EL3 is not implemented. Otherwise, it is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TDZ">TDZ, bit [28]
              </h4>
              <p>Trap DC ZVA instructions. Traps Non-secure EL0 and EL1 execution of DC ZVA instructions to EL2, from AArch64 state only.</p>
            <table class="valuetable"><tr><th>TDZ</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>In AArch64 state, any attempt to execute a DC ZVA instruction at Non-secure EL1, or at Non-secure EL0 when the instruction is not <span class="arm-defined-word">UNDEFINED</span> at EL0, is trapped to EL2.</p>
                
                  <p>Reading the DCZID_EL0 returns a value that indicates that DC ZVA instructions are not supported.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TGE">TGE, bit [27]
              </h4>
              <p>Trap General Exceptions, from Non-secure EL0.</p>
            <table class="valuetable"><tr><th>TGE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on execution at EL0.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When the value of SCR_EL3.NS is 0, this control has no effect on execution at EL0.</p>
                
                  <p>When the value of SCR_EL3.NS is 1, in all cases:</p>
                
                  <ul>
                    <li>
                      All exceptions that would be routed to EL1 are routed to EL2.
                    </li>
                    <li>
                      The SCTLR_EL1.M field, or the SCTLR.M field if EL1 is using AArch32, is treated as being 0 for all purposes other than returning the result of a direct read of SCTLR_EL1 or SCTLR.
                    </li>
                    <li>
                      All virtual interrupts are disabled.
                    </li>
                    <li>
                      Any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> mechanisms for signaling virtual interrupts are disabled.
                    </li>
                    <li>
                      An exception return to EL1 is treated as an illegal exception return.
                    </li>
                  </ul>
                
                  <p>When the value of SCR_EL3.NS is 1 and the value of HCR_EL2.E2H is 0, additionally:</p>
                
                  <ul>
                    <li>
                      The HCR_EL2.{FMO, IMO, AMO} fields are treated as being 1 for all purposes other than a direct read or write access of HCR_EL2.
                    </li>
                    <li>
                      The MDCR_EL2.{TDRA,TDOSA,TDA, TDE} fields are treated as being 1 for all purposes other than returning the result of a direct read of MDCR_EL2.
                    </li>
                  </ul>
                
                  <p>For information on the behavior of this bit when E2H is 1, see <span class="xref">Behavior of HCR_EL2.E2H</span>.</p>
                </td></tr></table>
              <p>HCR_EL2.TGE must not be cached in a TLB.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="TVM">TVM, bit [26]
              </h4>
              <p>Trap Virtual Memory controls. Traps Non-secure EL1 writes to the virtual memory control registers to EL2, from both Execution states. The registers for which write accesses are trapped are as follows:</p>
            
              <p>Non-secure EL1 using AArch64: SCTLR_EL1, TTBR0_EL1, TTBR1_EL1, <a href="AArch64-tcr_el1.html">TCR_EL1</a>, <a href="AArch64-esr_el1.html">ESR_EL1</a>, FAR_EL1, AFSR0_EL1, AFSR1_EL1, MAIR_EL1, AMAIR_EL1, CONTEXTIDR_EL1.</p>
            
              <p>Non-secure EL1 using AArch32: SCTLR, TTBR0, TTBR1, TTBCR, TTBCR2, DACR, DFSR, IFSR, DFAR, IFAR, ADFSR, AIFSR, PRRR, NMRR, MAIR0, MAIR1, AMAIR0, AMAIR1, CONTEXTIDR.</p>
            <table class="valuetable"><tr><th>TVM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 write accesses to the specified EL1 virtual memory control registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TTLB">TTLB, bit [25]
              </h4>
              <p>Trap TLB maintenance instructions. Traps Non-secure EL1 execution of TLB maintenance instructions to EL2, from both Execution states. This applies to the following instructions:</p>
            
              <ul>
                <li>
                  When Non-secure EL1 is using AArch64, TLBI VMALLE1IS, TLBI VAE1IS, TLBI ASIDE1IS, TLBI VAAE1IS, TLBI VALE1IS, TLBI VAALE1IS, TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1, TLBI VAALE1.
                </li>
                <li>
                  When Non-secure EL1 is using AArch32, TLBIALLIS, TLBIMVAIS, TLBIASIDIS, TLBIMVAAIS, TLBIMVALIS, TLBIMVAALIS, ITLBIALL, ITLBIMVA, ITLBIASID, DTLBIALL, DTLBIMVA, DTLBIASID, TLBIALL, TLBIMVA, TLBIASID, TLBIMVAA, TLBIMVAL, TLBIMVAAL
                </li>
              </ul>
            <table class="valuetable"><tr><th>TTLB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 execution of the specified TLB maintenance instructions are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TPU">TPU, bit [24]
              </h4>
              <p>Trap cache maintenance instructions that operate to the Point of Unification. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:</p>
            
              <ul>
                <li>
                  When Non-secure EL0 is using AArch64, IC IVAU, DC CVAU. However, if the value of SCTLR_EL1.UCI is 0 these instructions are <span class="arm-defined-word">UNDEFINED</span> at EL0 and any resulting exception is higher priority than this trap to EL2.
                </li>
                <li>
                  When Non-secure EL1 is using AArch64, IC IVAU, IC IALLU, IC IALLUIS, DC CVAU.
                </li>
                <li>
                  When Non-secure EL1 is using AArch32, ICIMVAU, ICIALLU, ICIALLUIS, DCCMVAU.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>An exception generated because an instruction is <span class="arm-defined-word">UNDEFINED</span> at EL0 is higher priority than this trap to EL2. In addition:</p>
                <ul>
                  <li>
                    IC IALLUIS and IC IALLU are always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch64.
                  </li>
                  <li>
                    ICIMVAU, ICIALLU, ICIALLUIS, and DCCMVAU are always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch32.
                  </li>
                </ul>
              </div>
            <table class="valuetable"><tr><th>TPU</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure execution of the specified instructions is trapped to EL2.</p>
                </td></tr></table>
              <p>If the Point of Unification is before any level of data cache, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the execution of any data or unified cache clean by VA to the point of unification instruction can be trapped when the value of this control is 1.</p>
            
              <p>If the Point of Unification is before any level of instruction cache, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the execution of any instruction cache invalidate to the point of unification instruction can be trapped when the value of this control is 1.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TPCP">TPCP, bit [23]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.2:</font></h4>
              <p>Trap data or unified cache maintenance instructions that operate to the Point of Coherency or Persistence. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:</p>
            
              <ul>
                <li>
                  When Non-secure EL0 is using AArch64, DC CIVAC, DC CVAC, DC CVAP. However, if the value of SCTLR_EL1.UCI is 0 these instructions are <span class="arm-defined-word">UNDEFINED</span> at EL0 and any resulting exception is higher priority than this trap to EL2.
                </li>
                <li>
                  When Non-secure EL1 is using AArch64, DC IVAC, DC CIVAC, DC CVAC, DC CVAP.
                </li>
                <li>
                  When Non-secure EL1 is using AArch32, DCIMVAC, DCCIMVAC, DCCMVAC.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    An exception generated because an instruction is <span class="arm-defined-word">UNDEFINED</span> at EL0 is higher priority than this trap to EL2. In addition:<ul><li>DC IVAC is always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch64.</li><li>DCIMVAC, DCCIMVAC, and DCCMVAC are always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch32.</li></ul>
                  </li>
                  <li>
                    In ARMv8.0 this field is named TPC. From ARMv8.2 it is named TPCP.
                  </li>
                </ul>
              </div>
            <table class="valuetable"><tr><th>TPCP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure execution of the specified instructions is trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is set to {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TPC"><font style="font-size:smaller;"><br />
            In 
            ARMv8.1 and ARMv8.0:</font></h4>
              <p>Trap data or unified cache maintenance instructions that operate to the Point of Coherency. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:</p>
            
              <ul>
                <li>
                  When Non-secure EL0 is using AArch64, DC CIVAC, DC CVAC. However, if the value of SCTLR_EL1.UCI is 0 these instructions are <span class="arm-defined-word">UNDEFINED</span> at EL0 and any resulting exception is higher priority than this trap to EL2.
                </li>
                <li>
                  When Non-secure EL1 is using AArch64, DC IVAC, DC CIVAC, DC CVAC.
                </li>
                <li>
                  When Non-secure EL1 is using AArch32, DCIMVAC, DCCIMVAC, DCCMVAC.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    An exception generated because an instruction is <span class="arm-defined-word">UNDEFINED</span> at EL0 is higher priority than this trap to EL2. In addition:<ul><li>DC IVAC is always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch64.</li><li>DCIMVAC, DCCIMVAC, and DCCMVAC are always <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch32.</li></ul>
                  </li>
                  <li>
                    In ARMv8.0 this field is named TPC. From ARMv8.2 it is named TPCP.
                  </li>
                </ul>
              </div>
            <table class="valuetable"><tr><th>TPC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure execution of the specified instructions is trapped to EL2.</p>
                </td></tr></table>
              <p>If the Point of Coherency is before any level of data cache, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the execution of any data or unified cache clean, invalidate, or clean and invalidate instruction that operates by VA to the point of coherency can be trapped when the value of this control is 1.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TSW">TSW, bit [22]
              </h4>
              <p>Trap data or unified cache maintenance instructions that operate by Set/Way. Traps execution of those cache maintenance instructions at Non-secure EL1 using AArch64, and at Non-secure EL1 using AArch32, to EL2. This applies to the following instructions:</p>
            
              <ul>
                <li>
                  When Non-secure EL1 is using AArch64, DC ISW, DC CSW, DC CISW.
                </li>
                <li>
                  When Non-secure EL1 is using AArch32, DCISW, DCCSW, DCCISW.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>An exception generated because an instruction is <span class="arm-defined-word">UNDEFINED</span> at EL0 is higher priority than this trap to EL2, and these instructions are always <span class="arm-defined-word">UNDEFINED</span> at EL0.</p>
              </div>
            <table class="valuetable"><tr><th>TSW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure execution of the specified instructions is trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TACR">TACR, bit [21]
              </h4>
              <p>Trap Auxiliary Control Registers. Traps Non-secure EL1 accesses to the Auxiliary Control Registers to EL2, from both Execution states. This applies to the following register accesses:</p>
            
              <ul>
                <li>
                  Non-secure EL1 using AArch64: ACTLR_EL1.
                </li>
                <li>
                  Non-secure EL1 using AArch32: ACTLR and, if implemented, ACTLR2.
                </li>
              </ul>
            <table class="valuetable"><tr><th>TACR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to the specified registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TIDCP">TIDCP, bit [20]
              </h4>
              <p>Trap <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> functionality. Traps Non-secure EL1 accesses to the encodings reserved for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> functionality to EL2. This applies to the following register accesses:</p>
            
              <p>AArch64: The following reserved encoding spaces:</p>
            
              <ul>
                <li>
                  <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> system instructions, which are accessed using SYS and SYSL, with CRn == {11, 15}.
                </li>
                <li>
                  <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> System registers, which are accessed using MRS and MSR with the S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt; register name.
                </li>
              </ul>
            
              <p>AArch32: MCR and MRC instructions accessing the following encodings:</p>
            
              <ul>
                <li>
                  All coproc==p15, CRn==c9, opc1 == {0-7}, CRm == {c0-c2, c5-c8}, opc2 == {0-7}.
                </li>
                <li>
                  All coproc==p15, CRn==c10, opc1 =={0-7}, CRm == {c0, c1, c4, c8}, opc2 == {0-7}.
                </li>
                <li>
                  All coproc==p15, CRn==c11, opc1=={0-7}, CRm == {c0-c8, c15}, opc2 == {0-7}.
                </li>
              </ul>
            
              <p>When the value of HCR_EL2.TIDCP is 1, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether any of this functionality accessed from Non-secure EL0 is trapped to EL2. If it is not, then it is <span class="arm-defined-word">UNDEFINED</span>, and any attempt to access it from Non-secure EL0 generates an exception that is taken to EL1.</p>
            <table class="valuetable"><tr><th>TIDCP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to or execution of the specified encodings reserved for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> functionality are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="TSC">TSC, bit [19]
              </h4>
              <p>Trap SMC instructions. Traps Non-secure EL1 execution of SMC instructions to EL2, from both Execution states.</p>
            <table class="valuetable"><tr><th>TSC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any attempt to execute an SMC instruction at Non-secure EL1 using AArch64 or Non-secure EL1 using AArch32 is trapped to EL2, regardless of the value of SCR_EL3.SMD.</p>
                </td></tr></table>
              <p>In AArch32 state, the ARMv8-A architecture permits, but does not require, this trap to apply to conditional SMC instructions that fail their condition code check, in the same way as with traps on other conditional instructions.</p>
            
              <p>If EL3 is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TID3">TID3, bit [18]
              </h4>
              <p>Trap ID group 3. Traps Non-secure EL1 reads of the following registers to EL2:</p>
            
              <p>AArch64: ID_PFR0_EL1, ID_PFR1_EL1, ID_DFR0_EL1, ID_AFR0_EL1, ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, ID_ISAR5_EL1, MVFR0_EL1, MVFR1_EL1, MVFR2_EL1, <a href="AArch64-id_aa64pfr0_el1.html">ID_AA64PFR0_EL1</a>, ID_AA64PFR1_EL1, ID_AA64DFR0_EL1, ID_AA64DFR1_EL1, ID_AA64ISAR0_EL1, ID_AA64ISAR1_EL1, ID_AA64MMFR0_EL1, ID_AA64MMFR1_EL1, ID_AA64MMFR2_EL1, ID_AA64AFR0_EL1, ID_AA64AFR1_EL1, <a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a> (where SVE is implemented), and ID_MMFR4_EL1, except that if ID_MMFR4_EL1 is implemented as RAZ/WI then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether accesses to ID_MMFR4_EL1 are trapped.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field traps MRS accesses to encodings in the following range that are not already mentioned in this field description:</p>
            
              <ul>
                <li>
                  Op0 == 3, op1 == 0, CRn == c0, CRm == {c2-c7}, op2 == {0-7}.
                </li>
              </ul>
            
              <p>AArch32: ID_PFR0, ID_PFR1, ID_DFR0, ID_AFR0, ID_MMFR0, ID_MMFR1, ID_MMFR2, ID_MMFR3, ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, ID_ISAR5, MVFR0, MVFR1, MVFR2, and ID_MMFR4, except that if ID_MMFR4 is implemented as RAZ/WI then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether accesses to ID_MMFR4 are trapped.</p>
            
              <p>MRC access to any of the following encodings are also trapped:</p>
            
              <ul>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == {c3-c7}, opc2 == {0,1}.
                </li>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == 2.
                </li>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == c5, opc2 == {4,5}.
                </li>
              </ul>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit traps MRC accesses to the following encodings:</p>
            
              <ul>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == c2, opc2 == 7.
                </li>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == c3, opc2 == {3-7}.
                </li>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == {c4, c6, c7}, opc2 == {2-7}.
                </li>
                <li>
                  coproc==p15, opc1 == 0, CRn == c0, CRm == c5, opc2 == {2, 3, 6, 7}.
                </li>
              </ul>
            <table class="valuetable"><tr><th>TID3</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The specified Non-secure EL1 read accesses to ID group 3 registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TID2">TID2, bit [17]
              </h4>
              <p>Trap ID group 2. Traps the following register accesses to EL2:</p>
            
              <p>AArch64:</p>
            
              <ul>
                <li>
                  Non-secure EL1 reads of CTR_EL0, CCSIDR_EL1, CLIDR_EL1, and CSSELR_EL1.
                </li>
                <li>
                  Non-secure EL0 reads of CTR_EL0, except that if the value of SCTLR_EL1.UCT is 0 then EL0 reads of CTR_EL0 are <span class="arm-defined-word">UNDEFINED</span> and any resulting exception takes precedence over this trap.
                </li>
                <li>
                  Non-secure EL1 writes to CSSELR_EL1.
                </li>
              </ul>
            
              <p>AArch32:</p>
            
              <ul>
                <li>
                  Non-secure EL1 reads of the CTR, CCSIDR, CLIDR, and CSSELR.
                </li>
                <li>
                  Non-secure EL1 writes to the CSSELR.
                </li>
              </ul>
            <table class="valuetable"><tr><th>TID2</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The specified Non-secure EL1 and EL0 accesses to ID group 2 registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TID1">TID1, bit [16]
              </h4>
              <p>Trap ID group 1. Traps Non-secure EL1 reads of the following registers are trapped to EL2:</p>
            
              <p>AArch64: REVIDR_EL1, AIDR_EL1.</p>
            
              <p>AArch32: TCMTR, TLBTR, REVIDR, AIDR.</p>
            <table class="valuetable"><tr><th>TID1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The specified Non-secure EL1 read accesses to ID group 1 registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="TID0">TID0, bit [15]
              </h4>
              <p>Trap ID group 0.  Traps the following register accesses to EL2:</p>
            
              <p>AArch64: None.</p>
            
              <p>AArch32:</p>
            
              <ul>
                <li>
                  Non-secure EL1 reads of the JIDR.
                </li>
                <li>
                  If the JIDR is RAZ from Non-secure EL0, Non-secure EL0 of the JIDR.
                </li>
                <li>
                  Non-secure EL1 reads of the FPSID.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the JIDR is RAZ or <span class="arm-defined-word">UNDEFINED</span> at EL0. If it is <span class="arm-defined-word">UNDEFINED</span> at EL0 then any resulting exception takes precedence over this trap.
                  </li>
                  <li>
                    The FPSID is not accessible at EL0 using AArch32.
                  </li>
                  <li>
                    Writes to the FPSID are ignored, and not trapped by this control.
                  </li>
                </ul>
              </div>
            <table class="valuetable"><tr><th>TID0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The specified Non-secure EL1 read accesses to ID group 0 registers are trapped to EL2.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>In an AArch64-only implementation, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TWE">TWE, bit [14]
              </h4>
              <p>Traps Non-secure EL0 and EL1 execution of WFE instructions to EL2, from both Execution states.</p>
            <table class="valuetable"><tr><th>TWE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWE or SCTLR_EL1.nTWE.</p>
                </td></tr></table>
              <p>In AArch32 state, the attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Since a WFE can complete at any time, even without a Wakeup event, the traps on WFE are not guaranteed to be taken, even if the WFE is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.</p>
              </div>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="TWI">TWI, bit [13]
              </h4>
              <p>Traps Non-secure EL0 and EL1 execution of WFI instructions to EL2, from both Execution states.</p>
            <table class="valuetable"><tr><th>TWI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWI or SCTLR_EL1.nTWI.</p>
                </td></tr></table>
              <p>In AArch32 state, the attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Since a WFI can complete at any time, even without a Wakeup event, the traps on WFI are not guaranteed to be taken, even if the WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.</p>
              </div>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="DC">DC, bit [12]
              </h4>
              <p>This field is permitted to be cached in a TLB.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this field.</p>
            <h4 id="BSU">BSU, bits [11:10]
                  </h4>
              <p>Barrier Shareability upgrade. This field determines the minimum shareability domain that is applied to any barrier instruction executed from Non-secure EL1 or Non-secure EL0:</p>
            <table class="valuetable"><tr><th>BSU</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>No effect</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Inner Shareable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Full system</p>
                </td></tr></table>
              <p>This value is combined with the specified level of the barrier held in its instruction, using the same principles as combining the shareability attributes from two stages of address translation.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as <span class="binarynumber">0b00</span> for all purposes other than a direct read of the value of this bit.</p>
            <h4 id="FB">FB, bit [9]
              </h4>
              <p>Force broadcast. Causes the following instructions to be broadcast within the Inner Shareable domain when executed from Non-secure EL1:</p>
            
              <p>AArch32: BPIALL, TLBIALL, TLBIMVA, TLBIASID, DTLBIALL, DTLBIMVA, DTLBIASID, ITLBIALL, ITLBIMVA, ITLBIASID, TLBIMVAA, ICIALLU, TLBIMVAL, TLBIMVAAL.</p>
            
              <p>AArch64: TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1, TLBI VAALE1, IC IALLU.</p>
            <table class="valuetable"><tr><th>FB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This field has no effect on the operation of the specified instructions.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When one of the specified instruction is executed at Non-secure EL1, the instruction is broadcast within the Inner Shareable shareability domain.</p>
                </td></tr></table>
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="VSE">VSE, bit [8]
              </h4>
              <p>Virtual SError interrupt.</p>
            <table class="valuetable"><tr><th>VSE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This mechanism is not making a virtual SError interrupt pending.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A virtual SError interrupt is pending because of this mechanism.</p>
                </td></tr></table>
              <p>The virtual SError interrupt is only enabled when the value of HCR_EL2.{TGE, AMO} is {0, 1}.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="VI">VI, bit [7]
              </h4>
              <p>Virtual IRQ Interrupt.</p>
            <table class="valuetable"><tr><th>VI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This mechanism is not making a virtual IRQ pending.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A virtual IRQ is pending because of this mechanism.</p>
                </td></tr></table>
              <p>The virtual IRQ is enabled only when the value of HCR_EL2.{TGE, IMO} is {0, 1}.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="VF">VF, bit [6]
              </h4>
              <p>Virtual FIQ Interrupt.</p>
            <table class="valuetable"><tr><th>VF</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This mechanism is not making a virtual FIQ pending.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A virtual FIQ is pending because of this mechanism.</p>
                </td></tr></table>
              <p>The virtual FIQ is enabled only when the value of HCR_EL2.{TGE, FMO} is {0, 1}.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="AMO">AMO, bit [5]
              </h4>
              <p>Physical SError interrupt routing.</p>
            <table class="valuetable"><tr><th>AMO</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When executing at Non-secure Exception levels below EL2, physical SError interrupts are not taken to EL2.</p>
                
                  <p>When the value of HCR_EL2.TGE is 0, if the PE is executing at EL2 using AArch64, physical SError interrupts are not taken unless they are routed to EL3 by the SCR_EL3.EA bit.</p>
                
                  <p>Virtual SError interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When executing at any Exception level in Non-secure state:</p>
                
                  <ul>
                    <li>
                      Physical SError interrupts are taken to EL2 unless they are routed to EL3.
                    </li>
                    <li>
                      If HCR_EL2.TGE==0 then virtual SError interrupts are enabled in the Non-secure state.
                    </li>
                  </ul>
                </td></tr></table>
              <p>If the value of HCR_EL2.TGE is 1:</p>
            
              <ul>
                <li>
                  Regardless of the value of the AMO bit, when executing in Non-secure state, physical asynchronous External aborts and SError interrupts target EL2 unless they are routed to EL3.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is not implemented, or if <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 0, this field behaves as 1 for all purposes other than a direct read of the value of this bit.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is implemented and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, this field behaves as 0 for all purposes other than a direct read of the value of this bit.
                </li>
              </ul>
            
              <p>For more information, see <span class="xref">'Asynchronous exception routing' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="IMO">IMO, bit [4]
              </h4>
              <p>Physical IRQ Routing.</p>
            <table class="valuetable"><tr><th>IMO</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When executing at Non-secure Exception levels below EL2, physical IRQ interrupts are not taken to EL2.</p>
                
                  <p>When the value of HCR_EL2.TGE is 0, if the PE is executing at EL2 using AArch64, physical IRQ interrupts are not taken unless they are routed to EL3 by the SCR_EL3.IRQ bit.</p>
                
                  <p>Virtual IRQ interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When executing at any Exception level in Non-secure state: </p>
                
                  <ul>
                    <li>
                      Physical IRQ interrupts are taken to EL2 unless they are routed to EL3.
                    </li>
                    <li>
                      If HCR_EL2.TGE==0 then Virtual IRQ interrupts are enabled in Non-secure state.
                    </li>
                  </ul>
                </td></tr></table>
              <p>If the value of HCR_EL2.TGE is 1:</p>
            
              <ul>
                <li>
                  Regardless of the value of the IMO bit, when executing in Non-secure state, physical IRQ Interrupts target EL2 unless they are routed to EL3.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is not implemented, or if <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 0, this field behaves as 1 for all purposes other than a direct read of the value of this bit.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is implemented and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, this field behaves as 0 for all purposes other than a direct read of the value of this bit.
                </li>
              </ul>
            
              <p>For more information, see <span class="xref">'Asynchronous exception routing' in the ARMv8 ARM, section D1</span>.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="FMO">FMO, bit [3]
              </h4>
              <p>Physical FIQ Routing.</p>
            <table class="valuetable"><tr><th>FMO</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When executing at Non-secure Exception levels below EL2, physical FIQ interrupts are not taken to EL2.</p>
                
                  <p>When the value of HCR_EL2.TGE is 0, if the PE is executing at EL2 using AArch64, physical FIQ interrupts are not taken unless they are routed to EL3 by the SCR_EL3.FIQ bit.</p>
                
                  <p>Virtual FIQ interrupts are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When executing at any Exception level in Non-secure state:</p>
                
                  <ul>
                    <li>
                      Physical FIQ interrupts are taken to EL2 unless they are routed to EL3.
                    </li>
                    <li>
                      If HCR_EL2.TGE==0 then Virtual FIQ interrupts are enabled in Non-secure state.
                    </li>
                  </ul>
                </td></tr></table>
              <p>If the value of HCR_EL2.TGE is 1:</p>
            
              <ul>
                <li>
                  Regardless of the value of the FMO bit, when executing in Non-secure state, physical FIQ Interrupts target EL2 unless they are routed to EL3.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is not implemented, or if <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 0, this field behaves as 1 for all purposes other than a direct read of the value of this bit.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-VHE</span> is implemented and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, this field behaves as 0 for all purposes other than a direct read of the value of this bit.
                </li>
              </ul>
            
              <p>For more information, see <span class="xref">'Asynchronous exception routing' in the ARMv8 ARM, section D1</span>.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            <h4 id="PTW">PTW, bit [2]
              </h4>
              <p>Protected Table Walk. In the Non-secure EL1&amp;0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access might be made to a type of Device memory. If this occurs then the value of this bit determines the behavior:</p>
            <table class="valuetable"><tr><th>PTW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The memory access generates a stage 2 Permission fault.</p>
                </td></tr></table>
              <p>This field is permitted to be cached in a TLB.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="SWIO">SWIO, bit [1]
              </h4>
              <p>Set/Way Invalidation Override. Causes Non-secure EL1 execution of the data cache invalidate by set/way instructions to perform a data cache clean and invalidate by set/way:</p>
            <table class="valuetable"><tr><th>SWIO</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on the operation of data cache invalidate by set/way instructions.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Data cache invalidate by set/way instructions perform a data cache clean and invalidate by set/way.</p>
                </td></tr></table>
              <p>When the value of this bit is 1:</p>
            
              <p>AArch32: DCISW performs the same invalidation as a DCCISW instruction.</p>
            
              <p>AArch64: DC ISW performs the same invalidation as a DC CISW instruction.</p>
            
              <p>This bit can be implemented as <span class="arm-defined-word">RES1</span>.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, the PE ignores the value of this field for all purposes other than a direct read of this field.</p>
            <h4 id="VM">VM, bit [0]
              </h4>
              <p>Virtualization enable. Enables stage 2 address translation for the Non-secure EL1&amp;0 translation regime. Possible values of this bit are:</p>
            <table class="valuetable"><tr><th>VM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL1&amp;0 stage 2 address translation disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1&amp;0 stage 2 address translation enabled.</p>
                </td></tr></table>
              <p>When the value of this bit is 1, data cache invalidate instructions executed at Non-secure EL1 perform a data cache clean and invalidate. For the invalidate by set/way instruction this behavior applies regardless of the value of the HCR_EL2.SWIO bit.</p>
            
              <p>This bit is permitted to be cached in a TLB.</p>
            
              <p>In an implementation that includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.</p>
            
              <p>When <span class="xref">ARMv8.1-VHE</span> is implemented, and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}, this field behaves as 0 for all purposes other than a direct read of the value of this bit.</p>
            <div class="access_mechanisms"><h2>Accessing the HCR_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>HCR_EL2</td><td>11</td><td>100</td><td>0001</td><td>0001</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">04/08/2017 23:19</p><p class="copyconf">Copyright  2010-2017 ARM Limited or its affiliates. All rights reserved. </p></body>
</html>
