{'addr': {'DefVars': [None, None, 'q'],
          'Lines': ['16:C', '16:C', '33:D'],
          'Sensitivities': [['addr'],
                            ['addr'],
                            <pyverilog.vparser.ast.Assign object at 0x7f8cc1ad8690>]},
 'data': {'DefVars': ['ram',
                      'ram',
                      'ram',
                      'ram',
                      'ram',
                      'ram',
                      'ram',
                      'ram',
                      'ram'],
          'Lines': ['18:D',
                    '19:D',
                    '20:D',
                    '21:D',
                    '22:D',
                    '23:D',
                    '24:D',
                    '25:D',
                    '29:D'],
          'Sensitivities': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e7d6d0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e66950>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e66550>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1eea150>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc3768ad0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8c10>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8890>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8390>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8750>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['33:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f8cc1ad8690>]},
 'we': {'DefVars': [None, None],
        'Lines': ['14:C', '14:C'],
        'Sensitivities': [['we'], ['we']]}}
