// Seed: 2051721541
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = 1'b0;
  assign id_3 = id_2;
  logic id_4;
endmodule
