verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/0220/hdl/verilog/spi_master.v" \
"../../../bd/design_1/ip/design_1_spi_master_0_1/sim/design_1_spi_master_0_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/0bb8/hdl/verilog/spi_master_logic.v" \
"../../../bd/design_1/ip/design_1_spi_master_logic_0_0/sim/design_1_spi_master_logic_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
