**This NOTICE file must be included in any project(s) that uses file(s) from this repositary**

This repositors Provides building blocks of Digital Electronics in verilog for developing various VLSI projects

this repository is being maintained by *[tejesh-chinnam](https://github.com/Tejesh-Sri-Abhay-Chinnam) and Contributors*, source/root repository at/is https://github.com/Tejesh-Sri-Abhay-Chinnam/DE_modules-verilog
