{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423797084328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423797084329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 21:11:23 2015 " "Processing started: Thu Feb 12 21:11:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423797084329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423797084329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off carry_ripple16 -c carry_ripple16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423797084329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_85c_slow.svo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_85c_slow.svo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_0c_slow.svo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_0c_slow.svo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_min_1200mv_0c_fast.svo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_min_1200mv_0c_fast.svo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16.svo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16.svo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_85c_v_slow.sdo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_7_1200mv_0c_v_slow.sdo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_min_1200mv_0c_v_fast.sdo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "carry_ripple16_v.sdo C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/ simulation " "Generated file carry_ripple16_v.sdo in folder \"C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Ripple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423797085573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423797085652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 21:11:25 2015 " "Processing ended: Thu Feb 12 21:11:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423797085652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423797085652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423797085652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423797085652 ""}
