
*** Running vivado
    with args -log siren.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source siren.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source siren.tcl -notrace
Command: link_design -top siren -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.648 ; gain = 0.000 ; free physical = 1674 ; free virtual = 6053
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/steve/Software/VHDL/L5/dac_siren/dac_siren.srcs/constrs_1/new/siren.xdc]
Finished Parsing XDC File [/home/steve/Software/VHDL/L5/dac_siren/dac_siren.srcs/constrs_1/new/siren.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.059 ; gain = 0.000 ; free physical = 1578 ; free virtual = 5957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1852.996 ; gain = 382.566 ; free physical = 1578 ; free virtual = 5957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1975.527 ; gain = 122.531 ; free physical = 1577 ; free virtual = 5955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a283cd68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2384.480 ; gain = 408.953 ; free physical = 1204 ; free virtual = 5583

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a283cd68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e0a82f25

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7aa6c9b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 7aa6c9b6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7aa6c9b6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7aa6c9b6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427
Ending Logic Optimization Task | Checksum: 6be9ed27

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1049 ; free virtual = 5427

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6be9ed27

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6be9ed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427
Ending Netlist Obfuscation Task | Checksum: 6be9ed27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2540.418 ; gain = 687.422 ; free physical = 1048 ; free virtual = 5427
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.418 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5427
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2572.434 ; gain = 0.000 ; free physical = 1044 ; free virtual = 5424
INFO: [Common 17-1381] The checkpoint '/home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file siren_drc_opted.rpt -pb siren_drc_opted.pb -rpx siren_drc_opted.rpx
Command: report_drc -file siren_drc_opted.rpt -pb siren_drc_opted.pb -rpx siren_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/steve/Software/Vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1030 ; free virtual = 5409
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e51b5c2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1030 ; free virtual = 5409
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1030 ; free virtual = 5409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c16749f

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1011 ; free virtual = 5391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14f415f8b

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1026 ; free virtual = 5405

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14f415f8b

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1026 ; free virtual = 5405
Phase 1 Placer Initialization | Checksum: 14f415f8b

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1026 ; free virtual = 5405

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16b4d9e67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1024 ; free virtual = 5403

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1008 ; free virtual = 5387

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ab9328ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1008 ; free virtual = 5387
Phase 2.2 Global Placement Core | Checksum: 155d1f8fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5386
Phase 2 Global Placement | Checksum: 155d1f8fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5387

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 183487625

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5386

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 174a4e080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5386

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a944a19b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5386

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a944a19b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1007 ; free virtual = 5386

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e137489b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f407fcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f407fcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383
Phase 3 Detail Placement | Checksum: f407fcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a26ffc1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a26ffc1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383
INFO: [Place 30-746] Post Placement Timing Summary WNS=17.828. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12156cafa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383
Phase 4.1 Post Commit Optimization | Checksum: 12156cafa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1004 ; free virtual = 5383

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12156cafa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12156cafa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384
Phase 4.4 Final Placement Cleanup | Checksum: cdda5db9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cdda5db9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384
Ending Placer Task | Checksum: a68ad151

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1005 ; free virtual = 5384
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1022 ; free virtual = 5401
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1020 ; free virtual = 5401
INFO: [Common 17-1381] The checkpoint '/home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file siren_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1014 ; free virtual = 5394
INFO: [runtcl-4] Executing : report_utilization -file siren_utilization_placed.rpt -pb siren_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file siren_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 1021 ; free virtual = 5401
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 992 ; free virtual = 5372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2643.172 ; gain = 0.000 ; free physical = 987 ; free virtual = 5369
INFO: [Common 17-1381] The checkpoint '/home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c7531f ConstDB: 0 ShapeSum: a5c37e32 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 150d75236

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.020 ; gain = 0.660 ; free physical = 845 ; free virtual = 5226
Post Restoration Checksum: NetGraph: d32a487b NumContArr: 7dad09bb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 150d75236

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.020 ; gain = 0.660 ; free physical = 846 ; free virtual = 5227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 150d75236

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2756.016 ; gain = 24.656 ; free physical = 811 ; free virtual = 5192

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 150d75236

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2756.016 ; gain = 24.656 ; free physical = 811 ; free virtual = 5192
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23b5681bb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2773.305 ; gain = 41.945 ; free physical = 802 ; free virtual = 5183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.756 | TNS=0.000  | WHS=-0.117 | THS=-0.362 |

Phase 2 Router Initialization | Checksum: 1e7a3fb4a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2773.305 ; gain = 41.945 ; free physical = 802 ; free virtual = 5182

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00126213 %
  Global Horizontal Routing Utilization  = 0.000994601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 104
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 101
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17016d52b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 802 ; free virtual = 5183

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.600 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: db27703b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183
Phase 4 Rip-up And Reroute | Checksum: db27703b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: db27703b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: db27703b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183
Phase 5 Delay and Skew Optimization | Checksum: db27703b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dbbc1c25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.696 | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dbbc1c25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183
Phase 6 Post Hold Fix | Checksum: dbbc1c25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00700701 %
  Global Horizontal Routing Utilization  = 0.00660699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dbbc1c25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 803 ; free virtual = 5183

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dbbc1c25

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 801 ; free virtual = 5181

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f780ee91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 801 ; free virtual = 5181

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=17.696 | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f780ee91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 801 ; free virtual = 5181
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.152 ; gain = 45.793 ; free physical = 838 ; free virtual = 5218

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2777.152 ; gain = 133.980 ; free physical = 838 ; free virtual = 5218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.152 ; gain = 0.000 ; free physical = 838 ; free virtual = 5218
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2777.152 ; gain = 0.000 ; free physical = 830 ; free virtual = 5213
INFO: [Common 17-1381] The checkpoint '/home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file siren_drc_routed.rpt -pb siren_drc_routed.pb -rpx siren_drc_routed.rpx
Command: report_drc -file siren_drc_routed.rpt -pb siren_drc_routed.pb -rpx siren_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file siren_methodology_drc_routed.rpt -pb siren_methodology_drc_routed.pb -rpx siren_methodology_drc_routed.rpx
Command: report_methodology -file siren_methodology_drc_routed.rpt -pb siren_methodology_drc_routed.pb -rpx siren_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/siren_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file siren_power_routed.rpt -pb siren_power_summary_routed.pb -rpx siren_power_routed.rpx
Command: report_power -file siren_power_routed.rpt -pb siren_power_summary_routed.pb -rpx siren_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file siren_route_status.rpt -pb siren_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file siren_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file siren_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file siren_bus_skew_routed.rpt -pb siren_bus_skew_routed.pb -rpx siren_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force siren.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./siren.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/steve/Software/VHDL/L5/dac_siren/dac_siren.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  6 18:00:41 2020. For additional details about this file, please refer to the WebTalk help file at /home/steve/Software/Vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.824 ; gain = 200.328 ; free physical = 809 ; free virtual = 5194
INFO: [Common 17-206] Exiting Vivado at Wed May  6 18:00:41 2020...
