// Seed: 747337771
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1 - id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd99,
    parameter id_15 = 32'd17,
    parameter id_5  = 32'd39
) (
    input tri id_0,
    input tri id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    input wand _id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input wor _id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input wand _id_15,
    output supply1 id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  logic [id_11  &  id_5 : {  1  ,  1  ,  id_15  }] id_19;
endmodule
