{
  "module_name": "tables_nphy.h",
  "hash_id": "fb31ae585e6a594acb4bc15b0c5c1246d705b4f723cb330fbbbd8cf8ef3728dd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/tables_nphy.h",
  "human_readable_source": " \n#ifndef B43_TABLES_NPHY_H_\n#define B43_TABLES_NPHY_H_\n\n#include <linux/types.h>\n\nstruct b43_phy_n_sfo_cfg {\n\tu16 phy_bw1a;\n\tu16 phy_bw2;\n\tu16 phy_bw3;\n\tu16 phy_bw4;\n\tu16 phy_bw5;\n\tu16 phy_bw6;\n};\n\nstruct b43_wldev;\n\nstruct nphy_txiqcal_ladder {\n\tu8 percent;\n\tu8 g_env;\n};\n\nstruct nphy_rf_control_override_rev2 {\n\tu8 addr0;\n\tu8 addr1;\n\tu16 bmask;\n\tu8 shift;\n};\n\nstruct nphy_rf_control_override_rev3 {\n\tu16 val_mask;\n\tu8 val_shift;\n\tu8 en_addr0;\n\tu8 val_addr0;\n\tu8 en_addr1;\n\tu8 val_addr1;\n};\n\nstruct nphy_rf_control_override_rev7 {\n\tu16 field;\n\tu16 val_addr_core0;\n\tu16 val_addr_core1;\n\tu16 val_mask;\n\tu8 val_shift;\n};\n\nstruct nphy_gain_ctl_workaround_entry {\n\ts8 lna1_gain[4];\n\ts8 lna2_gain[4];\n\tu8 gain_db[10];\n\tu8 gain_bits[10];\n\n\tu16 init_gain;\n\tu16 rfseq_init[4];\n\n\tu16 cliphi_gain;\n\tu16 clipmd_gain;\n\tu16 cliplo_gain;\n\n\tu16 crsmin;\n\tu16 crsminl;\n\tu16 crsminu;\n\n\tu16 nbclip;\n\tu16 wlclip;\n};\n\n \nstruct nphy_gain_ctl_workaround_entry *b43_nphy_get_gain_ctl_workaround_ent(\n\tstruct b43_wldev *dev, bool ghz5, bool ext_lna);\n\n\n \n#define B43_NTAB_TYPEMASK\t\t0xF0000000\n#define B43_NTAB_8BIT\t\t\t0x10000000\n#define B43_NTAB_16BIT\t\t\t0x20000000\n#define B43_NTAB_32BIT\t\t\t0x30000000\n#define B43_NTAB8(table, offset)\t(((table) << 10) | (offset) | B43_NTAB_8BIT)\n#define B43_NTAB16(table, offset)\t(((table) << 10) | (offset) | B43_NTAB_16BIT)\n#define B43_NTAB32(table, offset)\t(((table) << 10) | (offset) | B43_NTAB_32BIT)\n\n \n#define B43_NTAB_FRAMESTRUCT\t\tB43_NTAB32(0x0A, 0x000)  \n#define B43_NTAB_FRAMESTRUCT_SIZE\t832\n#define B43_NTAB_FRAMELT\t\tB43_NTAB8 (0x18, 0x000)  \n#define B43_NTAB_FRAMELT_SIZE\t\t32\n#define B43_NTAB_TMAP\t\t\tB43_NTAB32(0x0C, 0x000)  \n#define B43_NTAB_TMAP_SIZE\t\t448\n#define B43_NTAB_TDTRN\t\t\tB43_NTAB32(0x0E, 0x000)  \n#define B43_NTAB_TDTRN_SIZE\t\t704\n#define B43_NTAB_INTLEVEL\t\tB43_NTAB32(0x0D, 0x000)  \n#define B43_NTAB_INTLEVEL_SIZE\t\t7\n#define B43_NTAB_PILOT\t\t\tB43_NTAB16(0x0B, 0x000)  \n#define B43_NTAB_PILOT_SIZE\t\t88\n#define B43_NTAB_PILOTLT\t\tB43_NTAB32(0x14, 0x000)  \n#define B43_NTAB_PILOTLT_SIZE\t\t6\n#define B43_NTAB_TDI20A0\t\tB43_NTAB32(0x13, 0x080)  \n#define B43_NTAB_TDI20A0_SIZE\t\t55\n#define B43_NTAB_TDI20A1\t\tB43_NTAB32(0x13, 0x100)  \n#define B43_NTAB_TDI20A1_SIZE\t\t55\n#define B43_NTAB_TDI40A0\t\tB43_NTAB32(0x13, 0x280)  \n#define B43_NTAB_TDI40A0_SIZE\t\t110\n#define B43_NTAB_TDI40A1\t\tB43_NTAB32(0x13, 0x300)  \n#define B43_NTAB_TDI40A1_SIZE\t\t110\n#define B43_NTAB_BDI\t\t\tB43_NTAB16(0x15, 0x000)  \n#define B43_NTAB_BDI_SIZE\t\t6\n#define B43_NTAB_CHANEST\t\tB43_NTAB32(0x16, 0x000)  \n#define B43_NTAB_CHANEST_SIZE\t\t96\n#define B43_NTAB_MCS\t\t\tB43_NTAB8 (0x12, 0x000)  \n#define B43_NTAB_MCS_SIZE\t\t128\n\n \n#define B43_NTAB_NOISEVAR10\t\tB43_NTAB32(0x10, 0x000)  \n#define B43_NTAB_NOISEVAR10_SIZE\t256\n#define B43_NTAB_NOISEVAR11\t\tB43_NTAB32(0x10, 0x080)  \n#define B43_NTAB_NOISEVAR11_SIZE\t256\n#define B43_NTAB_C0_ESTPLT\t\tB43_NTAB8 (0x1A, 0x000)  \n#define B43_NTAB_C0_ESTPLT_SIZE\t\t64\n#define B43_NTAB_C0_ADJPLT\t\tB43_NTAB8 (0x1A, 0x040)  \n#define B43_NTAB_C0_ADJPLT_SIZE\t\t128\n#define B43_NTAB_C0_GAINCTL\t\tB43_NTAB32(0x1A, 0x0C0)  \n#define B43_NTAB_C0_GAINCTL_SIZE\t128\n#define B43_NTAB_C0_IQLT\t\tB43_NTAB32(0x1A, 0x140)  \n#define B43_NTAB_C0_IQLT_SIZE\t\t128\n#define B43_NTAB_C0_LOFEEDTH\t\tB43_NTAB16(0x1A, 0x1C0)  \n#define B43_NTAB_C0_LOFEEDTH_SIZE\t128\n#define B43_NTAB_C1_ESTPLT\t\tB43_NTAB8 (0x1B, 0x000)  \n#define B43_NTAB_C1_ESTPLT_SIZE\t\t64\n#define B43_NTAB_C1_ADJPLT\t\tB43_NTAB8 (0x1B, 0x040)  \n#define B43_NTAB_C1_ADJPLT_SIZE\t\t128\n#define B43_NTAB_C1_GAINCTL\t\tB43_NTAB32(0x1B, 0x0C0)  \n#define B43_NTAB_C1_GAINCTL_SIZE\t128\n#define B43_NTAB_C1_IQLT\t\tB43_NTAB32(0x1B, 0x140)  \n#define B43_NTAB_C1_IQLT_SIZE\t\t128\n#define B43_NTAB_C1_LOFEEDTH\t\tB43_NTAB16(0x1B, 0x1C0)  \n#define B43_NTAB_C1_LOFEEDTH_SIZE\t128\n\n \n#define B43_NTAB_ANT_SW_CTL_R3\t\tB43_NTAB16( 9,   0)  \n\n \n#define B43_NTAB_FRAMESTRUCT_R3\t\tB43_NTAB32(10,   0)  \n#define B43_NTAB_PILOT_R3\t\tB43_NTAB16(11,   0)  \n#define B43_NTAB_TMAP_R3\t\tB43_NTAB32(12,   0)  \n#define B43_NTAB_INTLEVEL_R3\t\tB43_NTAB32(13,   0)  \n#define B43_NTAB_TDTRN_R3\t\tB43_NTAB32(14,   0)  \n#define B43_NTAB_NOISEVAR_R3\t\tB43_NTAB32(16,   0)  \n#define B43_NTAB_MCS_R3\t\t\tB43_NTAB16(18,   0)  \n#define B43_NTAB_TDI20A0_R3\t\tB43_NTAB32(19, 128)  \n#define B43_NTAB_TDI20A1_R3\t\tB43_NTAB32(19, 256)  \n#define B43_NTAB_TDI40A0_R3\t\tB43_NTAB32(19, 640)  \n#define B43_NTAB_TDI40A1_R3\t\tB43_NTAB32(19, 768)  \n#define B43_NTAB_PILOTLT_R3\t\tB43_NTAB32(20,   0)  \n#define B43_NTAB_CHANEST_R3\t\tB43_NTAB32(22,   0)  \n#define B43_NTAB_FRAMELT_R3\t\t B43_NTAB8(24,   0)  \n#define B43_NTAB_C0_ESTPLT_R3\t\t B43_NTAB8(26,   0)  \n#define B43_NTAB_C0_ADJPLT_R3\t\t B43_NTAB8(26,  64)  \n#define B43_NTAB_C0_GAINCTL_R3\t\tB43_NTAB32(26, 192)  \n#define B43_NTAB_C0_IQLT_R3\t\tB43_NTAB32(26, 320)  \n#define B43_NTAB_C0_LOFEEDTH_R3\t\tB43_NTAB16(26, 448)  \n#define B43_NTAB_C0_PAPD_COMP_R3\tB43_NTAB16(26, 576)\n#define B43_NTAB_C1_ESTPLT_R3\t\t B43_NTAB8(27,   0)  \n#define B43_NTAB_C1_ADJPLT_R3\t\t B43_NTAB8(27,  64)  \n#define B43_NTAB_C1_GAINCTL_R3\t\tB43_NTAB32(27, 192)  \n#define B43_NTAB_C1_IQLT_R3\t\tB43_NTAB32(27, 320)  \n#define B43_NTAB_C1_LOFEEDTH_R3\t\tB43_NTAB16(27, 448)  \n#define B43_NTAB_C1_PAPD_COMP_R3\tB43_NTAB16(27, 576)\n\n \n#define B43_NTAB_TMAP_R7\t\tB43_NTAB32(12,   0)  \n#define B43_NTAB_NOISEVAR_R7\t\tB43_NTAB32(16,   0)  \n\n#define B43_NTAB_TX_IQLO_CAL_LOFT_LADDER_40_SIZE\t18\n#define B43_NTAB_TX_IQLO_CAL_LOFT_LADDER_20_SIZE\t18\n#define B43_NTAB_TX_IQLO_CAL_IQIMB_LADDER_40_SIZE\t18\n#define B43_NTAB_TX_IQLO_CAL_IQIMB_LADDER_20_SIZE\t18\n#define B43_NTAB_TX_IQLO_CAL_STARTCOEFS_REV3\t\t11\n#define B43_NTAB_TX_IQLO_CAL_STARTCOEFS\t\t\t9\n#define B43_NTAB_TX_IQLO_CAL_CMDS_RECAL_REV3\t\t12\n#define B43_NTAB_TX_IQLO_CAL_CMDS_RECAL\t\t\t10\n#define B43_NTAB_TX_IQLO_CAL_CMDS_FULLCAL\t\t10\n#define B43_NTAB_TX_IQLO_CAL_CMDS_FULLCAL_REV3\t\t12\n\nu32 b43_ntab_read(struct b43_wldev *dev, u32 offset);\nvoid b43_ntab_read_bulk(struct b43_wldev *dev, u32 offset,\n\t\t\t unsigned int nr_elements, void *_data);\nvoid b43_ntab_write(struct b43_wldev *dev, u32 offset, u32 value);\nvoid b43_ntab_write_bulk(struct b43_wldev *dev, u32 offset,\n\t\t\t  unsigned int nr_elements, const void *_data);\n\nvoid b43_nphy_tables_init(struct b43_wldev *dev);\n\nconst u32 *b43_nphy_get_tx_gain_table(struct b43_wldev *dev);\n\nconst s16 *b43_ntab_get_rf_pwr_offset_table(struct b43_wldev *dev);\n\nextern const s8 b43_ntab_papd_pga_gain_delta_ipa_2g[];\n\nextern const u16 tbl_iqcal_gainparams[2][9][8];\nextern const struct nphy_txiqcal_ladder ladder_lo[];\nextern const struct nphy_txiqcal_ladder ladder_iq[];\nextern const u16 loscale[];\n\nextern const u16 tbl_tx_iqlo_cal_loft_ladder_40[];\nextern const u16 tbl_tx_iqlo_cal_loft_ladder_20[];\nextern const u16 tbl_tx_iqlo_cal_iqimb_ladder_40[];\nextern const u16 tbl_tx_iqlo_cal_iqimb_ladder_20[];\nextern const u16 tbl_tx_iqlo_cal_startcoefs_nphyrev3[];\nextern const u16 tbl_tx_iqlo_cal_startcoefs[];\nextern const u16 tbl_tx_iqlo_cal_cmds_recal_nphyrev3[];\nextern const u16 tbl_tx_iqlo_cal_cmds_recal[];\nextern const u16 tbl_tx_iqlo_cal_cmds_fullcal[];\nextern const u16 tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[];\nextern const s16 tbl_tx_filter_coef_rev4[7][15];\n\nextern const struct nphy_rf_control_override_rev2\n\ttbl_rf_control_override_rev2[];\nextern const struct nphy_rf_control_override_rev3\n\ttbl_rf_control_override_rev3[];\nconst struct nphy_rf_control_override_rev7 *b43_nphy_get_rf_ctl_over_rev7(\n\tstruct b43_wldev *dev, u16 field, u8 override);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}