Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jan 19 17:07:14 2025
| Host         : kry-atp running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EncryptionEngineTop_timing_summary_routed.rpt -pb EncryptionEngineTop_timing_summary_routed.pb -rpx EncryptionEngineTop_timing_summary_routed.rpx -warn_on_violation
| Design       : EncryptionEngineTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          69          
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.488     -136.403                    155                  539        0.099        0.000                      0                  539       -0.139       -6.672                      48                   145  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.111}        2.222           450.045         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.488     -136.403                    155                  539        0.099        0.000                      0                  539       -0.139       -6.672                      48                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          155  Failing Endpoints,  Worst Slack       -1.488ns,  Total Violation     -136.403ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :           48  Failing Endpoints,  Worst Slack       -0.139ns,  Total Violation       -6.672ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.671ns (44.955%)  route 2.046ns (55.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 7.233 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.793     8.062    fifo_inst/p_0_in_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.695 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.029 r  fifo_inst/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.029    fifo_inst/count[6]
    SLICE_X7Y128         FDRE                                         r  fifo_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.670     7.233    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  fifo_inst/count_reg[6]/C
                         clock pessimism              0.281     7.514    
                         clock uncertainty           -0.035     7.479    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.062     7.541    fifo_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.467ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.650ns (44.643%)  route 2.046ns (55.357%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 7.233 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.793     8.062    fifo_inst/p_0_in_0[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.695 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.008 r  fifo_inst/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.008    fifo_inst/count[8]
    SLICE_X7Y128         FDRE                                         r  fifo_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.670     7.233    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  fifo_inst/count_reg[8]/C
                         clock pessimism              0.281     7.514    
                         clock uncertainty           -0.035     7.479    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.062     7.541    fifo_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                 -1.467    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.828ns (26.963%)  route 2.243ns (73.037%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.496     8.383    fifo_inst/ram_reg_128_191_3_5/WE
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.674     7.237    fifo_inst/ram_reg_128_191_3_5/WCLK
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMA/CLK
                         clock pessimism              0.281     7.518    
                         clock uncertainty           -0.035     7.483    
    SLICE_X6Y132         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.950    fifo_inst/ram_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.828ns (26.963%)  route 2.243ns (73.037%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.496     8.383    fifo_inst/ram_reg_128_191_3_5/WE
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.674     7.237    fifo_inst/ram_reg_128_191_3_5/WCLK
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMB/CLK
                         clock pessimism              0.281     7.518    
                         clock uncertainty           -0.035     7.483    
    SLICE_X6Y132         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.950    fifo_inst/ram_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.828ns (26.963%)  route 2.243ns (73.037%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.496     8.383    fifo_inst/ram_reg_128_191_3_5/WE
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.674     7.237    fifo_inst/ram_reg_128_191_3_5/WCLK
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMC/CLK
                         clock pessimism              0.281     7.518    
                         clock uncertainty           -0.035     7.483    
    SLICE_X6Y132         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.950    fifo_inst/ram_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.828ns (26.963%)  route 2.243ns (73.037%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 7.237 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.496     8.383    fifo_inst/ram_reg_128_191_3_5/WE
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.674     7.237    fifo_inst/ram_reg_128_191_3_5/WCLK
    SLICE_X6Y132         RAMD64E                                      r  fifo_inst/ram_reg_128_191_3_5/RAMD/CLK
                         clock pessimism              0.281     7.518    
                         clock uncertainty           -0.035     7.483    
    SLICE_X6Y132         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.950    fifo_inst/ram_reg_128_191_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.062%)  route 2.232ns (72.938%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 7.231 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.485     8.372    fifo_inst/ram_reg_128_191_6_7/WE
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     7.231    fifo_inst/ram_reg_128_191_6_7/WCLK
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMA/CLK
                         clock pessimism              0.281     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X6Y127         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.944    fifo_inst/ram_reg_128_191_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 -1.428    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.062%)  route 2.232ns (72.938%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 7.231 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.485     8.372    fifo_inst/ram_reg_128_191_6_7/WE
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     7.231    fifo_inst/ram_reg_128_191_6_7/WCLK
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMB/CLK
                         clock pessimism              0.281     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X6Y127         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.944    fifo_inst/ram_reg_128_191_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 -1.428    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.062%)  route 2.232ns (72.938%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 7.231 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.485     8.372    fifo_inst/ram_reg_128_191_6_7/WE
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     7.231    fifo_inst/ram_reg_128_191_6_7/WCLK
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMC/CLK
                         clock pessimism              0.281     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X6Y127         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.944    fifo_inst/ram_reg_128_191_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 -1.428    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_128_191_6_7/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.828ns (27.062%)  route 2.232ns (72.938%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 7.231 - 2.222 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.791     5.312    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  fifo_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fifo_inst/count_reg[3]/Q
                         net (fo=5, routed)           0.668     6.436    fifo_inst/count_reg[3]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.560 r  fifo_inst/wr_ptr[7]_i_4/O
                         net (fo=3, routed)           0.586     7.146    fifo_inst/wr_ptr[7]_i_4_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.124     7.270 r  fifo_inst/wr_ptr[7]_i_1/O
                         net (fo=13, routed)          0.494     7.763    fifo_inst/p_0_in_0[1]
    SLICE_X7Y129         LUT4 (Prop_lut4_I2_O)        0.124     7.887 r  fifo_inst/ram_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          0.485     8.372    fifo_inst/ram_reg_128_191_6_7/WE
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  i_clk (IN)
                         net (fo=0)                   0.000     2.222    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.472    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.563 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     7.231    fifo_inst/ram_reg_128_191_6_7/WCLK
    SLICE_X6Y127         RAMD64E                                      r  fifo_inst/ram_reg_128_191_6_7/RAMD/CLK
                         clock pessimism              0.281     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X6Y127         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.944    fifo_inst/ram_reg_128_191_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 -1.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.283%)  route 0.248ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.248     1.936    fifo_inst/ram_reg_64_127_6_7/ADDRD2
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.938     2.066    fifo_inst/ram_reg_64_127_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMA/CLK
                         clock pessimism             -0.482     1.584    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.838    fifo_inst/ram_reg_64_127_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.283%)  route 0.248ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.248     1.936    fifo_inst/ram_reg_64_127_6_7/ADDRD2
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.938     2.066    fifo_inst/ram_reg_64_127_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMB/CLK
                         clock pessimism             -0.482     1.584    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.838    fifo_inst/ram_reg_64_127_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.283%)  route 0.248ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.248     1.936    fifo_inst/ram_reg_64_127_6_7/ADDRD2
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.938     2.066    fifo_inst/ram_reg_64_127_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMC/CLK
                         clock pessimism             -0.482     1.584    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.838    fifo_inst/ram_reg_64_127_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_6_7/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.283%)  route 0.248ns (63.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.248     1.936    fifo_inst/ram_reg_64_127_6_7/ADDRD2
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.938     2.066    fifo_inst/ram_reg_64_127_6_7/WCLK
    SLICE_X2Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_6_7/RAMD/CLK
                         clock pessimism             -0.482     1.584    
    SLICE_X2Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.838    fifo_inst/ram_reg_64_127_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.593%)  route 0.143ns (50.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  spi_ctrl/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  spi_ctrl/o_data_out_reg[2]/Q
                         net (fo=4, routed)           0.143     1.832    fifo_inst/ram_reg_64_127_0_2/DIC
    SLICE_X2Y127         RAMD64E                                      r  fifo_inst/ram_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    fifo_inst/ram_reg_64_127_0_2/WCLK
    SLICE_X2Y127         RAMD64E                                      r  fifo_inst/ram_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X2Y127         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.727    fifo_inst/ram_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.020%)  route 0.240ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.240     1.929    fifo_inst/ram_reg_64_127_3_5/ADDRD2
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    fifo_inst/ram_reg_64_127_3_5/WCLK
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.816    fifo_inst/ram_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.020%)  route 0.240ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.240     1.929    fifo_inst/ram_reg_64_127_3_5/ADDRD2
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    fifo_inst/ram_reg_64_127_3_5/WCLK
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.816    fifo_inst/ram_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.020%)  route 0.240ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.240     1.929    fifo_inst/ram_reg_64_127_3_5/ADDRD2
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    fifo_inst/ram_reg_64_127_3_5/WCLK
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.816    fifo_inst/ram_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.020%)  route 0.240ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=65, routed)          0.240     1.929    fifo_inst/ram_reg_64_127_3_5/ADDRD2
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    fifo_inst/ram_reg_64_127_3_5/WCLK
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.816    fifo_inst/ram_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            fifo_inst/ram_reg_64_127_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.380%)  route 0.163ns (53.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.664     1.548    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=63, routed)          0.163     1.852    fifo_inst/ram_reg_64_127_3_5/ADDRD5
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    fifo_inst/ram_reg_64_127_3_5/WCLK
    SLICE_X6Y128         RAMD64E                                      r  fifo_inst/ram_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.732    fifo_inst/ram_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.222       0.067      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X4Y130   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X4Y130   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X9Y127   FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         2.222       1.222      SLICE_X1Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X11Y128  enc_engine/FSM_onehot_r_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X1Y128   enc_engine/FSM_onehot_r_current_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X8Y130   enc_engine/data_register_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X8Y130   enc_engine/data_register_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X8Y130   enc_engine/data_register_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y129   fifo_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y129   fifo_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y130   fifo_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y129   fifo_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         1.111       -0.139     SLICE_X6Y129   fifo_inst/ram_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_w5500_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.946ns (47.483%)  route 5.470ns (52.517%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.470     6.912    o_w5500_rst_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    10.416 r  o_w5500_rst_OBUF_inst/O
                         net (fo=0)                   0.000    10.416    o_w5500_rst
    H1                                                                r  o_w5500_rst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_w5500_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.415ns (42.227%)  route 1.936ns (57.773%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.936     2.146    o_w5500_rst_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.351 r  o_w5500_rst_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    o_w5500_rst
    H1                                                                r  o_w5500_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 3.198ns (53.283%)  route 2.804ns (46.717%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.796     5.317    i_clk_IBUF_BUFG
    SLICE_X4Y130         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.456     5.773 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=12, routed)          1.275     7.048    current_state[1]
    SLICE_X0Y127         LUT3 (Prop_lut3_I1_O)        0.124     7.172 r  o_done_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.701    o_done_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.618    11.319 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000    11.319    o_done
    B15                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 3.067ns (54.370%)  route 2.574ns (45.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.727     5.248    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  enc_engine/o_data_out_reg[0]/Q
                         net (fo=1, routed)           2.574     8.278    o_encrypted_data_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    10.889 r  o_encrypted_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.889    o_encrypted_data[0]
    A18                                                               r  o_encrypted_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.500ns  (logic 3.060ns (55.640%)  route 2.440ns (44.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.727     5.248    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  enc_engine/o_data_out_reg[1]/Q
                         net (fo=1, routed)           2.440     8.144    o_encrypted_data_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.604    10.748 r  o_encrypted_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.748    o_encrypted_data[1]
    B18                                                               r  o_encrypted_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.262ns  (logic 3.057ns (58.095%)  route 2.205ns (41.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.726     5.247    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  enc_engine/o_data_out_reg[6]/Q
                         net (fo=1, routed)           2.205     7.908    o_encrypted_data_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601    10.509 r  o_encrypted_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.509    o_encrypted_data[6]
    A17                                                               r  o_encrypted_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 3.056ns (58.481%)  route 2.169ns (41.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.726     5.247    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  enc_engine/o_data_out_reg[2]/Q
                         net (fo=1, routed)           2.169     7.873    o_encrypted_data_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    10.472 r  o_encrypted_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.472    o_encrypted_data[2]
    B17                                                               r  o_encrypted_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.210ns  (logic 3.052ns (58.590%)  route 2.157ns (41.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.727     5.248    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  enc_engine/o_data_out_reg[3]/Q
                         net (fo=1, routed)           2.157     7.862    o_encrypted_data_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596    10.458 r  o_encrypted_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.458    o_encrypted_data[3]
    C17                                                               r  o_encrypted_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.121ns  (logic 3.069ns (59.926%)  route 2.052ns (40.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.792     5.313    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  spi_ctrl/o_spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  spi_ctrl/o_spi_mosi_reg/Q
                         net (fo=1, routed)           2.052     7.822    o_spi_mosi_OBUF
    A14                  OBUF (Prop_obuf_I_O)         2.613    10.434 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.434    o_spi_mosi
    A14                                                               r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.122ns  (logic 3.061ns (59.753%)  route 2.062ns (40.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.726     5.247    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  enc_engine/o_data_out_reg[7]/Q
                         net (fo=1, routed)           2.062     7.765    o_encrypted_data_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         2.605    10.370 r  o_encrypted_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.370    o_encrypted_data[7]
    A16                                                               r  o_encrypted_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.068ns  (logic 3.052ns (60.220%)  route 2.016ns (39.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.726     5.247    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  enc_engine/o_data_out_reg[4]/Q
                         net (fo=1, routed)           2.016     7.719    o_encrypted_data_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    10.316 r  o_encrypted_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.316    o_encrypted_data[4]
    B16                                                               r  o_encrypted_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 3.041ns (60.287%)  route 2.003ns (39.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.727     5.248    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  enc_engine/o_data_out_reg[5]/Q
                         net (fo=1, routed)           2.003     7.708    o_encrypted_data_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585    10.293 r  o_encrypted_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.293    o_encrypted_data[5]
    C16                                                               r  o_encrypted_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_ctrl/o_spi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.254ns (75.434%)  route 0.408ns (24.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.668     1.552    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y132         FDPE                                         r  spi_ctrl/o_spi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDPE (Prop_fdpe_C_Q)         0.141     1.693 r  spi_ctrl/o_spi_cs_reg/Q
                         net (fo=1, routed)           0.408     2.101    o_spi_cs_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.113     3.214 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    o_spi_cs
    A15                                                               r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/spi_clk_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.256ns (75.015%)  route 0.418ns (24.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.667     1.551    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  spi_ctrl/spi_clk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  spi_ctrl/spi_clk_internal_reg/Q
                         net (fo=6, routed)           0.418     2.110    o_spi_clk_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.115     3.225 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.225    o_spi_clk
    C15                                                               r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.243ns (70.221%)  route 0.527ns (29.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  enc_engine/o_data_out_reg[5]/Q
                         net (fo=1, routed)           0.527     2.189    o_encrypted_data_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         1.102     3.291 r  o_encrypted_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.291    o_encrypted_data[5]
    C16                                                               r  o_encrypted_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.254ns (69.896%)  route 0.540ns (30.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.520    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  enc_engine/o_data_out_reg[4]/Q
                         net (fo=1, routed)           0.540     2.201    o_encrypted_data_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.314 r  o_encrypted_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.314    o_encrypted_data[4]
    B16                                                               r  o_encrypted_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.271ns (71.959%)  route 0.495ns (28.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.665     1.549    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  spi_ctrl/o_spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  spi_ctrl/o_spi_mosi_reg/Q
                         net (fo=1, routed)           0.495     2.185    o_spi_mosi_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.130     3.315 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.315    o_spi_mosi
    A14                                                               r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.263ns (70.180%)  route 0.537ns (29.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.520    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  enc_engine/o_data_out_reg[7]/Q
                         net (fo=1, routed)           0.537     2.197    o_encrypted_data_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         1.122     3.319 r  o_encrypted_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.319    o_encrypted_data[7]
    A16                                                               r  o_encrypted_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.254ns (68.223%)  route 0.584ns (31.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  enc_engine/o_data_out_reg[3]/Q
                         net (fo=1, routed)           0.584     2.246    o_encrypted_data_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         1.113     3.359 r  o_encrypted_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.359    o_encrypted_data[3]
    C17                                                               r  o_encrypted_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.258ns (68.056%)  route 0.590ns (31.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.520    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  enc_engine/o_data_out_reg[2]/Q
                         net (fo=1, routed)           0.590     2.251    o_encrypted_data_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.368 r  o_encrypted_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.368    o_encrypted_data[2]
    B17                                                               r  o_encrypted_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.259ns (66.019%)  route 0.648ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.520    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y128         FDCE                                         r  enc_engine/o_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  enc_engine/o_data_out_reg[6]/Q
                         net (fo=1, routed)           0.648     2.309    o_encrypted_data_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         1.118     3.427 r  o_encrypted_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.427    o_encrypted_data[6]
    A17                                                               r  o_encrypted_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            o_encrypted_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.262ns (63.623%)  route 0.722ns (36.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    enc_engine/i_clk_IBUF_BUFG
    SLICE_X9Y129         FDCE                                         r  enc_engine/o_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  enc_engine/o_data_out_reg[1]/Q
                         net (fo=1, routed)           0.722     2.383    o_encrypted_data_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.121     3.504 r  o_encrypted_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.504    o_encrypted_data[1]
    B18                                                               r  o_encrypted_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.580ns (19.093%)  route 6.696ns (80.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           5.805     7.261    spi_ctrl/i_start_IBUF
    SLICE_X4Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  spi_ctrl/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.891     8.276    spi_ctrl/FSM_onehot_state[3]_i_1_n_0
    SLICE_X5Y127         FDPE                                         r  spi_ctrl/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDPE                                         r  spi_ctrl/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.580ns (19.093%)  route 6.696ns (80.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           5.805     7.261    spi_ctrl/i_start_IBUF
    SLICE_X4Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  spi_ctrl/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.891     8.276    spi_ctrl/FSM_onehot_state[3]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.580ns (19.093%)  route 6.696ns (80.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           5.805     7.261    spi_ctrl/i_start_IBUF
    SLICE_X4Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  spi_ctrl/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.891     8.276    spi_ctrl/FSM_onehot_state[3]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.580ns (19.093%)  route 6.696ns (80.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           5.805     7.261    spi_ctrl/i_start_IBUF
    SLICE_X4Y130         LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  spi_ctrl/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.891     8.276    spi_ctrl/FSM_onehot_state[3]_i_1_n_0
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/FSM_onehot_r_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.565ns (19.053%)  route 6.650ns (80.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.363     8.215    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X1Y128         FDPE                                         f  enc_engine/FSM_onehot_r_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.671     5.012    enc_engine/i_clk_IBUF_BUFG
    SLICE_X1Y128         FDPE                                         r  enc_engine/FSM_onehot_r_current_state_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/FSM_onehot_r_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.565ns (19.053%)  route 6.650ns (80.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.363     8.215    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X1Y128         FDCE                                         f  enc_engine/FSM_onehot_r_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.671     5.012    enc_engine/i_clk_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  enc_engine/FSM_onehot_r_current_state_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/key_register_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 1.565ns (19.659%)  route 6.397ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.110     7.962    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X8Y129         FDCE                                         f  enc_engine/key_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    enc_engine/i_clk_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  enc_engine/key_register_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/key_register_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 1.565ns (19.659%)  route 6.397ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.110     7.962    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X8Y129         FDCE                                         f  enc_engine/key_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    enc_engine/i_clk_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  enc_engine/key_register_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/key_register_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 1.565ns (19.659%)  route 6.397ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.110     7.962    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X8Y129         FDCE                                         f  enc_engine/key_register_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    enc_engine/i_clk_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  enc_engine/key_register_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/key_register_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.962ns  (logic 1.565ns (19.659%)  route 6.397ns (80.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          5.287     6.728    enc_engine/o_w5500_rst_OBUF
    SLICE_X8Y131         LUT1 (Prop_lut1_I0_O)        0.124     6.852 f  enc_engine/FSM_onehot_r_current_state[2]_i_2/O
                         net (fo=28, routed)          1.110     7.962    enc_engine/FSM_onehot_r_current_state[2]_i_2_n_0
    SLICE_X8Y129         FDCE                                         f  enc_engine/key_register_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    enc_engine/i_clk_IBUF_BUFG
    SLICE_X8Y129         FDCE                                         r  enc_engine/key_register_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            spi_ctrl/o_spi_mosi_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.210ns (12.375%)  route 1.484ns (87.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.484     1.693    spi_ctrl/o_w5500_rst_OBUF
    SLICE_X0Y127         FDCE                                         f  spi_ctrl/o_spi_mosi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  spi_ctrl/o_spi_mosi_reg/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/wr_ptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.210ns (11.997%)  route 1.537ns (88.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.537     1.747    fifo_inst/o_w5500_rst_OBUF
    SLICE_X0Y128         FDRE                                         r  fifo_inst/wr_ptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.938     2.066    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  fifo_inst/wr_ptr_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.210ns (11.515%)  route 1.610ns (88.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.610     1.820    spi_ctrl/o_w5500_rst_OBUF
    SLICE_X5Y127         FDPE                                         f  spi_ctrl/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDPE                                         r  spi_ctrl/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.210ns (11.515%)  route 1.610ns (88.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.610     1.820    spi_ctrl/o_w5500_rst_OBUF
    SLICE_X5Y127         FDCE                                         f  spi_ctrl/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.210ns (11.515%)  route 1.610ns (88.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.610     1.820    spi_ctrl/o_w5500_rst_OBUF
    SLICE_X5Y127         FDCE                                         f  spi_ctrl/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            spi_ctrl/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.210ns (11.515%)  route 1.610ns (88.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.610     1.820    spi_ctrl/o_w5500_rst_OBUF
    SLICE_X5Y127         FDCE                                         f  spi_ctrl/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    spi_ctrl/i_clk_IBUF_BUFG
    SLICE_X5Y127         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/wr_ptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.210ns (11.488%)  route 1.614ns (88.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.614     1.824    fifo_inst/o_w5500_rst_OBUF
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/wr_ptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.210ns (11.488%)  route 1.614ns (88.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.614     1.824    fifo_inst/o_w5500_rst_OBUF
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/wr_ptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.210ns (11.488%)  route 1.614ns (88.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.614     1.824    fifo_inst/o_w5500_rst_OBUF
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/wr_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.210ns (11.488%)  route 1.614ns (88.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=74, routed)          1.614     1.824    fifo_inst/o_w5500_rst_OBUF
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    fifo_inst/i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  fifo_inst/wr_ptr_reg[3]/C





