Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/dell/Documents/ISE Projects/fft/fft/test_fft_pt4_isim_beh.exe -prj D:/dell/Documents/ISE Projects/fft/fft/test_fft_pt4_beh.prj work.test_fft_pt4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/adder_half_bit1.vhd" into library work
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/Dff_preload_1_init_1.vhd" into library work
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/Dff_preload_1.vhd" into library work
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/adder_bit1.vhd" into library work
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/fft_pt4.vhd" into library work
Parsing VHDL file "D:/dell/Documents/ISE Projects/fft/fft/test_fft_pt4.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Dff_preload_reg1 [dff_preload_reg1_default]
Compiling architecture behavioral of entity adder_half_bit1 [adder_half_bit1_default]
Compiling architecture behavioral of entity adder_bit1 [adder_bit1_default]
Compiling architecture behavioral of entity Dff_preload_reg1_init_1 [dff_preload_reg1_init_1_default]
Compiling architecture behavioral of entity fft_pt4 [fft_pt4_default]
Compiling architecture behavior of entity test_fft_pt4
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/dell/Documents/ISE Projects/fft/fft/test_fft_pt4_isim_beh.exe
Fuse Memory Usage: 50440 KB
Fuse CPU Usage: 530 ms
