Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 22 20:42:27 2024
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               13          
XDCH-2     Warning           Same min and max delay values on IO port  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.335        0.000                      0                  258        0.259        0.000                      0                  258        5.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.335        0.000                      0                  258        0.259        0.000                      0                  258        5.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 2.269ns (39.834%)  route 3.427ns (60.166%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 16.849 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CDIV/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CDIV/count2_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.847 r  CDIV/count2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.847    CDIV/count2_reg[28]_i_1_n_6
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    16.849    CDIV/count3_reg[0]_0
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[29]/C
                         clock pessimism              0.260    17.109    
                         clock uncertainty           -0.035    17.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    17.183    CDIV/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         17.183    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 2.261ns (39.749%)  route 3.427ns (60.251%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 16.849 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CDIV/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CDIV/count2_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.839 r  CDIV/count2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.839    CDIV/count2_reg[28]_i_1_n_4
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    16.849    CDIV/count3_reg[0]_0
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[31]/C
                         clock pessimism              0.260    17.109    
                         clock uncertainty           -0.035    17.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    17.183    CDIV/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         17.183    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.185ns (38.933%)  route 3.427ns (61.067%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 16.849 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CDIV/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CDIV/count2_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.763 r  CDIV/count2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.763    CDIV/count2_reg[28]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    16.849    CDIV/count3_reg[0]_0
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[30]/C
                         clock pessimism              0.260    17.109    
                         clock uncertainty           -0.035    17.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    17.183    CDIV/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         17.183    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.165ns (38.715%)  route 3.427ns (61.285%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 16.849 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  CDIV/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.524    CDIV/count2_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.743 r  CDIV/count2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.743    CDIV/count2_reg[28]_i_1_n_7
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.508    16.849    CDIV/count3_reg[0]_0
    SLICE_X2Y19          FDRE                                         r  CDIV/count2_reg[28]/C
                         clock pessimism              0.260    17.109    
                         clock uncertainty           -0.035    17.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    17.183    CDIV/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         17.183    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.152ns (38.572%)  route 3.427ns (61.428%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.730 r  CDIV/count2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.730    CDIV/count2_reg[24]_i_1_n_6
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.509    16.850    CDIV/count3_reg[0]_0
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[25]/C
                         clock pessimism              0.260    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    17.184    CDIV/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.144ns (38.484%)  route 3.427ns (61.516%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.722 r  CDIV/count2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.722    CDIV/count2_reg[24]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.509    16.850    CDIV/count3_reg[0]_0
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[27]/C
                         clock pessimism              0.260    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    17.184    CDIV/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.068ns (37.633%)  route 3.427ns (62.367%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.646 r  CDIV/count2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.646    CDIV/count2_reg[24]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.509    16.850    CDIV/count3_reg[0]_0
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[26]/C
                         clock pessimism              0.260    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    17.184    CDIV/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.048ns (37.405%)  route 3.427ns (62.595%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 16.850 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.407 r  CDIV/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.407    CDIV/count2_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.626 r  CDIV/count2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.626    CDIV/count2_reg[24]_i_1_n_7
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.509    16.850    CDIV/count3_reg[0]_0
    SLICE_X2Y18          FDRE                                         r  CDIV/count2_reg[24]/C
                         clock pessimism              0.260    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.109    17.184    CDIV/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.035ns (37.256%)  route 3.427ns (62.744%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.613 r  CDIV/count2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.613    CDIV/count2_reg[20]_i_1_n_6
    SLICE_X2Y17          FDRE                                         r  CDIV/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.511    16.852    CDIV/count3_reg[0]_0
    SLICE_X2Y17          FDRE                                         r  CDIV/count2_reg[21]/C
                         clock pessimism              0.260    17.112    
                         clock uncertainty           -0.035    17.077    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    17.186    CDIV/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 CDIV/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.027ns (37.164%)  route 3.427ns (62.836%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 16.852 - 12.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.630     5.151    CDIV/count3_reg[0]_0
    SLICE_X7Y14          FDRE                                         r  CDIV/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  CDIV/count1_reg[5]/Q
                         net (fo=2, routed)           1.003     6.610    CDIV/count1_reg[5]
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.734 f  CDIV/count1[0]_i_14/O
                         net (fo=1, routed)           1.107     7.841    CDIV/count1[0]_i_14_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.965 r  CDIV/count1[0]_i_3/O
                         net (fo=37, routed)          1.317     9.282    CDIV/count1[0]_i_3_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.406 r  CDIV/count2[4]_i_4/O
                         net (fo=1, routed)           0.000     9.406    CDIV/count2[4]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.939 r  CDIV/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.939    CDIV/count2_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.056 r  CDIV/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    CDIV/count2_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.173 r  CDIV/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.173    CDIV/count2_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.290 r  CDIV/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    CDIV/count2_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.605 r  CDIV/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.605    CDIV/count2_reg[20]_i_1_n_4
    SLICE_X2Y17          FDRE                                         r  CDIV/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    W5                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.511    16.852    CDIV/count3_reg[0]_0
    SLICE_X2Y17          FDRE                                         r  CDIV/count2_reg[23]/C
                         clock pessimism              0.260    17.112    
                         clock uncertainty           -0.035    17.077    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.109    17.186    CDIV/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         17.186    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  6.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CDIV/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.587     1.470    CDIV/count3_reg[0]_0
    SLICE_X5Y17          FDRE                                         r  CDIV/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CDIV/d_reg/Q
                         net (fo=2, routed)           0.188     1.799    CDIV/d
    SLICE_X5Y17          FDRE                                         r  CDIV/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.856     1.983    CDIV/count3_reg[0]_0
    SLICE_X5Y17          FDRE                                         r  CDIV/cout_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.070     1.540    CDIV/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.591     1.474    CDIV/count3_reg[0]_0
    SLICE_X5Y11          FDRE                                         r  CDIV/count0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  CDIV/count0_reg[0]/Q
                         net (fo=3, routed)           0.178     1.793    CDIV/count0[0]
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  CDIV/count0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    CDIV/p_1_in[0]
    SLICE_X5Y11          FDRE                                         r  CDIV/count0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     1.989    CDIV/count3_reg[0]_0
    SLICE_X5Y11          FDRE                                         r  CDIV/count0_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    CDIV/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.587     1.470    CDIV/count3_reg[0]_0
    SLICE_X4Y17          FDRE                                         r  CDIV/count0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CDIV/count0_reg[27]/Q
                         net (fo=2, routed)           0.133     1.744    CDIV/count0[27]
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  CDIV/count0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    CDIV/p_1_in[27]
    SLICE_X4Y17          FDRE                                         r  CDIV/count0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.856     1.983    CDIV/count3_reg[0]_0
    SLICE_X4Y17          FDRE                                         r  CDIV/count0_reg[27]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    CDIV/count0_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.591     1.474    CDIV/count3_reg[0]_0
    SLICE_X4Y11          FDRE                                         r  CDIV/count0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CDIV/count0_reg[3]/Q
                         net (fo=2, routed)           0.133     1.748    CDIV/count0[3]
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  CDIV/count0_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    CDIV/p_1_in[3]
    SLICE_X4Y11          FDRE                                         r  CDIV/count0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.862     1.989    CDIV/count3_reg[0]_0
    SLICE_X4Y11          FDRE                                         r  CDIV/count0_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.105     1.579    CDIV/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.589     1.472    CDIV/count3_reg[0]_0
    SLICE_X4Y13          FDRE                                         r  CDIV/count0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CDIV/count0_reg[11]/Q
                         net (fo=2, routed)           0.133     1.746    CDIV/count0[11]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  CDIV/count0_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    CDIV/p_1_in[11]
    SLICE_X4Y13          FDRE                                         r  CDIV/count0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.859     1.986    CDIV/count3_reg[0]_0
    SLICE_X4Y13          FDRE                                         r  CDIV/count0_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.105     1.577    CDIV/count0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.589     1.472    CDIV/count3_reg[0]_0
    SLICE_X4Y14          FDRE                                         r  CDIV/count0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CDIV/count0_reg[15]/Q
                         net (fo=2, routed)           0.133     1.746    CDIV/count0[15]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  CDIV/count0_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    CDIV/p_1_in[15]
    SLICE_X4Y14          FDRE                                         r  CDIV/count0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.859     1.986    CDIV/count3_reg[0]_0
    SLICE_X4Y14          FDRE                                         r  CDIV/count0_reg[15]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.105     1.577    CDIV/count0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    CDIV/count3_reg[0]_0
    SLICE_X4Y18          FDRE                                         r  CDIV/count0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CDIV/count0_reg[31]/Q
                         net (fo=2, routed)           0.133     1.743    CDIV/count0[31]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  CDIV/count0_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.854    CDIV/p_1_in[31]
    SLICE_X4Y18          FDRE                                         r  CDIV/count0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.855     1.982    CDIV/count3_reg[0]_0
    SLICE_X4Y18          FDRE                                         r  CDIV/count0_reg[31]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.105     1.574    CDIV/count0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.589     1.472    CDIV/count3_reg[0]_0
    SLICE_X4Y15          FDRE                                         r  CDIV/count0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CDIV/count0_reg[19]/Q
                         net (fo=2, routed)           0.133     1.746    CDIV/count0[19]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  CDIV/count0_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    CDIV/p_1_in[19]
    SLICE_X4Y15          FDRE                                         r  CDIV/count0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.858     1.985    CDIV/count3_reg[0]_0
    SLICE_X4Y15          FDRE                                         r  CDIV/count0_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    CDIV/count0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.588     1.471    CDIV/count3_reg[0]_0
    SLICE_X4Y16          FDRE                                         r  CDIV/count0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CDIV/count0_reg[23]/Q
                         net (fo=2, routed)           0.134     1.746    CDIV/count0[23]
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  CDIV/count0_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    CDIV/p_1_in[23]
    SLICE_X4Y16          FDRE                                         r  CDIV/count0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.857     1.984    CDIV/count3_reg[0]_0
    SLICE_X4Y16          FDRE                                         r  CDIV/count0_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.105     1.576    CDIV/count0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            CDIV/count0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.590     1.473    CDIV/count3_reg[0]_0
    SLICE_X4Y12          FDRE                                         r  CDIV/count0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CDIV/count0_reg[7]/Q
                         net (fo=2, routed)           0.134     1.748    CDIV/count0[7]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  CDIV/count0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    CDIV/p_1_in[7]
    SLICE_X4Y12          FDRE                                         r  CDIV/count0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.860     1.987    CDIV/count3_reg[0]_0
    SLICE_X4Y12          FDRE                                         r  CDIV/count0_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    CDIV/count0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X5Y11    CDIV/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y13    CDIV/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y13    CDIV/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y13    CDIV/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y14    CDIV/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y14    CDIV/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y14    CDIV/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y14    CDIV/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X4Y15    CDIV/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    CDIV/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    CDIV/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y14    CDIV/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y14    CDIV/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    CDIV/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    CDIV/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y13    CDIV/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y14    CDIV/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y14    CDIV/count0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.986ns (61.848%)  route 2.459ns (38.152%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[1]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LFSR/q_reg[1]/Q
                         net (fo=3, routed)           2.459     2.915    q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.444 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.444    q[1]
    E19                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 3.961ns (63.390%)  route 2.287ns (36.610%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[0]/C
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LFSR/q_reg[0]/Q
                         net (fo=2, routed)           2.287     2.743    q_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.248 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.248    q[0]
    U16                                                               r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 3.962ns (63.598%)  route 2.268ns (36.402%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[6]_lopt_replica/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.268     2.724    lopt_3
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.230 r  q_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.230    q[6]
    U14                                                               r  q[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.957ns (64.017%)  route 2.224ns (35.983%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[7]_lopt_replica/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.224     2.680    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.181 r  q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.181    q[7]
    V14                                                               r  q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.970ns (65.451%)  route 2.096ns (34.549%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[5]_lopt_replica/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.096     2.552    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         3.514     6.066 r  q_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.066    q[5]
    U15                                                               r  q[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.957ns (67.697%)  route 1.888ns (32.303%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[2]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LFSR/q_reg[2]/Q
                         net (fo=4, routed)           1.888     2.344    q_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.845 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.845    q[2]
    U19                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 3.965ns (70.294%)  route 1.676ns (29.706%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDPE                         0.000     0.000 r  LFSR/q_reg[3]_lopt_replica/C
    SLICE_X0Y17          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LFSR/q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.132    lopt
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.641 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.641    q[3]
    V19                                                               r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.965ns (70.318%)  route 1.673ns (29.682%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  LFSR/q_reg[4]_lopt_replica/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.673     2.129    lopt_1
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.638 r  q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.638    q[4]
    W18                                                               r  q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.707ns  (logic 0.580ns (33.986%)  route 1.127ns (66.014%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  LFSR/q_reg[7]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[7]/Q
                         net (fo=1, routed)           1.127     1.583    LFSR/Q[7]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.124     1.707 r  LFSR/p_0_out/O
                         net (fo=1, routed)           0.000     1.707    LFSR/p_0_out__0[0]
    SLICE_X0Y16          FDPE                                         r  LFSR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.244ns  (logic 0.456ns (36.665%)  route 0.788ns (63.335%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LFSR/q_reg[6]/Q
                         net (fo=2, routed)           0.788     1.244    LFSR/Q[6]
    SLICE_X0Y16          FDCE                                         r  LFSR/q_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[3]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LFSR/q_reg[3]/Q
                         net (fo=3, routed)           0.069     0.210    LFSR/Q[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.045     0.255 r  LFSR/p_0_out/O
                         net (fo=1, routed)           0.000     0.255    LFSR/p_0_out__0[0]
    SLICE_X0Y16          FDPE                                         r  LFSR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=2, routed)           0.119     0.260    LFSR/Q[5]
    SLICE_X0Y15          FDCE                                         r  LFSR/q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.440%)  route 0.139ns (49.560%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[3]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LFSR/q_reg[3]/Q
                         net (fo=3, routed)           0.139     0.280    LFSR/Q[3]
    SLICE_X0Y16          FDCE                                         r  LFSR/q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  LFSR/q_reg[4]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LFSR/q_reg[4]/Q
                         net (fo=2, routed)           0.174     0.302    LFSR/Q[4]
    SLICE_X1Y15          FDCE                                         r  LFSR/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=2, routed)           0.179     0.320    LFSR/Q[5]
    SLICE_X0Y15          FDCE                                         r  LFSR/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.256%)  route 0.185ns (56.744%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  LFSR/q_reg[6]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  LFSR/q_reg[6]/Q
                         net (fo=2, routed)           0.185     0.326    LFSR/Q[6]
    SLICE_X0Y15          FDCE                                         r  LFSR/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.791%)  route 0.205ns (59.209%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[3]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LFSR/q_reg[3]/Q
                         net (fo=3, routed)           0.205     0.346    LFSR/Q[3]
    SLICE_X0Y16          FDCE                                         r  LFSR/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LFSR/q_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.128ns (34.781%)  route 0.240ns (65.219%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  LFSR/q_reg[4]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  LFSR/q_reg[4]/Q
                         net (fo=2, routed)           0.240     0.368    LFSR/Q[4]
    SLICE_X0Y15          FDCE                                         r  LFSR/q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.141ns (28.436%)  route 0.355ns (71.564%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[1]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LFSR/q_reg[1]/Q
                         net (fo=3, routed)           0.355     0.496    LFSR/Q[1]
    SLICE_X1Y16          FDPE                                         r  LFSR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LFSR/q_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.141ns (27.841%)  route 0.365ns (72.159%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE                         0.000     0.000 r  LFSR/q_reg[2]/C
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  LFSR/q_reg[2]/Q
                         net (fo=4, routed)           0.365     0.506    LFSR/Q[2]
    SLICE_X0Y17          FDPE                                         r  LFSR/q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.972ns  (logic 1.441ns (48.490%)  route 1.531ns (51.510%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.531     2.972    LFSR/rst_IBUF
    SLICE_X0Y17          FDPE                                         f  LFSR/q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 1.441ns (50.713%)  route 1.401ns (49.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.401     2.842    LFSR/rst_IBUF
    SLICE_X0Y16          FDPE                                         f  LFSR/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 1.441ns (50.713%)  route 1.401ns (49.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.401     2.842    LFSR/rst_IBUF
    SLICE_X0Y16          FDCE                                         f  LFSR/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 1.441ns (50.713%)  route 1.401ns (49.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.401     2.842    LFSR/rst_IBUF
    SLICE_X0Y16          FDCE                                         f  LFSR/q_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 1.441ns (50.713%)  route 1.401ns (49.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.401     2.842    LFSR/rst_IBUF
    SLICE_X0Y16          FDCE                                         f  LFSR/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 1.441ns (50.791%)  route 1.396ns (49.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.396     2.838    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 1.441ns (50.791%)  route 1.396ns (49.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.396     2.838    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 1.441ns (50.791%)  route 1.396ns (49.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.396     2.838    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.691ns  (logic 1.441ns (53.552%)  route 1.250ns (46.448%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.250     2.691    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.691ns  (logic 1.441ns (53.552%)  route 1.250ns (46.448%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=13, routed)          1.250     2.691    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.210ns (30.222%)  route 0.484ns (69.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.484     0.693    LFSR/rst_IBUF
    SLICE_X1Y15          FDCE                                         f  LFSR/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[5]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.488     0.698    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.488     0.698    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[6]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.488     0.698    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[7]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.488     0.698    LFSR/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  LFSR/q_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.210ns (27.644%)  route 0.548ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.548     0.758    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.210ns (27.644%)  route 0.548ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.548     0.758    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.210ns (27.644%)  route 0.548ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.548     0.758    LFSR/rst_IBUF
    SLICE_X1Y16          FDPE                                         f  LFSR/q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.210ns (27.487%)  route 0.553ns (72.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.553     0.762    LFSR/rst_IBUF
    SLICE_X0Y16          FDPE                                         f  LFSR/q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            LFSR/q_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.210ns (27.487%)  route 0.553ns (72.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=13, routed)          0.553     0.762    LFSR/rst_IBUF
    SLICE_X0Y16          FDCE                                         f  LFSR/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





