# FIR - Verilog implementation

## Design specification
<img width="700" alt="螢幕擷取畫面 2023-10-11 170828" src="https://github.com/WadeeeL/WadeLien_SOC_LAB/assets/134760983/776deb58-5209-4ba9-b791-000ba0943a05">
