<stg><name>dense_output_7_Pipeline_VITIS_LOOP_67_1</name>


<trans_list>

<trans id="353" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln1347_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_14_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln1347_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_13

]]></Node>
<StgValue><ssdm name="sext_ln1347_13_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln1347_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_12

]]></Node>
<StgValue><ssdm name="sext_ln1347_12_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln1347_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_11

]]></Node>
<StgValue><ssdm name="sext_ln1347_11_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln1347_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_10

]]></Node>
<StgValue><ssdm name="sext_ln1347_10_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln1347_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_9

]]></Node>
<StgValue><ssdm name="sext_ln1347_9_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln1347_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_8

]]></Node>
<StgValue><ssdm name="sext_ln1347_8_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln1347_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_7

]]></Node>
<StgValue><ssdm name="sext_ln1347_7_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln1347_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_6

]]></Node>
<StgValue><ssdm name="sext_ln1347_6_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln1347_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_5

]]></Node>
<StgValue><ssdm name="sext_ln1347_5_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln1347_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_4

]]></Node>
<StgValue><ssdm name="sext_ln1347_4_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln1347_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_3

]]></Node>
<StgValue><ssdm name="sext_ln1347_3_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln1347_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_2_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln1347_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="sext_ln1347_1_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln1347_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347

]]></Node>
<StgValue><ssdm name="sext_ln1347_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln818_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln818

]]></Node>
<StgValue><ssdm name="sext_ln818_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:17 %sext_ln1347_14_cast = sext i16 %sext_ln1347_14_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_14_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln1347_13_cast = sext i16 %sext_ln1347_13_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_13_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln1347_12_cast = sext i16 %sext_ln1347_12_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_12_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln1347_11_cast = sext i16 %sext_ln1347_11_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_11_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln1347_10_cast = sext i16 %sext_ln1347_10_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_10_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln1347_9_cast = sext i16 %sext_ln1347_9_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_9_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln1347_8_cast = sext i16 %sext_ln1347_8_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_8_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln1347_7_cast = sext i16 %sext_ln1347_7_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_7_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln1347_6_cast = sext i16 %sext_ln1347_6_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_6_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln1347_5_cast = sext i16 %sext_ln1347_5_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:27 %sext_ln1347_4_cast = sext i16 %sext_ln1347_4_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_4_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:28 %sext_ln1347_3_cast = sext i16 %sext_ln1347_3_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_3_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:29 %sext_ln1347_2_cast = sext i16 %sext_ln1347_2_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_2_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:30 %sext_ln1347_1_cast = sext i16 %sext_ln1347_1_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_1_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:31 %sext_ln1347_cast = sext i16 %sext_ln1347_read

]]></Node>
<StgValue><ssdm name="sext_ln1347_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:32 %sext_ln818_cast = sext i16 %sext_ln818_read

]]></Node>
<StgValue><ssdm name="sext_ln818_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:0 %i_4 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:2 %icmp_ln67 = icmp_eq  i5 %i_4, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:4 %add_ln67 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln67 = br i1 %icmp_ln67, void %for.body.split, void %for.end15.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
for.body.split:0 %i_cast14 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_cast14"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:6 %dense_weights_7_V_addr = getelementptr i9 %dense_weights_7_V, i64 0, i64 %i_cast14

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:7 %dense_weights_7_V_load = load i9 %dense_weights_7_V_addr

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:157 %store_ln67 = store i5 %add_ln67, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="5">
<![CDATA[
for.body.split:4 %i_cast20 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_cast20"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:7 %dense_weights_7_V_load = load i9 %dense_weights_7_V_addr

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:8 %sext_ln818_1 = sext i9 %dense_weights_7_V_load

]]></Node>
<StgValue><ssdm name="sext_ln818_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:9 %mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:12 %add_ln70 = add i6 %i_cast20, i6 20

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
for.body.split:13 %zext_ln1271 = zext i6 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %dense_weights_7_V_addr_1 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:15 %dense_weights_7_V_load_1 = load i9 %dense_weights_7_V_addr_1

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:9 %mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:15 %dense_weights_7_V_load_1 = load i9 %dense_weights_7_V_addr_1

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:16 %sext_ln1347_15 = sext i9 %dense_weights_7_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1347_15"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:17 %mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:21 %add_ln70_1 = add i6 %i_cast20, i6 40

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.body.split:22 %zext_ln1271_2 = zext i6 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %dense_weights_7_V_addr_2 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:24 %dense_weights_7_V_load_2 = load i9 %dense_weights_7_V_addr_2

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="5">
<![CDATA[
for.body.split:3 %i_cast27 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_cast27"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:9 %mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:17 %mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:24 %dense_weights_7_V_load_2 = load i9 %dense_weights_7_V_addr_2

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:25 %sext_ln1347_16 = sext i9 %dense_weights_7_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_16"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:30 %add_ln70_2 = add i7 %i_cast27, i7 60

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:31 %zext_ln1271_3 = zext i7 %add_ln70_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:32 %dense_weights_7_V_addr_3 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:33 %dense_weights_7_V_load_3 = load i9 %dense_weights_7_V_addr_3

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="99" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:9 %mul_ln818 = mul i24 %sext_ln818_cast, i24 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:10 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln818, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:11 %and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:17 %mul_ln1347 = mul i24 %sext_ln1347_cast, i24 %sext_ln1347_15

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:18 %add_ln1347 = add i24 %mul_ln1347, i24 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:33 %dense_weights_7_V_load_3 = load i9 %dense_weights_7_V_addr_3

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:34 %sext_ln1347_17 = sext i9 %dense_weights_7_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1347_17"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:35 %mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:39 %add_ln70_3 = add i7 %i_cast27, i7 80

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:40 %zext_ln1271_4 = zext i7 %add_ln70_3

]]></Node>
<StgValue><ssdm name="zext_ln1271_4"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:41 %dense_weights_7_V_addr_4 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_4

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:42 %dense_weights_7_V_load_4 = load i9 %dense_weights_7_V_addr_4

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="112" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:18 %add_ln1347 = add i24 %mul_ln1347, i24 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:19 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:20 %and_ln838_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:26 %mul_ln1347_1 = mul i24 %sext_ln1347_1_cast, i24 %sext_ln1347_16

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:27 %add_ln1347_1 = add i24 %mul_ln1347_1, i24 %and_ln838_1

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:35 %mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:42 %dense_weights_7_V_load_4 = load i9 %dense_weights_7_V_addr_4

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:43 %sext_ln1347_18 = sext i9 %dense_weights_7_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1347_18"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:44 %mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:48 %add_ln70_4 = add i6 %i_cast20, i6 36

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="6">
<![CDATA[
for.body.split:49 %sext_ln1271 = sext i6 %add_ln70_4

]]></Node>
<StgValue><ssdm name="sext_ln1271"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:50 %zext_ln1271_5 = zext i7 %sext_ln1271

]]></Node>
<StgValue><ssdm name="zext_ln1271_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:51 %dense_weights_7_V_addr_5 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_5

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:52 %dense_weights_7_V_load_5 = load i9 %dense_weights_7_V_addr_5

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="5">
<![CDATA[
for.body.split:2 %i_cast12 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_cast12"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:27 %add_ln1347_1 = add i24 %mul_ln1347_1, i24 %and_ln838_1

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:28 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:29 %and_ln838_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:35 %mul_ln1347_2 = mul i24 %sext_ln1347_2_cast, i24 %sext_ln1347_17

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:36 %add_ln1347_2 = add i24 %mul_ln1347_2, i24 %and_ln838_2

]]></Node>
<StgValue><ssdm name="add_ln1347_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:44 %mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:52 %dense_weights_7_V_load_5 = load i9 %dense_weights_7_V_addr_5

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_5"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:53 %sext_ln1347_19 = sext i9 %dense_weights_7_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1347_19"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:58 %add_ln70_5 = add i8 %i_cast12, i8 120

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:59 %zext_ln1271_6 = zext i8 %add_ln70_5

]]></Node>
<StgValue><ssdm name="zext_ln1271_6"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:60 %dense_weights_7_V_addr_6 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_6

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:61 %dense_weights_7_V_load_6 = load i9 %dense_weights_7_V_addr_6

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="140" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:36 %add_ln1347_2 = add i24 %mul_ln1347_2, i24 %and_ln838_2

]]></Node>
<StgValue><ssdm name="add_ln1347_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:37 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:38 %and_ln838_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:44 %mul_ln1347_3 = mul i24 %sext_ln1347_3_cast, i24 %sext_ln1347_18

]]></Node>
<StgValue><ssdm name="mul_ln1347_3"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:45 %add_ln1347_3 = add i24 %mul_ln1347_3, i24 %and_ln838_3

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:61 %dense_weights_7_V_load_6 = load i9 %dense_weights_7_V_addr_6

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_6"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:62 %sext_ln1347_20 = sext i9 %dense_weights_7_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1347_20"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:63 %mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:67 %add_ln70_6 = add i8 %i_cast12, i8 140

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:68 %zext_ln1271_7 = zext i8 %add_ln70_6

]]></Node>
<StgValue><ssdm name="zext_ln1271_7"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:69 %dense_weights_7_V_addr_7 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_7"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:70 %dense_weights_7_V_load_7 = load i9 %dense_weights_7_V_addr_7

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="153" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:45 %add_ln1347_3 = add i24 %mul_ln1347_3, i24 %and_ln838_3

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:46 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:47 %and_ln838_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_4"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:54 %mul_ln1347_4 = mul i24 %sext_ln1347_4_cast, i24 %sext_ln1347_19

]]></Node>
<StgValue><ssdm name="mul_ln1347_4"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:55 %add_ln1347_4 = add i24 %mul_ln1347_4, i24 %and_ln838_4

]]></Node>
<StgValue><ssdm name="add_ln1347_4"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:63 %mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:70 %dense_weights_7_V_load_7 = load i9 %dense_weights_7_V_addr_7

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_7"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:71 %sext_ln1347_21 = sext i9 %dense_weights_7_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1347_21"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:72 %mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.body.split:76 %zext_ln1271_8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln1271_8_cast"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:77 %zext_ln1271_8 = zext i8 %zext_ln1271_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln1271_8"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:78 %dense_weights_7_V_addr_8 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_8

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_8"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:79 %dense_weights_7_V_load_8 = load i9 %dense_weights_7_V_addr_8

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="166" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:55 %add_ln1347_4 = add i24 %mul_ln1347_4, i24 %and_ln838_4

]]></Node>
<StgValue><ssdm name="add_ln1347_4"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:56 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:57 %and_ln838_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_5"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:63 %mul_ln1347_5 = mul i24 %sext_ln1347_5_cast, i24 %sext_ln1347_20

]]></Node>
<StgValue><ssdm name="mul_ln1347_5"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:64 %add_ln1347_5 = add i24 %mul_ln1347_5, i24 %and_ln838_5

]]></Node>
<StgValue><ssdm name="add_ln1347_5"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:72 %mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:79 %dense_weights_7_V_load_8 = load i9 %dense_weights_7_V_addr_8

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_8"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:80 %sext_ln1347_22 = sext i9 %dense_weights_7_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1347_22"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:81 %mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:85 %add_ln70_7 = add i8 %i_cast12, i8 180

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:86 %zext_ln1271_9 = zext i8 %add_ln70_7

]]></Node>
<StgValue><ssdm name="zext_ln1271_9"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:87 %dense_weights_7_V_addr_9 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_9

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_9"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:88 %dense_weights_7_V_load_9 = load i9 %dense_weights_7_V_addr_9

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="179" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:64 %add_ln1347_5 = add i24 %mul_ln1347_5, i24 %and_ln838_5

]]></Node>
<StgValue><ssdm name="add_ln1347_5"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:65 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:66 %and_ln838_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_6"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:72 %mul_ln1347_6 = mul i24 %sext_ln1347_6_cast, i24 %sext_ln1347_21

]]></Node>
<StgValue><ssdm name="mul_ln1347_6"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:73 %add_ln1347_6 = add i24 %mul_ln1347_6, i24 %and_ln838_6

]]></Node>
<StgValue><ssdm name="add_ln1347_6"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:81 %mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:88 %dense_weights_7_V_load_9 = load i9 %dense_weights_7_V_addr_9

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_9"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:89 %sext_ln1347_23 = sext i9 %dense_weights_7_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1347_23"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:90 %mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23

]]></Node>
<StgValue><ssdm name="mul_ln1347_8"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:94 %add_ln70_8 = add i7 %i_cast27, i7 72

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="7">
<![CDATA[
for.body.split:95 %sext_ln1271_1 = sext i7 %add_ln70_8

]]></Node>
<StgValue><ssdm name="sext_ln1271_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:96 %zext_ln1271_10 = zext i8 %sext_ln1271_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_10"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:97 %dense_weights_7_V_addr_10 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_10

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_10"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:98 %dense_weights_7_V_load_10 = load i9 %dense_weights_7_V_addr_10

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="193" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:73 %add_ln1347_6 = add i24 %mul_ln1347_6, i24 %and_ln838_6

]]></Node>
<StgValue><ssdm name="add_ln1347_6"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:74 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:75 %and_ln838_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_7"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:81 %mul_ln1347_7 = mul i24 %sext_ln1347_7_cast, i24 %sext_ln1347_22

]]></Node>
<StgValue><ssdm name="mul_ln1347_7"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:82 %add_ln1347_7 = add i24 %mul_ln1347_7, i24 %and_ln838_7

]]></Node>
<StgValue><ssdm name="add_ln1347_7"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:90 %mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23

]]></Node>
<StgValue><ssdm name="mul_ln1347_8"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:98 %dense_weights_7_V_load_10 = load i9 %dense_weights_7_V_addr_10

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_10"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:99 %sext_ln1347_24 = sext i9 %dense_weights_7_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1347_24"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:100 %mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24

]]></Node>
<StgValue><ssdm name="mul_ln1347_9"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:104 %add_ln70_9 = add i7 %i_cast27, i7 92

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
for.body.split:105 %sext_ln1271_2 = sext i7 %add_ln70_9

]]></Node>
<StgValue><ssdm name="sext_ln1271_2"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:106 %zext_ln1271_11 = zext i8 %sext_ln1271_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_11"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:107 %dense_weights_7_V_addr_11 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_11

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_11"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:108 %dense_weights_7_V_load_11 = load i9 %dense_weights_7_V_addr_11

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="5">
<![CDATA[
for.body.split:1 %i_cast13 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="i_cast13"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:82 %add_ln1347_7 = add i24 %mul_ln1347_7, i24 %and_ln838_7

]]></Node>
<StgValue><ssdm name="add_ln1347_7"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:83 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:84 %and_ln838_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_8"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:90 %mul_ln1347_8 = mul i24 %sext_ln1347_8_cast, i24 %sext_ln1347_23

]]></Node>
<StgValue><ssdm name="mul_ln1347_8"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:91 %add_ln1347_8 = add i24 %mul_ln1347_8, i24 %and_ln838_8

]]></Node>
<StgValue><ssdm name="add_ln1347_8"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:100 %mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24

]]></Node>
<StgValue><ssdm name="mul_ln1347_9"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:108 %dense_weights_7_V_load_11 = load i9 %dense_weights_7_V_addr_11

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_11"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:109 %sext_ln1347_25 = sext i9 %dense_weights_7_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1347_25"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25

]]></Node>
<StgValue><ssdm name="mul_ln1347_10"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:114 %add_ln70_10 = add i9 %i_cast13, i9 240

]]></Node>
<StgValue><ssdm name="add_ln70_10"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:115 %zext_ln1271_12 = zext i9 %add_ln70_10

]]></Node>
<StgValue><ssdm name="zext_ln1271_12"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:116 %dense_weights_7_V_addr_12 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_12

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_12"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:117 %dense_weights_7_V_load_12 = load i9 %dense_weights_7_V_addr_12

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="221" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:91 %add_ln1347_8 = add i24 %mul_ln1347_8, i24 %and_ln838_8

]]></Node>
<StgValue><ssdm name="add_ln1347_8"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:92 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:93 %and_ln838_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_9"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:100 %mul_ln1347_9 = mul i24 %sext_ln1347_9_cast, i24 %sext_ln1347_24

]]></Node>
<StgValue><ssdm name="mul_ln1347_9"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:101 %add_ln1347_9 = add i24 %mul_ln1347_9, i24 %and_ln838_9

]]></Node>
<StgValue><ssdm name="add_ln1347_9"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25

]]></Node>
<StgValue><ssdm name="mul_ln1347_10"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:117 %dense_weights_7_V_load_12 = load i9 %dense_weights_7_V_addr_12

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_12"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:118 %sext_ln1347_26 = sext i9 %dense_weights_7_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1347_26"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:119 %mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26

]]></Node>
<StgValue><ssdm name="mul_ln1347_11"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:123 %add_ln70_11 = add i9 %i_cast13, i9 260

]]></Node>
<StgValue><ssdm name="add_ln70_11"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:124 %zext_ln1271_13 = zext i9 %add_ln70_11

]]></Node>
<StgValue><ssdm name="zext_ln1271_13"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:125 %dense_weights_7_V_addr_13 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_13

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_13"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:126 %dense_weights_7_V_load_13 = load i9 %dense_weights_7_V_addr_13

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="234" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:101 %add_ln1347_9 = add i24 %mul_ln1347_9, i24 %and_ln838_9

]]></Node>
<StgValue><ssdm name="add_ln1347_9"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:102 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:103 %and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_s"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:110 %mul_ln1347_10 = mul i24 %sext_ln1347_10_cast, i24 %sext_ln1347_25

]]></Node>
<StgValue><ssdm name="mul_ln1347_10"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:111 %add_ln1347_10 = add i24 %mul_ln1347_10, i24 %and_ln838_s

]]></Node>
<StgValue><ssdm name="add_ln1347_10"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:119 %mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26

]]></Node>
<StgValue><ssdm name="mul_ln1347_11"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:126 %dense_weights_7_V_load_13 = load i9 %dense_weights_7_V_addr_13

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_13"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:127 %sext_ln1347_27 = sext i9 %dense_weights_7_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1347_27"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:128 %mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27

]]></Node>
<StgValue><ssdm name="mul_ln1347_12"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:132 %add_ln70_12 = add i9 %i_cast13, i9 280

]]></Node>
<StgValue><ssdm name="add_ln70_12"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:133 %zext_ln1271_14 = zext i9 %add_ln70_12

]]></Node>
<StgValue><ssdm name="zext_ln1271_14"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:134 %dense_weights_7_V_addr_14 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_14

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_14"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:135 %dense_weights_7_V_load_14 = load i9 %dense_weights_7_V_addr_14

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="247" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:111 %add_ln1347_10 = add i24 %mul_ln1347_10, i24 %and_ln838_s

]]></Node>
<StgValue><ssdm name="add_ln1347_10"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:112 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:113 %and_ln838_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_10"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:119 %mul_ln1347_11 = mul i24 %sext_ln1347_11_cast, i24 %sext_ln1347_26

]]></Node>
<StgValue><ssdm name="mul_ln1347_11"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:120 %add_ln1347_11 = add i24 %mul_ln1347_11, i24 %and_ln838_10

]]></Node>
<StgValue><ssdm name="add_ln1347_11"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:128 %mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27

]]></Node>
<StgValue><ssdm name="mul_ln1347_12"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:135 %dense_weights_7_V_load_14 = load i9 %dense_weights_7_V_addr_14

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_14"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:136 %sext_ln1347_28 = sext i9 %dense_weights_7_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_28"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:137 %mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28

]]></Node>
<StgValue><ssdm name="mul_ln1347_13"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:141 %add_ln70_13 = add i9 %i_cast13, i9 300

]]></Node>
<StgValue><ssdm name="add_ln70_13"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:142 %zext_ln1271_15 = zext i9 %add_ln70_13

]]></Node>
<StgValue><ssdm name="zext_ln1271_15"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:143 %dense_weights_7_V_addr_15 = getelementptr i9 %dense_weights_7_V, i64 0, i64 %zext_ln1271_15

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_addr_15"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:144 %dense_weights_7_V_load_15 = load i9 %dense_weights_7_V_addr_15

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="260" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:120 %add_ln1347_11 = add i24 %mul_ln1347_11, i24 %and_ln838_10

]]></Node>
<StgValue><ssdm name="add_ln1347_11"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:121 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:122 %and_ln838_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_11"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:128 %mul_ln1347_12 = mul i24 %sext_ln1347_12_cast, i24 %sext_ln1347_27

]]></Node>
<StgValue><ssdm name="mul_ln1347_12"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:129 %add_ln1347_12 = add i24 %mul_ln1347_12, i24 %and_ln838_11

]]></Node>
<StgValue><ssdm name="add_ln1347_12"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:137 %mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28

]]></Node>
<StgValue><ssdm name="mul_ln1347_13"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9">
<![CDATA[
for.body.split:144 %dense_weights_7_V_load_15 = load i9 %dense_weights_7_V_addr_15

]]></Node>
<StgValue><ssdm name="dense_weights_7_V_load_15"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="9">
<![CDATA[
for.body.split:145 %sext_ln1347_29 = sext i9 %dense_weights_7_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1347_29"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:146 %mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29

]]></Node>
<StgValue><ssdm name="mul_ln1347_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="269" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:129 %add_ln1347_12 = add i24 %mul_ln1347_12, i24 %and_ln838_11

]]></Node>
<StgValue><ssdm name="add_ln1347_12"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:130 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:131 %and_ln838_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_12"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:137 %mul_ln1347_13 = mul i24 %sext_ln1347_13_cast, i24 %sext_ln1347_28

]]></Node>
<StgValue><ssdm name="mul_ln1347_13"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:138 %add_ln1347_13 = add i24 %mul_ln1347_13, i24 %and_ln838_12

]]></Node>
<StgValue><ssdm name="add_ln1347_13"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:146 %mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29

]]></Node>
<StgValue><ssdm name="mul_ln1347_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="275" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:138 %add_ln1347_13 = add i24 %mul_ln1347_13, i24 %and_ln838_12

]]></Node>
<StgValue><ssdm name="add_ln1347_13"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:139 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body.split:140 %and_ln838_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="and_ln838_13"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:146 %mul_ln1347_14 = mul i24 %sext_ln1347_14_cast, i24 %sext_ln1347_29

]]></Node>
<StgValue><ssdm name="mul_ln1347_14"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:147 %add_ln1347_14 = add i24 %mul_ln1347_14, i24 %and_ln838_13

]]></Node>
<StgValue><ssdm name="add_ln1347_14"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:150 %dense_biases_7_V_addr = getelementptr i8 %dense_biases_7_V, i64 0, i64 %i_cast14

]]></Node>
<StgValue><ssdm name="dense_biases_7_V_addr"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
for.body.split:151 %rhs = load i5 %dense_biases_7_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="282" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body.split:147 %add_ln1347_14 = add i24 %mul_ln1347_14, i24 %and_ln838_13

]]></Node>
<StgValue><ssdm name="add_ln1347_14"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:148 %lhs = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="16">
<![CDATA[
for.body.split:149 %sext_ln813 = sext i16 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="5">
<![CDATA[
for.body.split:151 %rhs = load i5 %dense_biases_7_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="8">
<![CDATA[
for.body.split:152 %sext_ln813_1 = sext i8 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split:153 %ret_V = add i17 %sext_ln813, i17 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="289" st_id="21" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="290" st_id="22" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="291" st_id="23" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="292" st_id="24" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0">
<![CDATA[
for.end15.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:5 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
for.body.split:154 %trunc_ln = call i16 @exp<17, 9>, i17 %ret_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:155 %output_addr = getelementptr i16 %output_r, i64 0, i64 %i_cast14

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
for.body.split:156 %store_ln72 = store i16 %trunc_ln, i5 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:158 %br_ln67 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
