
Mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008100  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  08008210  08008210  00018210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087b4  080087b4  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  080087b4  080087b4  000187b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087bc  080087bc  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087bc  080087bc  000187bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087c0  080087c0  000187c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080087c4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000045c  200000a0  08008860  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  08008860  000204fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000145be  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002895  00000000  00000000  00034683  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00036f18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a8  00000000  00000000  000382d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001625e  00000000  00000000  00039580  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dc2e  00000000  00000000  0004f7de  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ce7d  00000000  00000000  0005d40c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000da289  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058d0  00000000  00000000  000da304  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a0 	.word	0x200000a0
 800012c:	00000000 	.word	0x00000000
 8000130:	080081f8 	.word	0x080081f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a4 	.word	0x200000a4
 800014c:	080081f8 	.word	0x080081f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2iz>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d215      	bcs.n	8000932 <__aeabi_d2iz+0x36>
 8000906:	d511      	bpl.n	800092c <__aeabi_d2iz+0x30>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d912      	bls.n	8000938 <__aeabi_d2iz+0x3c>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	bf18      	it	ne
 8000928:	4240      	negne	r0, r0
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000936:	d105      	bne.n	8000944 <__aeabi_d2iz+0x48>
 8000938:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800093c:	bf08      	it	eq
 800093e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <__aeabi_ldivmod>:
 800094c:	b97b      	cbnz	r3, 800096e <__aeabi_ldivmod+0x22>
 800094e:	b972      	cbnz	r2, 800096e <__aeabi_ldivmod+0x22>
 8000950:	2900      	cmp	r1, #0
 8000952:	bfbe      	ittt	lt
 8000954:	2000      	movlt	r0, #0
 8000956:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800095a:	e006      	blt.n	800096a <__aeabi_ldivmod+0x1e>
 800095c:	bf08      	it	eq
 800095e:	2800      	cmpeq	r0, #0
 8000960:	bf1c      	itt	ne
 8000962:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000966:	f04f 30ff 	movne.w	r0, #4294967295
 800096a:	f000 b9a7 	b.w	8000cbc <__aeabi_idiv0>
 800096e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000972:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000976:	2900      	cmp	r1, #0
 8000978:	db09      	blt.n	800098e <__aeabi_ldivmod+0x42>
 800097a:	2b00      	cmp	r3, #0
 800097c:	db1a      	blt.n	80009b4 <__aeabi_ldivmod+0x68>
 800097e:	f000 f835 	bl	80009ec <__udivmoddi4>
 8000982:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000986:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800098a:	b004      	add	sp, #16
 800098c:	4770      	bx	lr
 800098e:	4240      	negs	r0, r0
 8000990:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000994:	2b00      	cmp	r3, #0
 8000996:	db1b      	blt.n	80009d0 <__aeabi_ldivmod+0x84>
 8000998:	f000 f828 	bl	80009ec <__udivmoddi4>
 800099c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009a4:	b004      	add	sp, #16
 80009a6:	4240      	negs	r0, r0
 80009a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ac:	4252      	negs	r2, r2
 80009ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009b2:	4770      	bx	lr
 80009b4:	4252      	negs	r2, r2
 80009b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009ba:	f000 f817 	bl	80009ec <__udivmoddi4>
 80009be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009c6:	b004      	add	sp, #16
 80009c8:	4240      	negs	r0, r0
 80009ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ce:	4770      	bx	lr
 80009d0:	4252      	negs	r2, r2
 80009d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009d6:	f000 f809 	bl	80009ec <__udivmoddi4>
 80009da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e2:	b004      	add	sp, #16
 80009e4:	4252      	negs	r2, r2
 80009e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80009ea:	4770      	bx	lr

080009ec <__udivmoddi4>:
 80009ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f0:	468c      	mov	ip, r1
 80009f2:	4604      	mov	r4, r0
 80009f4:	9e08      	ldr	r6, [sp, #32]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d14b      	bne.n	8000a92 <__udivmoddi4+0xa6>
 80009fa:	428a      	cmp	r2, r1
 80009fc:	4615      	mov	r5, r2
 80009fe:	d967      	bls.n	8000ad0 <__udivmoddi4+0xe4>
 8000a00:	fab2 f282 	clz	r2, r2
 8000a04:	b14a      	cbz	r2, 8000a1a <__udivmoddi4+0x2e>
 8000a06:	f1c2 0720 	rsb	r7, r2, #32
 8000a0a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a0e:	fa20 f707 	lsr.w	r7, r0, r7
 8000a12:	4095      	lsls	r5, r2
 8000a14:	ea47 0c03 	orr.w	ip, r7, r3
 8000a18:	4094      	lsls	r4, r2
 8000a1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a1e:	fbbc f7fe 	udiv	r7, ip, lr
 8000a22:	fa1f f885 	uxth.w	r8, r5
 8000a26:	fb0e c317 	mls	r3, lr, r7, ip
 8000a2a:	fb07 f908 	mul.w	r9, r7, r8
 8000a2e:	0c21      	lsrs	r1, r4, #16
 8000a30:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a34:	4599      	cmp	r9, r3
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x60>
 8000a38:	18eb      	adds	r3, r5, r3
 8000a3a:	f107 31ff 	add.w	r1, r7, #4294967295
 8000a3e:	f080 811c 	bcs.w	8000c7a <__udivmoddi4+0x28e>
 8000a42:	4599      	cmp	r9, r3
 8000a44:	f240 8119 	bls.w	8000c7a <__udivmoddi4+0x28e>
 8000a48:	3f02      	subs	r7, #2
 8000a4a:	442b      	add	r3, r5
 8000a4c:	eba3 0309 	sub.w	r3, r3, r9
 8000a50:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a54:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a58:	fb00 f108 	mul.w	r1, r0, r8
 8000a5c:	b2a4      	uxth	r4, r4
 8000a5e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a62:	42a1      	cmp	r1, r4
 8000a64:	d909      	bls.n	8000a7a <__udivmoddi4+0x8e>
 8000a66:	192c      	adds	r4, r5, r4
 8000a68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a6c:	f080 8107 	bcs.w	8000c7e <__udivmoddi4+0x292>
 8000a70:	42a1      	cmp	r1, r4
 8000a72:	f240 8104 	bls.w	8000c7e <__udivmoddi4+0x292>
 8000a76:	3802      	subs	r0, #2
 8000a78:	442c      	add	r4, r5
 8000a7a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a7e:	2700      	movs	r7, #0
 8000a80:	1a64      	subs	r4, r4, r1
 8000a82:	b11e      	cbz	r6, 8000a8c <__udivmoddi4+0xa0>
 8000a84:	2300      	movs	r3, #0
 8000a86:	40d4      	lsrs	r4, r2
 8000a88:	e9c6 4300 	strd	r4, r3, [r6]
 8000a8c:	4639      	mov	r1, r7
 8000a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d909      	bls.n	8000aaa <__udivmoddi4+0xbe>
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	f000 80ec 	beq.w	8000c74 <__udivmoddi4+0x288>
 8000a9c:	2700      	movs	r7, #0
 8000a9e:	e9c6 0100 	strd	r0, r1, [r6]
 8000aa2:	4638      	mov	r0, r7
 8000aa4:	4639      	mov	r1, r7
 8000aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aaa:	fab3 f783 	clz	r7, r3
 8000aae:	2f00      	cmp	r7, #0
 8000ab0:	d148      	bne.n	8000b44 <__udivmoddi4+0x158>
 8000ab2:	428b      	cmp	r3, r1
 8000ab4:	d302      	bcc.n	8000abc <__udivmoddi4+0xd0>
 8000ab6:	4282      	cmp	r2, r0
 8000ab8:	f200 80fb 	bhi.w	8000cb2 <__udivmoddi4+0x2c6>
 8000abc:	1a84      	subs	r4, r0, r2
 8000abe:	eb61 0303 	sbc.w	r3, r1, r3
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	469c      	mov	ip, r3
 8000ac6:	2e00      	cmp	r6, #0
 8000ac8:	d0e0      	beq.n	8000a8c <__udivmoddi4+0xa0>
 8000aca:	e9c6 4c00 	strd	r4, ip, [r6]
 8000ace:	e7dd      	b.n	8000a8c <__udivmoddi4+0xa0>
 8000ad0:	b902      	cbnz	r2, 8000ad4 <__udivmoddi4+0xe8>
 8000ad2:	deff      	udf	#255	; 0xff
 8000ad4:	fab2 f282 	clz	r2, r2
 8000ad8:	2a00      	cmp	r2, #0
 8000ada:	f040 808f 	bne.w	8000bfc <__udivmoddi4+0x210>
 8000ade:	2701      	movs	r7, #1
 8000ae0:	1b49      	subs	r1, r1, r5
 8000ae2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000ae6:	fa1f f985 	uxth.w	r9, r5
 8000aea:	fbb1 fef8 	udiv	lr, r1, r8
 8000aee:	fb08 111e 	mls	r1, r8, lr, r1
 8000af2:	fb09 f00e 	mul.w	r0, r9, lr
 8000af6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000afa:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000afe:	4298      	cmp	r0, r3
 8000b00:	d907      	bls.n	8000b12 <__udivmoddi4+0x126>
 8000b02:	18eb      	adds	r3, r5, r3
 8000b04:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000b08:	d202      	bcs.n	8000b10 <__udivmoddi4+0x124>
 8000b0a:	4298      	cmp	r0, r3
 8000b0c:	f200 80cd 	bhi.w	8000caa <__udivmoddi4+0x2be>
 8000b10:	468e      	mov	lr, r1
 8000b12:	1a1b      	subs	r3, r3, r0
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	fb09 f900 	mul.w	r9, r9, r0
 8000b20:	b2a4      	uxth	r4, r4
 8000b22:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b26:	45a1      	cmp	r9, r4
 8000b28:	d907      	bls.n	8000b3a <__udivmoddi4+0x14e>
 8000b2a:	192c      	adds	r4, r5, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	d202      	bcs.n	8000b38 <__udivmoddi4+0x14c>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f200 80b6 	bhi.w	8000ca4 <__udivmoddi4+0x2b8>
 8000b38:	4618      	mov	r0, r3
 8000b3a:	eba4 0409 	sub.w	r4, r4, r9
 8000b3e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000b42:	e79e      	b.n	8000a82 <__udivmoddi4+0x96>
 8000b44:	f1c7 0520 	rsb	r5, r7, #32
 8000b48:	40bb      	lsls	r3, r7
 8000b4a:	fa22 fc05 	lsr.w	ip, r2, r5
 8000b4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b52:	fa21 f405 	lsr.w	r4, r1, r5
 8000b56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b5a:	fbb4 f9fe 	udiv	r9, r4, lr
 8000b5e:	fa1f f88c 	uxth.w	r8, ip
 8000b62:	fb0e 4419 	mls	r4, lr, r9, r4
 8000b66:	fa20 f305 	lsr.w	r3, r0, r5
 8000b6a:	40b9      	lsls	r1, r7
 8000b6c:	fb09 fa08 	mul.w	sl, r9, r8
 8000b70:	4319      	orrs	r1, r3
 8000b72:	0c0b      	lsrs	r3, r1, #16
 8000b74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b78:	45a2      	cmp	sl, r4
 8000b7a:	fa02 f207 	lsl.w	r2, r2, r7
 8000b7e:	fa00 f307 	lsl.w	r3, r0, r7
 8000b82:	d90b      	bls.n	8000b9c <__udivmoddi4+0x1b0>
 8000b84:	eb1c 0404 	adds.w	r4, ip, r4
 8000b88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b8c:	f080 8088 	bcs.w	8000ca0 <__udivmoddi4+0x2b4>
 8000b90:	45a2      	cmp	sl, r4
 8000b92:	f240 8085 	bls.w	8000ca0 <__udivmoddi4+0x2b4>
 8000b96:	f1a9 0902 	sub.w	r9, r9, #2
 8000b9a:	4464      	add	r4, ip
 8000b9c:	eba4 040a 	sub.w	r4, r4, sl
 8000ba0:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ba4:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ba8:	fb00 fa08 	mul.w	sl, r0, r8
 8000bac:	b289      	uxth	r1, r1
 8000bae:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000bb2:	45a2      	cmp	sl, r4
 8000bb4:	d908      	bls.n	8000bc8 <__udivmoddi4+0x1dc>
 8000bb6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bbe:	d26b      	bcs.n	8000c98 <__udivmoddi4+0x2ac>
 8000bc0:	45a2      	cmp	sl, r4
 8000bc2:	d969      	bls.n	8000c98 <__udivmoddi4+0x2ac>
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	4464      	add	r4, ip
 8000bc8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bcc:	fba0 8902 	umull	r8, r9, r0, r2
 8000bd0:	eba4 040a 	sub.w	r4, r4, sl
 8000bd4:	454c      	cmp	r4, r9
 8000bd6:	4641      	mov	r1, r8
 8000bd8:	46ce      	mov	lr, r9
 8000bda:	d354      	bcc.n	8000c86 <__udivmoddi4+0x29a>
 8000bdc:	d051      	beq.n	8000c82 <__udivmoddi4+0x296>
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	d069      	beq.n	8000cb6 <__udivmoddi4+0x2ca>
 8000be2:	1a5a      	subs	r2, r3, r1
 8000be4:	eb64 040e 	sbc.w	r4, r4, lr
 8000be8:	fa04 f505 	lsl.w	r5, r4, r5
 8000bec:	fa22 f307 	lsr.w	r3, r2, r7
 8000bf0:	40fc      	lsrs	r4, r7
 8000bf2:	431d      	orrs	r5, r3
 8000bf4:	e9c6 5400 	strd	r5, r4, [r6]
 8000bf8:	2700      	movs	r7, #0
 8000bfa:	e747      	b.n	8000a8c <__udivmoddi4+0xa0>
 8000bfc:	4095      	lsls	r5, r2
 8000bfe:	f1c2 0320 	rsb	r3, r2, #32
 8000c02:	fa21 f003 	lsr.w	r0, r1, r3
 8000c06:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c0a:	fbb0 f7f8 	udiv	r7, r0, r8
 8000c0e:	fa1f f985 	uxth.w	r9, r5
 8000c12:	fb08 0017 	mls	r0, r8, r7, r0
 8000c16:	fa24 f303 	lsr.w	r3, r4, r3
 8000c1a:	4091      	lsls	r1, r2
 8000c1c:	fb07 fc09 	mul.w	ip, r7, r9
 8000c20:	430b      	orrs	r3, r1
 8000c22:	0c19      	lsrs	r1, r3, #16
 8000c24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c28:	458c      	cmp	ip, r1
 8000c2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x254>
 8000c30:	1869      	adds	r1, r5, r1
 8000c32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c36:	d231      	bcs.n	8000c9c <__udivmoddi4+0x2b0>
 8000c38:	458c      	cmp	ip, r1
 8000c3a:	d92f      	bls.n	8000c9c <__udivmoddi4+0x2b0>
 8000c3c:	3f02      	subs	r7, #2
 8000c3e:	4429      	add	r1, r5
 8000c40:	eba1 010c 	sub.w	r1, r1, ip
 8000c44:	fbb1 f0f8 	udiv	r0, r1, r8
 8000c48:	fb08 1c10 	mls	ip, r8, r0, r1
 8000c4c:	fb00 fe09 	mul.w	lr, r0, r9
 8000c50:	b299      	uxth	r1, r3
 8000c52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c56:	458e      	cmp	lr, r1
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x27e>
 8000c5a:	1869      	adds	r1, r5, r1
 8000c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c60:	d218      	bcs.n	8000c94 <__udivmoddi4+0x2a8>
 8000c62:	458e      	cmp	lr, r1
 8000c64:	d916      	bls.n	8000c94 <__udivmoddi4+0x2a8>
 8000c66:	3802      	subs	r0, #2
 8000c68:	4429      	add	r1, r5
 8000c6a:	eba1 010e 	sub.w	r1, r1, lr
 8000c6e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c72:	e73a      	b.n	8000aea <__udivmoddi4+0xfe>
 8000c74:	4637      	mov	r7, r6
 8000c76:	4630      	mov	r0, r6
 8000c78:	e708      	b.n	8000a8c <__udivmoddi4+0xa0>
 8000c7a:	460f      	mov	r7, r1
 8000c7c:	e6e6      	b.n	8000a4c <__udivmoddi4+0x60>
 8000c7e:	4618      	mov	r0, r3
 8000c80:	e6fb      	b.n	8000a7a <__udivmoddi4+0x8e>
 8000c82:	4543      	cmp	r3, r8
 8000c84:	d2ab      	bcs.n	8000bde <__udivmoddi4+0x1f2>
 8000c86:	ebb8 0102 	subs.w	r1, r8, r2
 8000c8a:	eb69 020c 	sbc.w	r2, r9, ip
 8000c8e:	3801      	subs	r0, #1
 8000c90:	4696      	mov	lr, r2
 8000c92:	e7a4      	b.n	8000bde <__udivmoddi4+0x1f2>
 8000c94:	4618      	mov	r0, r3
 8000c96:	e7e8      	b.n	8000c6a <__udivmoddi4+0x27e>
 8000c98:	4608      	mov	r0, r1
 8000c9a:	e795      	b.n	8000bc8 <__udivmoddi4+0x1dc>
 8000c9c:	4607      	mov	r7, r0
 8000c9e:	e7cf      	b.n	8000c40 <__udivmoddi4+0x254>
 8000ca0:	4681      	mov	r9, r0
 8000ca2:	e77b      	b.n	8000b9c <__udivmoddi4+0x1b0>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	442c      	add	r4, r5
 8000ca8:	e747      	b.n	8000b3a <__udivmoddi4+0x14e>
 8000caa:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cae:	442b      	add	r3, r5
 8000cb0:	e72f      	b.n	8000b12 <__udivmoddi4+0x126>
 8000cb2:	4638      	mov	r0, r7
 8000cb4:	e707      	b.n	8000ac6 <__udivmoddi4+0xda>
 8000cb6:	4637      	mov	r7, r6
 8000cb8:	e6e8      	b.n	8000a8c <__udivmoddi4+0xa0>
 8000cba:	bf00      	nop

08000cbc <__aeabi_idiv0>:
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <Init>:
 *      Author: atmat
 */

#include "AccelGyro.h"

void Init(I2C_HandleTypeDef *I2Chnd, TIM_HandleTypeDef *htim) {
 8000cc0:	b590      	push	{r4, r7, lr}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	6039      	str	r1, [r7, #0]
	memcpy(&Timer, htim, sizeof(*htim));
 8000cca:	2240      	movs	r2, #64	; 0x40
 8000ccc:	6839      	ldr	r1, [r7, #0]
 8000cce:	482d      	ldr	r0, [pc, #180]	; (8000d84 <Init+0xc4>)
 8000cd0:	f006 fe76 	bl	80079c0 <memcpy>
	MPU6050_Init(I2Chnd);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f001 fc63 	bl	80025a0 <MPU6050_Init>
	MpuConfig.Accel_Full_Scale = AFS_SEL_2g;
 8000cda:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <Init+0xc8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	709a      	strb	r2, [r3, #2]
	MpuConfig.ClockSource = Internal_8MHz;
 8000ce0:	4b29      	ldr	r3, [pc, #164]	; (8000d88 <Init+0xc8>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	701a      	strb	r2, [r3, #0]
	MpuConfig.CONFIG_DLPF = DLPF_260A_256G_Hz;
 8000ce6:	4b28      	ldr	r3, [pc, #160]	; (8000d88 <Init+0xc8>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	70da      	strb	r2, [r3, #3]
	MpuConfig.Gyro_Full_Scale = FS_SEL_500;
 8000cec:	4b26      	ldr	r3, [pc, #152]	; (8000d88 <Init+0xc8>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	705a      	strb	r2, [r3, #1]
	MpuConfig.Sleep_Mode_Bit = 0;
 8000cf2:	4b25      	ldr	r3, [pc, #148]	; (8000d88 <Init+0xc8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	711a      	strb	r2, [r3, #4]
	MPU6050_Config(&MpuConfig);
 8000cf8:	4823      	ldr	r0, [pc, #140]	; (8000d88 <Init+0xc8>)
 8000cfa:	f001 fca7 	bl	800264c <MPU6050_Config>

	for (int a = 0; a < 6; a++){
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	e034      	b.n	8000d6e <Init+0xae>
		LastAcceleration[a] = Callibration[a] = Velocity[a] = LastVelocity[a] = Distance[a] = 0;
 8000d04:	4a21      	ldr	r2, [pc, #132]	; (8000d8c <Init+0xcc>)
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	441a      	add	r2, r3
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	f04f 0400 	mov.w	r4, #0
 8000d14:	e9c2 3400 	strd	r3, r4, [r2]
 8000d18:	4a1c      	ldr	r2, [pc, #112]	; (8000d8c <Init+0xcc>)
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	4413      	add	r3, r2
 8000d20:	cb18      	ldmia	r3, {r3, r4}
 8000d22:	491b      	ldr	r1, [pc, #108]	; (8000d90 <Init+0xd0>)
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	00d2      	lsls	r2, r2, #3
 8000d28:	440a      	add	r2, r1
 8000d2a:	e9c2 3400 	strd	r3, r4, [r2]
 8000d2e:	4a18      	ldr	r2, [pc, #96]	; (8000d90 <Init+0xd0>)
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	4413      	add	r3, r2
 8000d36:	cb18      	ldmia	r3, {r3, r4}
 8000d38:	4916      	ldr	r1, [pc, #88]	; (8000d94 <Init+0xd4>)
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	00d2      	lsls	r2, r2, #3
 8000d3e:	440a      	add	r2, r1
 8000d40:	e9c2 3400 	strd	r3, r4, [r2]
 8000d44:	4a13      	ldr	r2, [pc, #76]	; (8000d94 <Init+0xd4>)
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	4413      	add	r3, r2
 8000d4c:	cb18      	ldmia	r3, {r3, r4}
 8000d4e:	b219      	sxth	r1, r3
 8000d50:	4a11      	ldr	r2, [pc, #68]	; (8000d98 <Init+0xd8>)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d58:	4a0f      	ldr	r2, [pc, #60]	; (8000d98 <Init+0xd8>)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000d60:	4a0e      	ldr	r2, [pc, #56]	; (8000d9c <Init+0xdc>)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int a = 0; a < 6; a++){
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	2b05      	cmp	r3, #5
 8000d72:	ddc7      	ble.n	8000d04 <Init+0x44>
	}
	HAL_TIM_Base_Start_IT(&Timer);
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <Init+0xc4>)
 8000d76:	f005 fdca 	bl	800690e <HAL_TIM_Base_Start_IT>
}
 8000d7a:	bf00      	nop
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd90      	pop	{r4, r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200000bc 	.word	0x200000bc
 8000d88:	200002ec 	.word	0x200002ec
 8000d8c:	20000218 	.word	0x20000218
 8000d90:	20000260 	.word	0x20000260
 8000d94:	200002a8 	.word	0x200002a8
 8000d98:	200002d8 	.word	0x200002d8
 8000d9c:	20000248 	.word	0x20000248

08000da0 <Update>:

void Update(){
 8000da0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
	// Pobranie danych
	MPU6050_Get_Accel_RawData(&AccelData);	// Najpier trzeba akcelerometr
 8000da8:	4867      	ldr	r0, [pc, #412]	; (8000f48 <Update+0x1a8>)
 8000daa:	f001 fd05 	bl	80027b8 <MPU6050_Get_Accel_RawData>
	MPU6050_Get_Gyro_RawData(&GyroData);		// Potem zyroskop
 8000dae:	4867      	ldr	r0, [pc, #412]	; (8000f4c <Update+0x1ac>)
 8000db0:	f001 fd68 	bl	8002884 <MPU6050_Get_Gyro_RawData>
	MiliSec  = Timer.Instance->CNT;
 8000db4:	4b66      	ldr	r3, [pc, #408]	; (8000f50 <Update+0x1b0>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dba:	461a      	mov	r2, r3
 8000dbc:	4b65      	ldr	r3, [pc, #404]	; (8000f54 <Update+0x1b4>)
 8000dbe:	601a      	str	r2, [r3, #0]
	Timer.Instance->CNT = 0;
 8000dc0:	4b63      	ldr	r3, [pc, #396]	; (8000f50 <Update+0x1b0>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	625a      	str	r2, [r3, #36]	; 0x24
	// Raw data
	RawData[0] = AccelData.x;
 8000dc8:	4b5f      	ldr	r3, [pc, #380]	; (8000f48 <Update+0x1a8>)
 8000dca:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000dce:	4b62      	ldr	r3, [pc, #392]	; (8000f58 <Update+0x1b8>)
 8000dd0:	801a      	strh	r2, [r3, #0]
	RawData[1] = AccelData.y;
 8000dd2:	4b5d      	ldr	r3, [pc, #372]	; (8000f48 <Update+0x1a8>)
 8000dd4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000dd8:	4b5f      	ldr	r3, [pc, #380]	; (8000f58 <Update+0x1b8>)
 8000dda:	805a      	strh	r2, [r3, #2]
	RawData[2] = AccelData.z;
 8000ddc:	4b5a      	ldr	r3, [pc, #360]	; (8000f48 <Update+0x1a8>)
 8000dde:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000de2:	4b5d      	ldr	r3, [pc, #372]	; (8000f58 <Update+0x1b8>)
 8000de4:	809a      	strh	r2, [r3, #4]
	RawData[3] = GyroData.x;
 8000de6:	4b59      	ldr	r3, [pc, #356]	; (8000f4c <Update+0x1ac>)
 8000de8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000dec:	4b5a      	ldr	r3, [pc, #360]	; (8000f58 <Update+0x1b8>)
 8000dee:	80da      	strh	r2, [r3, #6]
	RawData[4] = GyroData.y;
 8000df0:	4b56      	ldr	r3, [pc, #344]	; (8000f4c <Update+0x1ac>)
 8000df2:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000df6:	4b58      	ldr	r3, [pc, #352]	; (8000f58 <Update+0x1b8>)
 8000df8:	811a      	strh	r2, [r3, #8]
	RawData[5] = GyroData.z;
 8000dfa:	4b54      	ldr	r3, [pc, #336]	; (8000f4c <Update+0x1ac>)
 8000dfc:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000e00:	4b55      	ldr	r3, [pc, #340]	; (8000f58 <Update+0x1b8>)
 8000e02:	815a      	strh	r2, [r3, #10]
	for (int a = 0; a < 6; a++){
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	e094      	b.n	8000f34 <Update+0x194>
		// Acceleration
		Acceleration[a] = RawData[a] - Callibration[a];
 8000e0a:	4a53      	ldr	r2, [pc, #332]	; (8000f58 <Update+0x1b8>)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	4951      	ldr	r1, [pc, #324]	; (8000f5c <Update+0x1bc>)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	b219      	sxth	r1, r3
 8000e24:	4a4e      	ldr	r2, [pc, #312]	; (8000f60 <Update+0x1c0>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		// Velocity
		Velocity[a] += (Acceleration[a] + (Acceleration[a] - LastAcceleration[a]) / 2) * MiliSec;
 8000e2c:	4a4d      	ldr	r2, [pc, #308]	; (8000f64 <Update+0x1c4>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	00db      	lsls	r3, r3, #3
 8000e32:	4413      	add	r3, r2
 8000e34:	e9d3 1200 	ldrd	r1, r2, [r3]
 8000e38:	4849      	ldr	r0, [pc, #292]	; (8000f60 <Update+0x1c0>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8000e40:	461c      	mov	r4, r3
 8000e42:	4847      	ldr	r0, [pc, #284]	; (8000f60 <Update+0x1c0>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8000e4a:	461d      	mov	r5, r3
 8000e4c:	4846      	ldr	r0, [pc, #280]	; (8000f68 <Update+0x1c8>)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8000e54:	1aeb      	subs	r3, r5, r3
 8000e56:	0fd8      	lsrs	r0, r3, #31
 8000e58:	4403      	add	r3, r0
 8000e5a:	105b      	asrs	r3, r3, #1
 8000e5c:	4423      	add	r3, r4
 8000e5e:	483d      	ldr	r0, [pc, #244]	; (8000f54 <Update+0x1b4>)
 8000e60:	6800      	ldr	r0, [r0, #0]
 8000e62:	fb00 f303 	mul.w	r3, r0, r3
 8000e66:	461d      	mov	r5, r3
 8000e68:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8000e6c:	186b      	adds	r3, r5, r1
 8000e6e:	eb46 0402 	adc.w	r4, r6, r2
 8000e72:	493c      	ldr	r1, [pc, #240]	; (8000f64 <Update+0x1c4>)
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	00d2      	lsls	r2, r2, #3
 8000e78:	440a      	add	r2, r1
 8000e7a:	e9c2 3400 	strd	r3, r4, [r2]
		// Distance
		Distance[a] += (Velocity[a] + (Velocity[a] - LastVelocity[a]) / 2) * MiliSec;
 8000e7e:	4a3b      	ldr	r2, [pc, #236]	; (8000f6c <Update+0x1cc>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	4413      	add	r3, r2
 8000e86:	e9d3 5600 	ldrd	r5, r6, [r3]
 8000e8a:	4a36      	ldr	r2, [pc, #216]	; (8000f64 <Update+0x1c4>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	4413      	add	r3, r2
 8000e92:	e9d3 1200 	ldrd	r1, r2, [r3]
 8000e96:	4833      	ldr	r0, [pc, #204]	; (8000f64 <Update+0x1c4>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	4403      	add	r3, r0
 8000e9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000ea2:	4833      	ldr	r0, [pc, #204]	; (8000f70 <Update+0x1d0>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	00db      	lsls	r3, r3, #3
 8000ea8:	4403      	add	r3, r0
 8000eaa:	cb18      	ldmia	r3, {r3, r4}
 8000eac:	ebb8 0803 	subs.w	r8, r8, r3
 8000eb0:	eb69 0904 	sbc.w	r9, r9, r4
 8000eb4:	46c3      	mov	fp, r8
 8000eb6:	46cc      	mov	ip, r9
 8000eb8:	ea4f 70dc 	mov.w	r0, ip, lsr #31
 8000ebc:	4680      	mov	r8, r0
 8000ebe:	f04f 0900 	mov.w	r9, #0
 8000ec2:	eb1b 0308 	adds.w	r3, fp, r8
 8000ec6:	eb4c 0409 	adc.w	r4, ip, r9
 8000eca:	1064      	asrs	r4, r4, #1
 8000ecc:	ea4f 0333 	mov.w	r3, r3, rrx
 8000ed0:	eb11 0803 	adds.w	r8, r1, r3
 8000ed4:	eb42 0904 	adc.w	r9, r2, r4
 8000ed8:	4b1e      	ldr	r3, [pc, #120]	; (8000f54 <Update+0x1b4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8000ee0:	fb03 fc09 	mul.w	ip, r3, r9
 8000ee4:	fb08 f004 	mul.w	r0, r8, r4
 8000ee8:	4460      	add	r0, ip
 8000eea:	fba8 8903 	umull	r8, r9, r8, r3
 8000eee:	eb00 0209 	add.w	r2, r0, r9
 8000ef2:	4691      	mov	r9, r2
 8000ef4:	eb18 0305 	adds.w	r3, r8, r5
 8000ef8:	eb49 0406 	adc.w	r4, r9, r6
 8000efc:	491b      	ldr	r1, [pc, #108]	; (8000f6c <Update+0x1cc>)
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	00d2      	lsls	r2, r2, #3
 8000f02:	440a      	add	r2, r1
 8000f04:	e9c2 3400 	strd	r3, r4, [r2]
		// Zapamitanie ostatniej probki
		LastAcceleration[a] = Acceleration[a];
 8000f08:	4a15      	ldr	r2, [pc, #84]	; (8000f60 <Update+0x1c0>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000f10:	4a15      	ldr	r2, [pc, #84]	; (8000f68 <Update+0x1c8>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		LastVelocity[a] = Velocity[a];
 8000f18:	4a12      	ldr	r2, [pc, #72]	; (8000f64 <Update+0x1c4>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	4413      	add	r3, r2
 8000f20:	cb18      	ldmia	r3, {r3, r4}
 8000f22:	4913      	ldr	r1, [pc, #76]	; (8000f70 <Update+0x1d0>)
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	00d2      	lsls	r2, r2, #3
 8000f28:	440a      	add	r2, r1
 8000f2a:	e9c2 3400 	strd	r3, r4, [r2]
	for (int a = 0; a < 6; a++){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	3301      	adds	r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	f77f af67 	ble.w	8000e0a <Update+0x6a>
	}
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
 8000f46:	bf00      	nop
 8000f48:	20000254 	.word	0x20000254
 8000f4c:	200002e4 	.word	0x200002e4
 8000f50:	200000bc 	.word	0x200000bc
 8000f54:	200002f4 	.word	0x200002f4
 8000f58:	2000029c 	.word	0x2000029c
 8000f5c:	200002d8 	.word	0x200002d8
 8000f60:	20000290 	.word	0x20000290
 8000f64:	200002a8 	.word	0x200002a8
 8000f68:	20000248 	.word	0x20000248
 8000f6c:	20000218 	.word	0x20000218
 8000f70:	20000260 	.word	0x20000260

08000f74 <Callibrate>:

void Callibrate(int count){
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b08d      	sub	sp, #52	; 0x34
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	long int TmpCall[6];
    int Count = count;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int a = 0; a < 6; a++){
 8000f80:	2300      	movs	r3, #0
 8000f82:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f84:	e038      	b.n	8000ff8 <Callibrate+0x84>
        TmpCall[a] = LastAcceleration[a] = Velocity[a] = LastVelocity[a] = Distance[a] = 0;
 8000f86:	4a44      	ldr	r2, [pc, #272]	; (8001098 <Callibrate+0x124>)
 8000f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8a:	00db      	lsls	r3, r3, #3
 8000f8c:	441a      	add	r2, r3
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	f04f 0400 	mov.w	r4, #0
 8000f96:	e9c2 3400 	strd	r3, r4, [r2]
 8000f9a:	4a3f      	ldr	r2, [pc, #252]	; (8001098 <Callibrate+0x124>)
 8000f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	cb18      	ldmia	r3, {r3, r4}
 8000fa4:	493d      	ldr	r1, [pc, #244]	; (800109c <Callibrate+0x128>)
 8000fa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fa8:	00d2      	lsls	r2, r2, #3
 8000faa:	440a      	add	r2, r1
 8000fac:	e9c2 3400 	strd	r3, r4, [r2]
 8000fb0:	4a3a      	ldr	r2, [pc, #232]	; (800109c <Callibrate+0x128>)
 8000fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	4413      	add	r3, r2
 8000fb8:	cb18      	ldmia	r3, {r3, r4}
 8000fba:	4939      	ldr	r1, [pc, #228]	; (80010a0 <Callibrate+0x12c>)
 8000fbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000fbe:	00d2      	lsls	r2, r2, #3
 8000fc0:	440a      	add	r2, r1
 8000fc2:	e9c2 3400 	strd	r3, r4, [r2]
 8000fc6:	4a36      	ldr	r2, [pc, #216]	; (80010a0 <Callibrate+0x12c>)
 8000fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4413      	add	r3, r2
 8000fce:	cb18      	ldmia	r3, {r3, r4}
 8000fd0:	b219      	sxth	r1, r3
 8000fd2:	4a34      	ldr	r2, [pc, #208]	; (80010a4 <Callibrate+0x130>)
 8000fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000fda:	4a32      	ldr	r2, [pc, #200]	; (80010a4 <Callibrate+0x130>)
 8000fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fde:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000fec:	440b      	add	r3, r1
 8000fee:	f843 2c24 	str.w	r2, [r3, #-36]
    for (int a = 0; a < 6; a++){
 8000ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ffa:	2b05      	cmp	r3, #5
 8000ffc:	ddc3      	ble.n	8000f86 <Callibrate+0x12>
    }
    while (Count > 0) {
 8000ffe:	e02c      	b.n	800105a <Callibrate+0xe6>
    	// Pobranie danych
    	MPU6050_Get_Accel_RawData(&AccelData);	// Najpier trzeba akcelerometr
 8001000:	4829      	ldr	r0, [pc, #164]	; (80010a8 <Callibrate+0x134>)
 8001002:	f001 fbd9 	bl	80027b8 <MPU6050_Get_Accel_RawData>
    	MPU6050_Get_Gyro_RawData(&GyroData);		// Potem zyroskop
 8001006:	4829      	ldr	r0, [pc, #164]	; (80010ac <Callibrate+0x138>)
 8001008:	f001 fc3c 	bl	8002884 <MPU6050_Get_Gyro_RawData>
    	// Raw data
    	TmpCall[0] += AccelData.x;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4a26      	ldr	r2, [pc, #152]	; (80010a8 <Callibrate+0x134>)
 8001010:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001014:	4413      	add	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]
    	TmpCall[1] += AccelData.y;
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4a23      	ldr	r2, [pc, #140]	; (80010a8 <Callibrate+0x134>)
 800101c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001020:	4413      	add	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
    	TmpCall[2] += AccelData.z;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	4a20      	ldr	r2, [pc, #128]	; (80010a8 <Callibrate+0x134>)
 8001028:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800102c:	4413      	add	r3, r2
 800102e:	617b      	str	r3, [r7, #20]
    	TmpCall[3] += GyroData.x;
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	4a1e      	ldr	r2, [pc, #120]	; (80010ac <Callibrate+0x138>)
 8001034:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001038:	4413      	add	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
    	TmpCall[4] += GyroData.y;
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	4a1b      	ldr	r2, [pc, #108]	; (80010ac <Callibrate+0x138>)
 8001040:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001044:	4413      	add	r3, r2
 8001046:	61fb      	str	r3, [r7, #28]
    	TmpCall[5] += GyroData.z;
 8001048:	6a3b      	ldr	r3, [r7, #32]
 800104a:	4a18      	ldr	r2, [pc, #96]	; (80010ac <Callibrate+0x138>)
 800104c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001050:	4413      	add	r3, r2
 8001052:	623b      	str	r3, [r7, #32]

		Count--;
 8001054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001056:	3b01      	subs	r3, #1
 8001058:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (Count > 0) {
 800105a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800105c:	2b00      	cmp	r3, #0
 800105e:	dccf      	bgt.n	8001000 <Callibrate+0x8c>
    }
    for (int a = 0; a < 6; a++){
 8001060:	2300      	movs	r3, #0
 8001062:	627b      	str	r3, [r7, #36]	; 0x24
 8001064:	e011      	b.n	800108a <Callibrate+0x116>
    	Callibration[a] = TmpCall[a]/count;
 8001066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800106e:	4413      	add	r3, r2
 8001070:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	fb92 f3f3 	sdiv	r3, r2, r3
 800107a:	b219      	sxth	r1, r3
 800107c:	4a0c      	ldr	r2, [pc, #48]	; (80010b0 <Callibrate+0x13c>)
 800107e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001080:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int a = 0; a < 6; a++){
 8001084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001086:	3301      	adds	r3, #1
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
 800108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800108c:	2b05      	cmp	r3, #5
 800108e:	ddea      	ble.n	8001066 <Callibrate+0xf2>
    }
}
 8001090:	bf00      	nop
 8001092:	3734      	adds	r7, #52	; 0x34
 8001094:	46bd      	mov	sp, r7
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	20000218 	.word	0x20000218
 800109c:	20000260 	.word	0x20000260
 80010a0:	200002a8 	.word	0x200002a8
 80010a4:	20000248 	.word	0x20000248
 80010a8:	20000254 	.word	0x20000254
 80010ac:	200002e4 	.word	0x200002e4
 80010b0:	200002d8 	.word	0x200002d8

080010b4 <GetAcceleration>:

void GetAcceleration(char out[], int start){
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
	for (int a = 0; a < 6; a++){
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	e01f      	b.n	8001104 <GetAcceleration+0x50>
		out[a * 2 + start] = Acceleration[a];
 80010c4:	4a13      	ldr	r2, [pc, #76]	; (8001114 <GetAcceleration+0x60>)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	005a      	lsls	r2, r3, #1
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	b2ca      	uxtb	r2, r1
 80010dc:	701a      	strb	r2, [r3, #0]
		out[a * 2 + 1 + start] = Acceleration[a] >> 8;
 80010de:	4a0d      	ldr	r2, [pc, #52]	; (8001114 <GetAcceleration+0x60>)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80010e6:	121b      	asrs	r3, r3, #8
 80010e8:	b219      	sxth	r1, r3
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	1c5a      	adds	r2, r3, #1
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	461a      	mov	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	b2ca      	uxtb	r2, r1
 80010fc:	701a      	strb	r2, [r3, #0]
	for (int a = 0; a < 6; a++){
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	3301      	adds	r3, #1
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b05      	cmp	r3, #5
 8001108:	dddc      	ble.n	80010c4 <GetAcceleration+0x10>
	}
}
 800110a:	bf00      	nop
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	20000290 	.word	0x20000290

08001118 <GetVelocity>:

void GetVelocity(char out[], int start){
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	short vel;
	for (int a = 0; a < 6; a++){
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	e028      	b.n	800117a <GetVelocity+0x62>
		vel = (Velocity[a])/1000000;
 8001128:	4a17      	ldr	r2, [pc, #92]	; (8001188 <GetVelocity+0x70>)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	4413      	add	r3, r2
 8001130:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001134:	4a15      	ldr	r2, [pc, #84]	; (800118c <GetVelocity+0x74>)
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	f7ff fc07 	bl	800094c <__aeabi_ldivmod>
 800113e:	4603      	mov	r3, r0
 8001140:	460c      	mov	r4, r1
 8001142:	817b      	strh	r3, [r7, #10]
		out[a * 2 + start] = vel;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	005a      	lsls	r2, r3, #1
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	4413      	add	r3, r2
 800114c:	461a      	mov	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	897a      	ldrh	r2, [r7, #10]
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	701a      	strb	r2, [r3, #0]
		out[a * 2 + 1 + start] = vel >> 8;
 8001158:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800115c:	121b      	asrs	r3, r3, #8
 800115e:	b219      	sxth	r1, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	4413      	add	r3, r2
 800116a:	461a      	mov	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4413      	add	r3, r2
 8001170:	b2ca      	uxtb	r2, r1
 8001172:	701a      	strb	r2, [r3, #0]
	for (int a = 0; a < 6; a++){
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	3301      	adds	r3, #1
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2b05      	cmp	r3, #5
 800117e:	ddd3      	ble.n	8001128 <GetVelocity+0x10>
	}
}
 8001180:	bf00      	nop
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	bd90      	pop	{r4, r7, pc}
 8001188:	200002a8 	.word	0x200002a8
 800118c:	000f4240 	.word	0x000f4240

08001190 <GetDistance>:

void GetDistance(char out[], int start){
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	short vel;
	for (int a = 0; a < 6; a++){
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	e028      	b.n	80011f2 <GetDistance+0x62>
		vel = (Distance[a])/1000000000000;
 80011a0:	4a19      	ldr	r2, [pc, #100]	; (8001208 <GetDistance+0x78>)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	4413      	add	r3, r2
 80011a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011ac:	a314      	add	r3, pc, #80	; (adr r3, 8001200 <GetDistance+0x70>)
 80011ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b2:	f7ff fbcb 	bl	800094c <__aeabi_ldivmod>
 80011b6:	4603      	mov	r3, r0
 80011b8:	460c      	mov	r4, r1
 80011ba:	817b      	strh	r3, [r7, #10]
		out[a * 2 + start] = vel;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	005a      	lsls	r2, r3, #1
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
 80011ca:	897a      	ldrh	r2, [r7, #10]
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	701a      	strb	r2, [r3, #0]
		out[a * 2 + 1 + start] = vel >> 8;
 80011d0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011d4:	121b      	asrs	r3, r3, #8
 80011d6:	b219      	sxth	r1, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	461a      	mov	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4413      	add	r3, r2
 80011e8:	b2ca      	uxtb	r2, r1
 80011ea:	701a      	strb	r2, [r3, #0]
	for (int a = 0; a < 6; a++){
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	3301      	adds	r3, #1
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	2b05      	cmp	r3, #5
 80011f6:	ddd3      	ble.n	80011a0 <GetDistance+0x10>
	}
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	d4a51000 	.word	0xd4a51000
 8001204:	000000e8 	.word	0x000000e8
 8001208:	20000218 	.word	0x20000218

0800120c <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8001218:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <NRF24_DelayMicroSeconds+0x38>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0a      	ldr	r2, [pc, #40]	; (8001248 <NRF24_DelayMicroSeconds+0x3c>)
 800121e:	fba2 2303 	umull	r2, r3, r2, r3
 8001222:	0c9a      	lsrs	r2, r3, #18
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	fb02 f303 	mul.w	r3, r2, r3
 800122a:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 800122c:	bf00      	nop
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	1e5a      	subs	r2, r3, #1
 8001232:	60fa      	str	r2, [r7, #12]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1fa      	bne.n	800122e <NRF24_DelayMicroSeconds+0x22>
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	2000002c 	.word	0x2000002c
 8001248:	165e9f81 	.word	0x165e9f81

0800124c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d008      	beq.n	800126c <NRF24_csn+0x20>
 800125a:	4b0a      	ldr	r3, [pc, #40]	; (8001284 <NRF24_csn+0x38>)
 800125c:	6818      	ldr	r0, [r3, #0]
 800125e:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <NRF24_csn+0x3c>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	2201      	movs	r2, #1
 8001264:	4619      	mov	r1, r3
 8001266:	f003 f9af 	bl	80045c8 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 800126a:	e007      	b.n	800127c <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 800126c:	4b05      	ldr	r3, [pc, #20]	; (8001284 <NRF24_csn+0x38>)
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <NRF24_csn+0x3c>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	f003 f9a6 	bl	80045c8 <HAL_GPIO_WritePin>
}
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000104 	.word	0x20000104
 8001288:	20000108 	.word	0x20000108

0800128c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d008      	beq.n	80012ac <NRF24_ce+0x20>
 800129a:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <NRF24_ce+0x38>)
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <NRF24_ce+0x3c>)
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f003 f98f 	bl	80045c8 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80012aa:	e007      	b.n	80012bc <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <NRF24_ce+0x38>)
 80012ae:	6818      	ldr	r0, [r3, #0]
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <NRF24_ce+0x3c>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	2200      	movs	r2, #0
 80012b6:	4619      	mov	r1, r3
 80012b8:	f003 f986 	bl	80045c8 <HAL_GPIO_WritePin>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000104 	.word	0x20000104
 80012c8:	2000010a 	.word	0x2000010a

080012cc <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ffb8 	bl	800124c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	f003 031f 	and.w	r3, r3, #31
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80012e6:	f107 010c 	add.w	r1, r7, #12
 80012ea:	2364      	movs	r3, #100	; 0x64
 80012ec:	2201      	movs	r2, #1
 80012ee:	480a      	ldr	r0, [pc, #40]	; (8001318 <NRF24_read_register+0x4c>)
 80012f0:	f004 fe29 	bl	8005f46 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	1c59      	adds	r1, r3, #1
 80012fa:	2364      	movs	r3, #100	; 0x64
 80012fc:	2201      	movs	r2, #1
 80012fe:	4806      	ldr	r0, [pc, #24]	; (8001318 <NRF24_read_register+0x4c>)
 8001300:	f004 ff55 	bl	80061ae <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001304:	7b7b      	ldrb	r3, [r7, #13]
 8001306:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8001308:	2001      	movs	r0, #1
 800130a:	f7ff ff9f 	bl	800124c <NRF24_csn>
	return retData;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000010c 	.word	0x2000010c

0800131c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	6039      	str	r1, [r7, #0]
 8001326:	71fb      	strb	r3, [r7, #7]
 8001328:	4613      	mov	r3, r2
 800132a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800132c:	2000      	movs	r0, #0
 800132e:	f7ff ff8d 	bl	800124c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f003 031f 	and.w	r3, r3, #31
 8001338:	b2db      	uxtb	r3, r3
 800133a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800133c:	f107 010c 	add.w	r1, r7, #12
 8001340:	2364      	movs	r3, #100	; 0x64
 8001342:	2201      	movs	r2, #1
 8001344:	4808      	ldr	r0, [pc, #32]	; (8001368 <NRF24_read_registerN+0x4c>)
 8001346:	f004 fdfe 	bl	8005f46 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800134a:	79bb      	ldrb	r3, [r7, #6]
 800134c:	b29a      	uxth	r2, r3
 800134e:	2364      	movs	r3, #100	; 0x64
 8001350:	6839      	ldr	r1, [r7, #0]
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <NRF24_read_registerN+0x4c>)
 8001354:	f004 ff2b 	bl	80061ae <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8001358:	2001      	movs	r0, #1
 800135a:	f7ff ff77 	bl	800124c <NRF24_csn>
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000010c 	.word	0x2000010c

0800136c <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	460a      	mov	r2, r1
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	4613      	mov	r3, r2
 800137a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800137c:	2000      	movs	r0, #0
 800137e:	f7ff ff65 	bl	800124c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f043 0320 	orr.w	r3, r3, #32
 8001388:	b2db      	uxtb	r3, r3
 800138a:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 800138c:	79bb      	ldrb	r3, [r7, #6]
 800138e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8001390:	f107 010c 	add.w	r1, r7, #12
 8001394:	2364      	movs	r3, #100	; 0x64
 8001396:	2202      	movs	r2, #2
 8001398:	4804      	ldr	r0, [pc, #16]	; (80013ac <NRF24_write_register+0x40>)
 800139a:	f004 fdd4 	bl	8005f46 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800139e:	2001      	movs	r0, #1
 80013a0:	f7ff ff54 	bl	800124c <NRF24_csn>
}
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000010c 	.word	0x2000010c

080013b0 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	6039      	str	r1, [r7, #0]
 80013ba:	71fb      	strb	r3, [r7, #7]
 80013bc:	4613      	mov	r3, r2
 80013be:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80013c0:	2000      	movs	r0, #0
 80013c2:	f7ff ff43 	bl	800124c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	f043 0320 	orr.w	r3, r3, #32
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80013d0:	f107 010c 	add.w	r1, r7, #12
 80013d4:	2364      	movs	r3, #100	; 0x64
 80013d6:	2201      	movs	r2, #1
 80013d8:	4808      	ldr	r0, [pc, #32]	; (80013fc <NRF24_write_registerN+0x4c>)
 80013da:	f004 fdb4 	bl	8005f46 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80013de:	79bb      	ldrb	r3, [r7, #6]
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	2364      	movs	r3, #100	; 0x64
 80013e4:	6839      	ldr	r1, [r7, #0]
 80013e6:	4805      	ldr	r0, [pc, #20]	; (80013fc <NRF24_write_registerN+0x4c>)
 80013e8:	f004 fdad 	bl	8005f46 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80013ec:	2001      	movs	r0, #1
 80013ee:	f7ff ff2d 	bl	800124c <NRF24_csn>
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	2000010c 	.word	0x2000010c

08001400 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff ff1d 	bl	800124c <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8001412:	23a0      	movs	r3, #160	; 0xa0
 8001414:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8001416:	f107 010f 	add.w	r1, r7, #15
 800141a:	2364      	movs	r3, #100	; 0x64
 800141c:	2201      	movs	r2, #1
 800141e:	4808      	ldr	r0, [pc, #32]	; (8001440 <NRF24_write_payload+0x40>)
 8001420:	f004 fd91 	bl	8005f46 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	b29a      	uxth	r2, r3
 8001428:	2364      	movs	r3, #100	; 0x64
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <NRF24_write_payload+0x40>)
 800142e:	f004 fd8a 	bl	8005f46 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8001432:	2001      	movs	r0, #1
 8001434:	f7ff ff0a 	bl	800124c <NRF24_csn>
}
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	2000010c 	.word	0x2000010c

08001444 <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 8001450:	f000 fa10 	bl	8001874 <NRF24_getPayloadSize>
 8001454:	4603      	mov	r3, r0
 8001456:	461a      	mov	r2, r3
 8001458:	78fb      	ldrb	r3, [r7, #3]
 800145a:	4293      	cmp	r3, r2
 800145c:	d303      	bcc.n	8001466 <NRF24_read_payload+0x22>
 800145e:	f000 fa09 	bl	8001874 <NRF24_getPayloadSize>
 8001462:	4603      	mov	r3, r0
 8001464:	e000      	b.n	8001468 <NRF24_read_payload+0x24>
 8001466:	78fb      	ldrb	r3, [r7, #3]
 8001468:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 800146a:	2000      	movs	r0, #0
 800146c:	f7ff feee 	bl	800124c <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8001470:	2361      	movs	r3, #97	; 0x61
 8001472:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8001474:	f107 010e 	add.w	r1, r7, #14
 8001478:	2364      	movs	r3, #100	; 0x64
 800147a:	2201      	movs	r2, #1
 800147c:	4808      	ldr	r0, [pc, #32]	; (80014a0 <NRF24_read_payload+0x5c>)
 800147e:	f004 fd62 	bl	8005f46 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	b29a      	uxth	r2, r3
 8001486:	2364      	movs	r3, #100	; 0x64
 8001488:	6879      	ldr	r1, [r7, #4]
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <NRF24_read_payload+0x5c>)
 800148c:	f004 fe8f 	bl	80061ae <HAL_SPI_Receive>
	NRF24_csn(1);
 8001490:	2001      	movs	r0, #1
 8001492:	f7ff fedb 	bl	800124c <NRF24_csn>
}
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2000010c 	.word	0x2000010c

080014a4 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80014a8:	21ff      	movs	r1, #255	; 0xff
 80014aa:	20e1      	movs	r0, #225	; 0xe1
 80014ac:	f7ff ff5e 	bl	800136c <NRF24_write_register>
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80014b8:	21ff      	movs	r1, #255	; 0xff
 80014ba:	20e2      	movs	r0, #226	; 0xe2
 80014bc:	f7ff ff56 	bl	800136c <NRF24_write_register>
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80014ca:	2007      	movs	r0, #7
 80014cc:	f7ff fefe 	bl	80012cc <NRF24_read_register>
 80014d0:	4603      	mov	r3, r0
 80014d2:	71fb      	strb	r3, [r7, #7]
	return statReg;
 80014d4:	79fb      	ldrb	r3, [r7, #7]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 80014e0:	b082      	sub	sp, #8
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	61fb      	str	r3, [r7, #28]
 80014ec:	460b      	mov	r3, r1
 80014ee:	807b      	strh	r3, [r7, #2]
 80014f0:	4613      	mov	r3, r2
 80014f2:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80014f4:	4b66      	ldr	r3, [pc, #408]	; (8001690 <NRF24_begin+0x1b0>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	2258      	movs	r2, #88	; 0x58
 80014fe:	4619      	mov	r1, r3
 8001500:	f006 fa5e 	bl	80079c0 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8001504:	4a63      	ldr	r2, [pc, #396]	; (8001694 <NRF24_begin+0x1b4>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 800150a:	4a63      	ldr	r2, [pc, #396]	; (8001698 <NRF24_begin+0x1b8>)
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8001510:	4a62      	ldr	r2, [pc, #392]	; (800169c <NRF24_begin+0x1bc>)
 8001512:	883b      	ldrh	r3, [r7, #0]
 8001514:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fe98 	bl	800124c <NRF24_csn>
	NRF24_ce(0);
 800151c:	2000      	movs	r0, #0
 800151e:	f7ff feb5 	bl	800128c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8001522:	2005      	movs	r0, #5
 8001524:	f002 fbbc 	bl	8003ca0 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8001528:	2108      	movs	r1, #8
 800152a:	2000      	movs	r0, #0
 800152c:	f7ff ff1e 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8001530:	213f      	movs	r1, #63	; 0x3f
 8001532:	2001      	movs	r0, #1
 8001534:	f7ff ff1a 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8001538:	2103      	movs	r1, #3
 800153a:	2002      	movs	r0, #2
 800153c:	f7ff ff16 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8001540:	2103      	movs	r1, #3
 8001542:	2003      	movs	r0, #3
 8001544:	f7ff ff12 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8001548:	2103      	movs	r1, #3
 800154a:	2004      	movs	r0, #4
 800154c:	f7ff ff0e 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8001550:	2102      	movs	r1, #2
 8001552:	2005      	movs	r0, #5
 8001554:	f7ff ff0a 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8001558:	210f      	movs	r1, #15
 800155a:	2006      	movs	r0, #6
 800155c:	f7ff ff06 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8001560:	210e      	movs	r1, #14
 8001562:	2007      	movs	r0, #7
 8001564:	f7ff ff02 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8001568:	2100      	movs	r1, #0
 800156a:	2008      	movs	r0, #8
 800156c:	f7ff fefe 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8001570:	2100      	movs	r1, #0
 8001572:	2009      	movs	r0, #9
 8001574:	f7ff fefa 	bl	800136c <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8001578:	23e7      	movs	r3, #231	; 0xe7
 800157a:	733b      	strb	r3, [r7, #12]
 800157c:	23e7      	movs	r3, #231	; 0xe7
 800157e:	72fb      	strb	r3, [r7, #11]
 8001580:	23e7      	movs	r3, #231	; 0xe7
 8001582:	72bb      	strb	r3, [r7, #10]
 8001584:	23e7      	movs	r3, #231	; 0xe7
 8001586:	727b      	strb	r3, [r7, #9]
 8001588:	23e7      	movs	r3, #231	; 0xe7
 800158a:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 800158c:	f107 0308 	add.w	r3, r7, #8
 8001590:	2205      	movs	r2, #5
 8001592:	4619      	mov	r1, r3
 8001594:	200a      	movs	r0, #10
 8001596:	f7ff ff0b 	bl	80013b0 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 800159a:	23c2      	movs	r3, #194	; 0xc2
 800159c:	733b      	strb	r3, [r7, #12]
 800159e:	23c2      	movs	r3, #194	; 0xc2
 80015a0:	72fb      	strb	r3, [r7, #11]
 80015a2:	23c2      	movs	r3, #194	; 0xc2
 80015a4:	72bb      	strb	r3, [r7, #10]
 80015a6:	23c2      	movs	r3, #194	; 0xc2
 80015a8:	727b      	strb	r3, [r7, #9]
 80015aa:	23c2      	movs	r3, #194	; 0xc2
 80015ac:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	2205      	movs	r2, #5
 80015b4:	4619      	mov	r1, r3
 80015b6:	200b      	movs	r0, #11
 80015b8:	f7ff fefa 	bl	80013b0 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80015bc:	21c3      	movs	r1, #195	; 0xc3
 80015be:	200c      	movs	r0, #12
 80015c0:	f7ff fed4 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80015c4:	21c4      	movs	r1, #196	; 0xc4
 80015c6:	200d      	movs	r0, #13
 80015c8:	f7ff fed0 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80015cc:	21c5      	movs	r1, #197	; 0xc5
 80015ce:	200e      	movs	r0, #14
 80015d0:	f7ff fecc 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80015d4:	21c6      	movs	r1, #198	; 0xc6
 80015d6:	200f      	movs	r0, #15
 80015d8:	f7ff fec8 	bl	800136c <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 80015dc:	23e7      	movs	r3, #231	; 0xe7
 80015de:	733b      	strb	r3, [r7, #12]
 80015e0:	23e7      	movs	r3, #231	; 0xe7
 80015e2:	72fb      	strb	r3, [r7, #11]
 80015e4:	23e7      	movs	r3, #231	; 0xe7
 80015e6:	72bb      	strb	r3, [r7, #10]
 80015e8:	23e7      	movs	r3, #231	; 0xe7
 80015ea:	727b      	strb	r3, [r7, #9]
 80015ec:	23e7      	movs	r3, #231	; 0xe7
 80015ee:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 80015f0:	f107 0308 	add.w	r3, r7, #8
 80015f4:	2205      	movs	r2, #5
 80015f6:	4619      	mov	r1, r3
 80015f8:	2010      	movs	r0, #16
 80015fa:	f7ff fed9 	bl	80013b0 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 80015fe:	2100      	movs	r1, #0
 8001600:	2011      	movs	r0, #17
 8001602:	f7ff feb3 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001606:	2100      	movs	r1, #0
 8001608:	2012      	movs	r0, #18
 800160a:	f7ff feaf 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800160e:	2100      	movs	r1, #0
 8001610:	2013      	movs	r0, #19
 8001612:	f7ff feab 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001616:	2100      	movs	r1, #0
 8001618:	2014      	movs	r0, #20
 800161a:	f7ff fea7 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800161e:	2100      	movs	r1, #0
 8001620:	2015      	movs	r0, #21
 8001622:	f7ff fea3 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8001626:	2100      	movs	r1, #0
 8001628:	2016      	movs	r0, #22
 800162a:	f7ff fe9f 	bl	800136c <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 800162e:	f000 fb0b 	bl	8001c48 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8001632:	2100      	movs	r1, #0
 8001634:	201c      	movs	r0, #28
 8001636:	f7ff fe99 	bl	800136c <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800163a:	2100      	movs	r1, #0
 800163c:	201d      	movs	r0, #29
 800163e:	f7ff fe95 	bl	800136c <NRF24_write_register>
	printRadioSettings();
 8001642:	f000 fb1b 	bl	8001c7c <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8001646:	210f      	movs	r1, #15
 8001648:	200f      	movs	r0, #15
 800164a:	f000 f8cd 	bl	80017e8 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800164e:	2003      	movs	r0, #3
 8001650:	f000 f9af 	bl	80019b2 <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8001654:	2001      	movs	r0, #1
 8001656:	f000 f9e5 	bl	8001a24 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 800165a:	2002      	movs	r0, #2
 800165c:	f000 fa28 	bl	8001ab0 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8001660:	f000 f97a 	bl	8001958 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8001664:	2020      	movs	r0, #32
 8001666:	f000 f8ef 	bl	8001848 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 800166a:	f000 fae4 	bl	8001c36 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800166e:	204c      	movs	r0, #76	; 0x4c
 8001670:	f000 f8d5 	bl	800181e <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8001674:	f7ff ff16 	bl	80014a4 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001678:	f7ff ff1c 	bl	80014b4 <NRF24_flush_rx>
	
	NRF24_powerDown();
 800167c:	f000 fa40 	bl	8001b00 <NRF24_powerDown>
	
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800168a:	b002      	add	sp, #8
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	2000010c 	.word	0x2000010c
 8001694:	20000104 	.word	0x20000104
 8001698:	20000108 	.word	0x20000108
 800169c:	2000010a 	.word	0x2000010a

080016a0 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff fdf1 	bl	800128c <NRF24_ce>
	NRF24_flush_tx();
 80016aa:	f7ff fefb 	bl	80014a4 <NRF24_flush_tx>
	NRF24_flush_rx();
 80016ae:	f7ff ff01 	bl	80014b4 <NRF24_flush_rx>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 80016c4:	f000 fab7 	bl	8001c36 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 80016c8:	78fb      	ldrb	r3, [r7, #3]
 80016ca:	4619      	mov	r1, r3
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 fa56 	bl	8001b7e <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 80016d2:	f002 fadb 	bl	8003c8c <HAL_GetTick>
 80016d6:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 80016d8:	230a      	movs	r3, #10
 80016da:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 80016dc:	f107 030d 	add.w	r3, r7, #13
 80016e0:	2201      	movs	r2, #1
 80016e2:	4619      	mov	r1, r3
 80016e4:	2008      	movs	r0, #8
 80016e6:	f7ff fe19 	bl	800131c <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 80016ea:	f7ff feeb 	bl	80014c4 <NRF24_get_status>
 80016ee:	4603      	mov	r3, r0
 80016f0:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d107      	bne.n	800170c <NRF24_write+0x54>
 80016fc:	f002 fac6 	bl	8003c8c <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	429a      	cmp	r2, r3
 800170a:	d8e7      	bhi.n	80016dc <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 800170c:	f107 010b 	add.w	r1, r7, #11
 8001710:	f107 030c 	add.w	r3, r7, #12
 8001714:	4a0c      	ldr	r2, [pc, #48]	; (8001748 <NRF24_write+0x90>)
 8001716:	4618      	mov	r0, r3
 8001718:	f000 fa5a 	bl	8001bd0 <NRF24_whatHappened>
	retStatus = tx_ok;
 800171c:	7b3b      	ldrb	r3, [r7, #12]
 800171e:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <NRF24_write+0x90>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8001728:	f000 f8ae 	bl	8001888 <NRF24_getDynamicPayloadSize>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <NRF24_write+0x94>)
 8001732:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8001734:	f000 f80c 	bl	8001750 <NRF24_available>
	NRF24_flush_tx();
 8001738:	f7ff feb4 	bl	80014a4 <NRF24_flush_tx>
	return retStatus;
 800173c:	7bbb      	ldrb	r3, [r7, #14]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200000fc 	.word	0x200000fc
 800174c:	200000fd 	.word	0x200000fd

08001750 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8001754:	2000      	movs	r0, #0
 8001756:	f000 f9e2 	bl	8001b1e <NRF24_availablePipe>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	bd80      	pop	{r7, pc}

08001760 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	460b      	mov	r3, r1
 800176a:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 800176c:	78fb      	ldrb	r3, [r7, #3]
 800176e:	4619      	mov	r1, r3
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fe67 	bl	8001444 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001776:	2017      	movs	r0, #23
 8001778:	f7ff fda8 	bl	80012cc <NRF24_read_register>
 800177c:	4603      	mov	r3, r0
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8001784:	f7ff fe96 	bl	80014b4 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001788:	f000 f87e 	bl	8001888 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	2b00      	cmp	r3, #0
 8001790:	bf14      	ite	ne
 8001792:	2301      	movne	r3, #1
 8001794:	2300      	moveq	r3, #0
 8001796:	b2db      	uxtb	r3, r3
}
 8001798:	4618      	mov	r0, r3
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 80017aa:	463b      	mov	r3, r7
 80017ac:	2205      	movs	r2, #5
 80017ae:	4619      	mov	r1, r3
 80017b0:	200a      	movs	r0, #10
 80017b2:	f7ff fdfd 	bl	80013b0 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 80017b6:	463b      	mov	r3, r7
 80017b8:	2205      	movs	r2, #5
 80017ba:	4619      	mov	r1, r3
 80017bc:	2010      	movs	r0, #16
 80017be:	f7ff fdf7 	bl	80013b0 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 80017c2:	2320      	movs	r3, #32
 80017c4:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 80017c6:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <NRF24_openWritingPipe+0x44>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	7bfa      	ldrb	r2, [r7, #15]
 80017cc:	4293      	cmp	r3, r2
 80017ce:	bf28      	it	cs
 80017d0:	4613      	movcs	r3, r2
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4619      	mov	r1, r3
 80017d6:	2011      	movs	r0, #17
 80017d8:	f7ff fdc8 	bl	800136c <NRF24_write_register>
}
 80017dc:	bf00      	nop
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	200000fe 	.word	0x200000fe

080017e8 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	460a      	mov	r2, r1
 80017f2:	71fb      	strb	r3, [r7, #7]
 80017f4:	4613      	mov	r3, r2
 80017f6:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	011b      	lsls	r3, r3, #4
 80017fc:	b25a      	sxtb	r2, r3
 80017fe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	b25b      	sxtb	r3, r3
 8001808:	4313      	orrs	r3, r2
 800180a:	b25b      	sxtb	r3, r3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	4619      	mov	r1, r3
 8001810:	2004      	movs	r0, #4
 8001812:	f7ff fdab 	bl	800136c <NRF24_write_register>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b084      	sub	sp, #16
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8001828:	237f      	movs	r3, #127	; 0x7f
 800182a:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 800182c:	7bfa      	ldrb	r2, [r7, #15]
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	4293      	cmp	r3, r2
 8001832:	bf28      	it	cs
 8001834:	4613      	movcs	r3, r2
 8001836:	b2db      	uxtb	r3, r3
 8001838:	4619      	mov	r1, r3
 800183a:	2005      	movs	r0, #5
 800183c:	f7ff fd96 	bl	800136c <NRF24_write_register>
}
 8001840:	bf00      	nop
 8001842:	3710      	adds	r7, #16
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8001852:	2320      	movs	r3, #32
 8001854:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4293      	cmp	r3, r2
 800185c:	bf28      	it	cs
 800185e:	4613      	movcs	r3, r2
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b03      	ldr	r3, [pc, #12]	; (8001870 <NRF24_setPayloadSize+0x28>)
 8001864:	701a      	strb	r2, [r3, #0]
}
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	200000fe 	.word	0x200000fe

08001874 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
	return payload_size;
 8001878:	4b02      	ldr	r3, [pc, #8]	; (8001884 <NRF24_getPayloadSize+0x10>)
 800187a:	781b      	ldrb	r3, [r3, #0]
}
 800187c:	4618      	mov	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	200000fe 	.word	0x200000fe

08001888 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 800188c:	2060      	movs	r0, #96	; 0x60
 800188e:	f7ff fd1d 	bl	80012cc <NRF24_read_register>
 8001892:	4603      	mov	r3, r0
}
 8001894:	4618      	mov	r0, r3
 8001896:	bd80      	pop	{r7, pc}

08001898 <NRF24_enableAckPayload>:
//25. Enable payload on Ackknowledge packet
void NRF24_enableAckPayload(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	//Need to enable dynamic payload and Ack payload together
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 800189c:	201d      	movs	r0, #29
 800189e:	f7ff fd15 	bl	80012cc <NRF24_read_register>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f043 0306 	orr.w	r3, r3, #6
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4619      	mov	r1, r3
 80018ac:	201d      	movs	r0, #29
 80018ae:	f7ff fd5d 	bl	800136c <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 80018b2:	201d      	movs	r0, #29
 80018b4:	f7ff fd0a 	bl	80012cc <NRF24_read_register>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10c      	bne.n	80018d8 <NRF24_enableAckPayload+0x40>
	{
		NRF24_ACTIVATE_cmd();
 80018be:	f000 f9c3 	bl	8001c48 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 80018c2:	201d      	movs	r0, #29
 80018c4:	f7ff fd02 	bl	80012cc <NRF24_read_register>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f043 0306 	orr.w	r3, r3, #6
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	4619      	mov	r1, r3
 80018d2:	201d      	movs	r0, #29
 80018d4:	f7ff fd4a 	bl	800136c <NRF24_write_register>
	}
	// Enable dynamic payload on pipes 0 & 1
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 80018d8:	201c      	movs	r0, #28
 80018da:	f7ff fcf7 	bl	80012cc <NRF24_read_register>
 80018de:	4603      	mov	r3, r0
 80018e0:	f043 0303 	orr.w	r3, r3, #3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	4619      	mov	r1, r3
 80018e8:	201c      	movs	r0, #28
 80018ea:	f7ff fd3f 	bl	800136c <NRF24_write_register>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <NRF24_enableDynamicPayloads>:
//26. Enable dynamic payloads
void NRF24_enableDynamicPayloads(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	//Enable dynamic payload through FEATURE register
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 80018f8:	201d      	movs	r0, #29
 80018fa:	f7ff fce7 	bl	80012cc <NRF24_read_register>
 80018fe:	4603      	mov	r3, r0
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	b2db      	uxtb	r3, r3
 8001906:	4619      	mov	r1, r3
 8001908:	201d      	movs	r0, #29
 800190a:	f7ff fd2f 	bl	800136c <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 800190e:	201d      	movs	r0, #29
 8001910:	f7ff fcdc 	bl	80012cc <NRF24_read_register>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10c      	bne.n	8001934 <NRF24_enableDynamicPayloads+0x40>
	{
		NRF24_ACTIVATE_cmd();
 800191a:	f000 f995 	bl	8001c48 <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) |  _BV(BIT_EN_DPL) );
 800191e:	201d      	movs	r0, #29
 8001920:	f7ff fcd4 	bl	80012cc <NRF24_read_register>
 8001924:	4603      	mov	r3, r0
 8001926:	f043 0304 	orr.w	r3, r3, #4
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4619      	mov	r1, r3
 800192e:	201d      	movs	r0, #29
 8001930:	f7ff fd1c 	bl	800136c <NRF24_write_register>
	}
	//Enable Dynamic payload on all pipes
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8001934:	201c      	movs	r0, #28
 8001936:	f7ff fcc9 	bl	80012cc <NRF24_read_register>
 800193a:	4603      	mov	r3, r0
 800193c:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001940:	b2db      	uxtb	r3, r3
 8001942:	4619      	mov	r1, r3
 8001944:	201c      	movs	r0, #28
 8001946:	f7ff fd11 	bl	800136c <NRF24_write_register>
  dynamic_payloads_enabled = true;
 800194a:	4b02      	ldr	r3, [pc, #8]	; (8001954 <NRF24_enableDynamicPayloads+0x60>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
	
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200000ff 	.word	0x200000ff

08001958 <NRF24_disableDynamicPayloads>:
void NRF24_disableDynamicPayloads(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 800195c:	201d      	movs	r0, #29
 800195e:	f7ff fcb5 	bl	80012cc <NRF24_read_register>
 8001962:	4603      	mov	r3, r0
 8001964:	f023 0304 	bic.w	r3, r3, #4
 8001968:	b2db      	uxtb	r3, r3
 800196a:	4619      	mov	r1, r3
 800196c:	201d      	movs	r0, #29
 800196e:	f7ff fcfd 	bl	800136c <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8001972:	2100      	movs	r1, #0
 8001974:	201c      	movs	r0, #28
 8001976:	f7ff fcf9 	bl	800136c <NRF24_write_register>
	dynamic_payloads_enabled = false;
 800197a:	4b02      	ldr	r3, [pc, #8]	; (8001984 <NRF24_disableDynamicPayloads+0x2c>)
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200000ff 	.word	0x200000ff

08001988 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d004      	beq.n	80019a2 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8001998:	213f      	movs	r1, #63	; 0x3f
 800199a:	2001      	movs	r0, #1
 800199c:	f7ff fce6 	bl	800136c <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 80019a0:	e003      	b.n	80019aa <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 80019a2:	2100      	movs	r1, #0
 80019a4:	2001      	movs	r0, #1
 80019a6:	f7ff fce1 	bl	800136c <NRF24_write_register>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b084      	sub	sp, #16
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	4603      	mov	r3, r0
 80019ba:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80019bc:	2006      	movs	r0, #6
 80019be:	f7ff fc85 	bl	80012cc <NRF24_read_register>
 80019c2:	4603      	mov	r3, r0
 80019c4:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	f023 0306 	bic.w	r3, r3, #6
 80019cc:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d104      	bne.n	80019de <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	f043 0306 	orr.w	r3, r3, #6
 80019da:	73fb      	strb	r3, [r7, #15]
 80019dc:	e019      	b.n	8001a12 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d104      	bne.n	80019ee <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 80019e4:	7bfb      	ldrb	r3, [r7, #15]
 80019e6:	f043 0304 	orr.w	r3, r3, #4
 80019ea:	73fb      	strb	r3, [r7, #15]
 80019ec:	e011      	b.n	8001a12 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d104      	bne.n	80019fe <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	f043 0302 	orr.w	r3, r3, #2
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	e009      	b.n	8001a12 <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	d103      	bne.n	8001a12 <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	f043 0306 	orr.w	r3, r3, #6
 8001a10:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	4619      	mov	r1, r3
 8001a16:	2006      	movs	r0, #6
 8001a18:	f7ff fca8 	bl	800136c <NRF24_write_register>
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001a32:	2006      	movs	r0, #6
 8001a34:	f7ff fc4a 	bl	80012cc <NRF24_read_register>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <NRF24_setDataRate+0x88>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8001a42:	7bbb      	ldrb	r3, [r7, #14]
 8001a44:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8001a48:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d107      	bne.n	8001a60 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8001a50:	4b16      	ldr	r3, [pc, #88]	; (8001aac <NRF24_setDataRate+0x88>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8001a56:	7bbb      	ldrb	r3, [r7, #14]
 8001a58:	f043 0320 	orr.w	r3, r3, #32
 8001a5c:	73bb      	strb	r3, [r7, #14]
 8001a5e:	e00d      	b.n	8001a7c <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <NRF24_setDataRate+0x88>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8001a6c:	7bbb      	ldrb	r3, [r7, #14]
 8001a6e:	f043 0308 	orr.w	r3, r3, #8
 8001a72:	73bb      	strb	r3, [r7, #14]
 8001a74:	e002      	b.n	8001a7c <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <NRF24_setDataRate+0x88>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8001a7c:	7bbb      	ldrb	r3, [r7, #14]
 8001a7e:	4619      	mov	r1, r3
 8001a80:	2006      	movs	r0, #6
 8001a82:	f7ff fc73 	bl	800136c <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8001a86:	2006      	movs	r0, #6
 8001a88:	f7ff fc20 	bl	80012cc <NRF24_read_register>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	7bbb      	ldrb	r3, [r7, #14]
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d102      	bne.n	8001a9c <NRF24_setDataRate+0x78>
  {
    result = true;
 8001a96:	2301      	movs	r3, #1
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e002      	b.n	8001aa2 <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <NRF24_setDataRate+0x88>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000100 	.word	0x20000100

08001ab0 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001aba:	2000      	movs	r0, #0
 8001abc:	f7ff fc06 	bl	80012cc <NRF24_read_register>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f023 030c 	bic.w	r3, r3, #12
 8001ac6:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00f      	beq.n	8001aee <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d104      	bne.n	8001ade <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	f043 0308 	orr.w	r3, r3, #8
 8001ada:	73fb      	strb	r3, [r7, #15]
 8001adc:	e007      	b.n	8001aee <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	f043 0308 	orr.w	r3, r3, #8
 8001ae4:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	4619      	mov	r1, r3
 8001af2:	2000      	movs	r0, #0
 8001af4:	f7ff fc3a 	bl	800136c <NRF24_write_register>
}
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff fbe1 	bl	80012cc <NRF24_read_register>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f023 0302 	bic.w	r3, r3, #2
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	4619      	mov	r1, r3
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7ff fc29 	bl	800136c <NRF24_write_register>
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b084      	sub	sp, #16
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001b26:	f7ff fccd 	bl	80014c4 <NRF24_get_status>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	bf14      	ite	ne
 8001b38:	2301      	movne	r3, #1
 8001b3a:	2300      	moveq	r3, #0
 8001b3c:	73bb      	strb	r3, [r7, #14]

  if (result)
 8001b3e:	7bbb      	ldrb	r3, [r7, #14]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d017      	beq.n	8001b74 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d007      	beq.n	8001b5a <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	085b      	lsrs	r3, r3, #1
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8001b5a:	2140      	movs	r1, #64	; 0x40
 8001b5c:	2007      	movs	r0, #7
 8001b5e:	f7ff fc05 	bl	800136c <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	f003 0320 	and.w	r3, r3, #32
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8001b6c:	2120      	movs	r1, #32
 8001b6e:	2007      	movs	r0, #7
 8001b70:	f7ff fbfc 	bl	800136c <NRF24_write_register>
    }
  }
  return result;
 8001b74:	7bbb      	ldrb	r3, [r7, #14]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	460b      	mov	r3, r1
 8001b88:	70fb      	strb	r3, [r7, #3]
	// Transmitter power-up
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff fb9e 	bl	80012cc <NRF24_read_register>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f043 0302 	orr.w	r3, r3, #2
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	f7ff fbe3 	bl	800136c <NRF24_write_register>
  NRF24_DelayMicroSeconds(150);
 8001ba6:	2096      	movs	r0, #150	; 0x96
 8001ba8:	f7ff fb30 	bl	800120c <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8001bac:	78fb      	ldrb	r3, [r7, #3]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f7ff fc25 	bl	8001400 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f7ff fb68 	bl	800128c <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8001bbc:	200f      	movs	r0, #15
 8001bbe:	f7ff fb25 	bl	800120c <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f7ff fb62 	bl	800128c <NRF24_ce>
}
 8001bc8:	bf00      	nop
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001bdc:	f7ff fc72 	bl	80014c4 <NRF24_get_status>
 8001be0:	4603      	mov	r3, r0
 8001be2:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001bea:	2170      	movs	r1, #112	; 0x70
 8001bec:	2007      	movs	r0, #7
 8001bee:	f7ff fbbd 	bl	800136c <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8001bf2:	7dfb      	ldrb	r3, [r7, #23]
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	bf14      	ite	ne
 8001bfc:	2301      	movne	r3, #1
 8001bfe:	2300      	moveq	r3, #0
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8001c06:	7dfb      	ldrb	r3, [r7, #23]
 8001c08:	f003 0310 	and.w	r3, r3, #16
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	bf14      	ite	ne
 8001c10:	2301      	movne	r3, #1
 8001c12:	2300      	moveq	r3, #0
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8001c1a:	7dfb      	ldrb	r3, [r7, #23]
 8001c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	bf14      	ite	ne
 8001c24:	2301      	movne	r3, #1
 8001c26:	2300      	moveq	r3, #0
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	701a      	strb	r2, [r3, #0]
}
 8001c2e:	bf00      	nop
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001c3a:	2170      	movs	r1, #112	; 0x70
 8001c3c:	2007      	movs	r0, #7
 8001c3e:	f7ff fb95 	bl	800136c <NRF24_write_register>
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001c4e:	2000      	movs	r0, #0
 8001c50:	f7ff fafc 	bl	800124c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8001c54:	2350      	movs	r3, #80	; 0x50
 8001c56:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8001c58:	2373      	movs	r3, #115	; 0x73
 8001c5a:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8001c5c:	1d39      	adds	r1, r7, #4
 8001c5e:	2364      	movs	r3, #100	; 0x64
 8001c60:	2202      	movs	r2, #2
 8001c62:	4805      	ldr	r0, [pc, #20]	; (8001c78 <NRF24_ACTIVATE_cmd+0x30>)
 8001c64:	f004 f96f 	bl	8005f46 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8001c68:	2001      	movs	r0, #1
 8001c6a:	f7ff faef 	bl	800124c <NRF24_csn>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	2000010c 	.word	0x2000010c

08001c7c <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8001c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c7e:	b0a1      	sub	sp, #132	; 0x84
 8001c80:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	4ab6      	ldr	r2, [pc, #728]	; (8001f60 <printRadioSettings+0x2e4>)
 8001c88:	461c      	mov	r4, r3
 8001c8a:	4615      	mov	r5, r2
 8001c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c98:	682b      	ldr	r3, [r5, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	8022      	strh	r2, [r4, #0]
 8001c9e:	3402      	adds	r4, #2
 8001ca0:	0c1b      	lsrs	r3, r3, #16
 8001ca2:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ca4:	f107 0308 	add.w	r3, r7, #8
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fa51 	bl	8000150 <strlen>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	f107 0108 	add.w	r1, r7, #8
 8001cb6:	230a      	movs	r3, #10
 8001cb8:	48aa      	ldr	r0, [pc, #680]	; (8001f64 <printRadioSettings+0x2e8>)
 8001cba:	f005 fc9a 	bl	80075f2 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f7ff fb04 	bl	80012cc <NRF24_read_register>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8001cca:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d020      	beq.n	8001d18 <printRadioSettings+0x9c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001cd6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00b      	beq.n	8001cfa <printRadioSettings+0x7e>
 8001ce2:	f107 0308 	add.w	r3, r7, #8
 8001ce6:	4aa0      	ldr	r2, [pc, #640]	; (8001f68 <printRadioSettings+0x2ec>)
 8001ce8:	461c      	mov	r4, r3
 8001cea:	4615      	mov	r5, r2
 8001cec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cf0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001cf4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001cf8:	e017      	b.n	8001d2a <printRadioSettings+0xae>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8001cfa:	f107 0308 	add.w	r3, r7, #8
 8001cfe:	4a9b      	ldr	r2, [pc, #620]	; (8001f6c <printRadioSettings+0x2f0>)
 8001d00:	461c      	mov	r4, r3
 8001d02:	4615      	mov	r5, r2
 8001d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d0c:	c403      	stmia	r4!, {r0, r1}
 8001d0e:	8022      	strh	r2, [r4, #0]
 8001d10:	3402      	adds	r4, #2
 8001d12:	0c13      	lsrs	r3, r2, #16
 8001d14:	7023      	strb	r3, [r4, #0]
 8001d16:	e008      	b.n	8001d2a <printRadioSettings+0xae>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	4a94      	ldr	r2, [pc, #592]	; (8001f70 <printRadioSettings+0x2f4>)
 8001d1e:	461c      	mov	r4, r3
 8001d20:	4615      	mov	r5, r2
 8001d22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d26:	682b      	ldr	r3, [r5, #0]
 8001d28:	6023      	str	r3, [r4, #0]
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fa0e 	bl	8000150 <strlen>
 8001d34:	4603      	mov	r3, r0
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	f107 0108 	add.w	r1, r7, #8
 8001d3c:	230a      	movs	r3, #10
 8001d3e:	4889      	ldr	r0, [pc, #548]	; (8001f64 <printRadioSettings+0x2e8>)
 8001d40:	f005 fc57 	bl	80075f2 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8001d44:	2001      	movs	r0, #1
 8001d46:	f7ff fac1 	bl	80012cc <NRF24_read_register>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001d50:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001d54:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	bfcc      	ite	gt
 8001d5c:	2301      	movgt	r3, #1
 8001d5e:	2300      	movle	r3, #0
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001d64:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001d68:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	bfcc      	ite	gt
 8001d70:	2301      	movgt	r3, #1
 8001d72:	2300      	movle	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001d78:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001d7c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	bfcc      	ite	gt
 8001d84:	2301      	movgt	r3, #1
 8001d86:	2300      	movle	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001d8c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001d90:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	bfcc      	ite	gt
 8001d98:	2301      	movgt	r3, #1
 8001d9a:	2300      	movle	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001da0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001da4:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	bfcc      	ite	gt
 8001dac:	2301      	movgt	r3, #1
 8001dae:	2300      	movle	r3, #0
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001db4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001db8:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	bfcc      	ite	gt
 8001dc0:	2301      	movgt	r3, #1
 8001dc2:	2300      	movle	r3, #0
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	f107 0008 	add.w	r0, r7, #8
 8001dca:	9303      	str	r3, [sp, #12]
 8001dcc:	9402      	str	r4, [sp, #8]
 8001dce:	9101      	str	r1, [sp, #4]
 8001dd0:	9200      	str	r2, [sp, #0]
 8001dd2:	4633      	mov	r3, r6
 8001dd4:	462a      	mov	r2, r5
 8001dd6:	4967      	ldr	r1, [pc, #412]	; (8001f74 <printRadioSettings+0x2f8>)
 8001dd8:	f005 fe06 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ddc:	f107 0308 	add.w	r3, r7, #8
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe f9b5 	bl	8000150 <strlen>
 8001de6:	4603      	mov	r3, r0
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	f107 0108 	add.w	r1, r7, #8
 8001dee:	230a      	movs	r3, #10
 8001df0:	485c      	ldr	r0, [pc, #368]	; (8001f64 <printRadioSettings+0x2e8>)
 8001df2:	f005 fbfe 	bl	80075f2 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001df6:	2002      	movs	r0, #2
 8001df8:	f7ff fa68 	bl	80012cc <NRF24_read_register>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e06:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	bfcc      	ite	gt
 8001e0e:	2301      	movgt	r3, #1
 8001e10:	2300      	movle	r3, #0
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e16:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e1a:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	bfcc      	ite	gt
 8001e22:	2301      	movgt	r3, #1
 8001e24:	2300      	movle	r3, #0
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e2a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e2e:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	bfcc      	ite	gt
 8001e36:	2301      	movgt	r3, #1
 8001e38:	2300      	movle	r3, #0
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e42:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bfcc      	ite	gt
 8001e4a:	2301      	movgt	r3, #1
 8001e4c:	2300      	movle	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e52:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e56:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	bfcc      	ite	gt
 8001e5e:	2301      	movgt	r3, #1
 8001e60:	2300      	movle	r3, #0
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001e66:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e6a:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bfcc      	ite	gt
 8001e72:	2301      	movgt	r3, #1
 8001e74:	2300      	movle	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	f107 0008 	add.w	r0, r7, #8
 8001e7c:	9303      	str	r3, [sp, #12]
 8001e7e:	9402      	str	r4, [sp, #8]
 8001e80:	9101      	str	r1, [sp, #4]
 8001e82:	9200      	str	r2, [sp, #0]
 8001e84:	4633      	mov	r3, r6
 8001e86:	462a      	mov	r2, r5
 8001e88:	493b      	ldr	r1, [pc, #236]	; (8001f78 <printRadioSettings+0x2fc>)
 8001e8a:	f005 fdad 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e8e:	f107 0308 	add.w	r3, r7, #8
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe f95c 	bl	8000150 <strlen>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	f107 0108 	add.w	r1, r7, #8
 8001ea0:	230a      	movs	r3, #10
 8001ea2:	4830      	ldr	r0, [pc, #192]	; (8001f64 <printRadioSettings+0x2e8>)
 8001ea4:	f005 fba5 	bl	80075f2 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8001ea8:	2003      	movs	r0, #3
 8001eaa:	f7ff fa0f 	bl	80012cc <NRF24_read_register>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8001eb8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001ec2:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	492c      	ldr	r1, [pc, #176]	; (8001f7c <printRadioSettings+0x300>)
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f005 fd8b 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ed2:	f107 0308 	add.w	r3, r7, #8
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe f93a 	bl	8000150 <strlen>
 8001edc:	4603      	mov	r3, r0
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	f107 0108 	add.w	r1, r7, #8
 8001ee4:	230a      	movs	r3, #10
 8001ee6:	481f      	ldr	r0, [pc, #124]	; (8001f64 <printRadioSettings+0x2e8>)
 8001ee8:	f005 fb83 	bl	80075f2 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001eec:	2005      	movs	r0, #5
 8001eee:	f7ff f9ed 	bl	80012cc <NRF24_read_register>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8001ef8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001efc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f00:	f107 0308 	add.w	r3, r7, #8
 8001f04:	491e      	ldr	r1, [pc, #120]	; (8001f80 <printRadioSettings+0x304>)
 8001f06:	4618      	mov	r0, r3
 8001f08:	f005 fd6e 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f0c:	f107 0308 	add.w	r3, r7, #8
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7fe f91d 	bl	8000150 <strlen>
 8001f16:	4603      	mov	r3, r0
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	f107 0108 	add.w	r1, r7, #8
 8001f1e:	230a      	movs	r3, #10
 8001f20:	4810      	ldr	r0, [pc, #64]	; (8001f64 <printRadioSettings+0x2e8>)
 8001f22:	f005 fb66 	bl	80075f2 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001f26:	2006      	movs	r0, #6
 8001f28:	f7ff f9d0 	bl	80012cc <NRF24_read_register>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001f32:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d024      	beq.n	8001f88 <printRadioSettings+0x30c>
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	4a10      	ldr	r2, [pc, #64]	; (8001f84 <printRadioSettings+0x308>)
 8001f44:	461c      	mov	r4, r3
 8001f46:	4615      	mov	r5, r2
 8001f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f4c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f50:	6020      	str	r0, [r4, #0]
 8001f52:	3404      	adds	r4, #4
 8001f54:	8021      	strh	r1, [r4, #0]
 8001f56:	3402      	adds	r4, #2
 8001f58:	0c0b      	lsrs	r3, r1, #16
 8001f5a:	7023      	strb	r3, [r4, #0]
 8001f5c:	e023      	b.n	8001fa6 <printRadioSettings+0x32a>
 8001f5e:	bf00      	nop
 8001f60:	08008210 	.word	0x08008210
 8001f64:	20000164 	.word	0x20000164
 8001f68:	08008244 	.word	0x08008244
 8001f6c:	08008260 	.word	0x08008260
 8001f70:	0800827c 	.word	0x0800827c
 8001f74:	08008290 	.word	0x08008290
 8001f78:	080082d4 	.word	0x080082d4
 8001f7c:	08008320 	.word	0x08008320
 8001f80:	0800833c 	.word	0x0800833c
 8001f84:	08008350 	.word	0x08008350
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001f88:	f107 0308 	add.w	r3, r7, #8
 8001f8c:	4a29      	ldr	r2, [pc, #164]	; (8002034 <printRadioSettings+0x3b8>)
 8001f8e:	461c      	mov	r4, r3
 8001f90:	4615      	mov	r5, r2
 8001f92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f96:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f9a:	6020      	str	r0, [r4, #0]
 8001f9c:	3404      	adds	r4, #4
 8001f9e:	8021      	strh	r1, [r4, #0]
 8001fa0:	3402      	adds	r4, #2
 8001fa2:	0c0b      	lsrs	r3, r1, #16
 8001fa4:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe f8d0 	bl	8000150 <strlen>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	f107 0108 	add.w	r1, r7, #8
 8001fb8:	230a      	movs	r3, #10
 8001fba:	481f      	ldr	r0, [pc, #124]	; (8002038 <printRadioSettings+0x3bc>)
 8001fbc:	f005 fb19 	bl	80075f2 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001fc0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001fc4:	f003 0306 	and.w	r3, r3, #6
 8001fc8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8001fcc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001fd0:	085b      	lsrs	r3, r3, #1
 8001fd2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001fd6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d109      	bne.n	8001ff2 <printRadioSettings+0x376>
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4a16      	ldr	r2, [pc, #88]	; (800203c <printRadioSettings+0x3c0>)
 8001fe4:	461c      	mov	r4, r3
 8001fe6:	4615      	mov	r5, r2
 8001fe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fec:	682b      	ldr	r3, [r5, #0]
 8001fee:	6023      	str	r3, [r4, #0]
 8001ff0:	e037      	b.n	8002062 <printRadioSettings+0x3e6>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001ff2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d109      	bne.n	800200e <printRadioSettings+0x392>
 8001ffa:	f107 0308 	add.w	r3, r7, #8
 8001ffe:	4a10      	ldr	r2, [pc, #64]	; (8002040 <printRadioSettings+0x3c4>)
 8002000:	461c      	mov	r4, r3
 8002002:	4615      	mov	r5, r2
 8002004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002008:	682b      	ldr	r3, [r5, #0]
 800200a:	6023      	str	r3, [r4, #0]
 800200c:	e029      	b.n	8002062 <printRadioSettings+0x3e6>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 800200e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002012:	2b02      	cmp	r3, #2
 8002014:	d118      	bne.n	8002048 <printRadioSettings+0x3cc>
 8002016:	f107 0308 	add.w	r3, r7, #8
 800201a:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <printRadioSettings+0x3c8>)
 800201c:	461c      	mov	r4, r3
 800201e:	4615      	mov	r5, r2
 8002020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002024:	682b      	ldr	r3, [r5, #0]
 8002026:	461a      	mov	r2, r3
 8002028:	8022      	strh	r2, [r4, #0]
 800202a:	3402      	adds	r4, #2
 800202c:	0c1b      	lsrs	r3, r3, #16
 800202e:	7023      	strb	r3, [r4, #0]
 8002030:	e017      	b.n	8002062 <printRadioSettings+0x3e6>
 8002032:	bf00      	nop
 8002034:	08008368 	.word	0x08008368
 8002038:	20000164 	.word	0x20000164
 800203c:	08008380 	.word	0x08008380
 8002040:	08008394 	.word	0x08008394
 8002044:	080083a8 	.word	0x080083a8
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8002048:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800204c:	2b03      	cmp	r3, #3
 800204e:	d108      	bne.n	8002062 <printRadioSettings+0x3e6>
 8002050:	f107 0308 	add.w	r3, r7, #8
 8002054:	4ad7      	ldr	r2, [pc, #860]	; (80023b4 <printRadioSettings+0x738>)
 8002056:	461c      	mov	r4, r3
 8002058:	4615      	mov	r5, r2
 800205a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800205c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800205e:	682b      	ldr	r3, [r5, #0]
 8002060:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002062:	f107 0308 	add.w	r3, r7, #8
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe f872 	bl	8000150 <strlen>
 800206c:	4603      	mov	r3, r0
 800206e:	b29a      	uxth	r2, r3
 8002070:	f107 0108 	add.w	r1, r7, #8
 8002074:	230a      	movs	r3, #10
 8002076:	48d0      	ldr	r0, [pc, #832]	; (80023b8 <printRadioSettings+0x73c>)
 8002078:	f005 fabb 	bl	80075f2 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 800207c:	463b      	mov	r3, r7
 800207e:	2205      	movs	r2, #5
 8002080:	4619      	mov	r1, r3
 8002082:	200a      	movs	r0, #10
 8002084:	f7ff f94a 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8002088:	793b      	ldrb	r3, [r7, #4]
 800208a:	461c      	mov	r4, r3
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	461d      	mov	r5, r3
 8002090:	78bb      	ldrb	r3, [r7, #2]
 8002092:	787a      	ldrb	r2, [r7, #1]
 8002094:	7839      	ldrb	r1, [r7, #0]
 8002096:	f107 0008 	add.w	r0, r7, #8
 800209a:	9102      	str	r1, [sp, #8]
 800209c:	9201      	str	r2, [sp, #4]
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	462b      	mov	r3, r5
 80020a2:	4622      	mov	r2, r4
 80020a4:	49c5      	ldr	r1, [pc, #788]	; (80023bc <printRadioSettings+0x740>)
 80020a6:	f005 fc9f 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020aa:	f107 0308 	add.w	r3, r7, #8
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe f84e 	bl	8000150 <strlen>
 80020b4:	4603      	mov	r3, r0
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	f107 0108 	add.w	r1, r7, #8
 80020bc:	230a      	movs	r3, #10
 80020be:	48be      	ldr	r0, [pc, #760]	; (80023b8 <printRadioSettings+0x73c>)
 80020c0:	f005 fa97 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 80020c4:	463b      	mov	r3, r7
 80020c6:	2205      	movs	r2, #5
 80020c8:	4619      	mov	r1, r3
 80020ca:	200b      	movs	r0, #11
 80020cc:	f7ff f926 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80020d0:	793b      	ldrb	r3, [r7, #4]
 80020d2:	461c      	mov	r4, r3
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	461d      	mov	r5, r3
 80020d8:	78bb      	ldrb	r3, [r7, #2]
 80020da:	787a      	ldrb	r2, [r7, #1]
 80020dc:	7839      	ldrb	r1, [r7, #0]
 80020de:	f107 0008 	add.w	r0, r7, #8
 80020e2:	9102      	str	r1, [sp, #8]
 80020e4:	9201      	str	r2, [sp, #4]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	462b      	mov	r3, r5
 80020ea:	4622      	mov	r2, r4
 80020ec:	49b4      	ldr	r1, [pc, #720]	; (80023c0 <printRadioSettings+0x744>)
 80020ee:	f005 fc7b 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe f82a 	bl	8000150 <strlen>
 80020fc:	4603      	mov	r3, r0
 80020fe:	b29a      	uxth	r2, r3
 8002100:	f107 0108 	add.w	r1, r7, #8
 8002104:	230a      	movs	r3, #10
 8002106:	48ac      	ldr	r0, [pc, #688]	; (80023b8 <printRadioSettings+0x73c>)
 8002108:	f005 fa73 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 800210c:	463b      	mov	r3, r7
 800210e:	2201      	movs	r2, #1
 8002110:	4619      	mov	r1, r3
 8002112:	200c      	movs	r0, #12
 8002114:	f7ff f902 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002118:	783b      	ldrb	r3, [r7, #0]
 800211a:	461a      	mov	r2, r3
 800211c:	f107 0308 	add.w	r3, r7, #8
 8002120:	49a8      	ldr	r1, [pc, #672]	; (80023c4 <printRadioSettings+0x748>)
 8002122:	4618      	mov	r0, r3
 8002124:	f005 fc60 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002128:	f107 0308 	add.w	r3, r7, #8
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe f80f 	bl	8000150 <strlen>
 8002132:	4603      	mov	r3, r0
 8002134:	b29a      	uxth	r2, r3
 8002136:	f107 0108 	add.w	r1, r7, #8
 800213a:	230a      	movs	r3, #10
 800213c:	489e      	ldr	r0, [pc, #632]	; (80023b8 <printRadioSettings+0x73c>)
 800213e:	f005 fa58 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8002142:	463b      	mov	r3, r7
 8002144:	2201      	movs	r2, #1
 8002146:	4619      	mov	r1, r3
 8002148:	200d      	movs	r0, #13
 800214a:	f7ff f8e7 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800214e:	783b      	ldrb	r3, [r7, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	f107 0308 	add.w	r3, r7, #8
 8002156:	499c      	ldr	r1, [pc, #624]	; (80023c8 <printRadioSettings+0x74c>)
 8002158:	4618      	mov	r0, r3
 800215a:	f005 fc45 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800215e:	f107 0308 	add.w	r3, r7, #8
 8002162:	4618      	mov	r0, r3
 8002164:	f7fd fff4 	bl	8000150 <strlen>
 8002168:	4603      	mov	r3, r0
 800216a:	b29a      	uxth	r2, r3
 800216c:	f107 0108 	add.w	r1, r7, #8
 8002170:	230a      	movs	r3, #10
 8002172:	4891      	ldr	r0, [pc, #580]	; (80023b8 <printRadioSettings+0x73c>)
 8002174:	f005 fa3d 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8002178:	463b      	mov	r3, r7
 800217a:	2201      	movs	r2, #1
 800217c:	4619      	mov	r1, r3
 800217e:	200e      	movs	r0, #14
 8002180:	f7ff f8cc 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002184:	783b      	ldrb	r3, [r7, #0]
 8002186:	461a      	mov	r2, r3
 8002188:	f107 0308 	add.w	r3, r7, #8
 800218c:	498f      	ldr	r1, [pc, #572]	; (80023cc <printRadioSettings+0x750>)
 800218e:	4618      	mov	r0, r3
 8002190:	f005 fc2a 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002194:	f107 0308 	add.w	r3, r7, #8
 8002198:	4618      	mov	r0, r3
 800219a:	f7fd ffd9 	bl	8000150 <strlen>
 800219e:	4603      	mov	r3, r0
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	f107 0108 	add.w	r1, r7, #8
 80021a6:	230a      	movs	r3, #10
 80021a8:	4883      	ldr	r0, [pc, #524]	; (80023b8 <printRadioSettings+0x73c>)
 80021aa:	f005 fa22 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 80021ae:	463b      	mov	r3, r7
 80021b0:	2201      	movs	r2, #1
 80021b2:	4619      	mov	r1, r3
 80021b4:	200f      	movs	r0, #15
 80021b6:	f7ff f8b1 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80021ba:	783b      	ldrb	r3, [r7, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	f107 0308 	add.w	r3, r7, #8
 80021c2:	4983      	ldr	r1, [pc, #524]	; (80023d0 <printRadioSettings+0x754>)
 80021c4:	4618      	mov	r0, r3
 80021c6:	f005 fc0f 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fd ffbe 	bl	8000150 <strlen>
 80021d4:	4603      	mov	r3, r0
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	f107 0108 	add.w	r1, r7, #8
 80021dc:	230a      	movs	r3, #10
 80021de:	4876      	ldr	r0, [pc, #472]	; (80023b8 <printRadioSettings+0x73c>)
 80021e0:	f005 fa07 	bl	80075f2 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80021e4:	463b      	mov	r3, r7
 80021e6:	2205      	movs	r2, #5
 80021e8:	4619      	mov	r1, r3
 80021ea:	2010      	movs	r0, #16
 80021ec:	f7ff f896 	bl	800131c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80021f0:	793b      	ldrb	r3, [r7, #4]
 80021f2:	461c      	mov	r4, r3
 80021f4:	78fb      	ldrb	r3, [r7, #3]
 80021f6:	461d      	mov	r5, r3
 80021f8:	78bb      	ldrb	r3, [r7, #2]
 80021fa:	787a      	ldrb	r2, [r7, #1]
 80021fc:	7839      	ldrb	r1, [r7, #0]
 80021fe:	f107 0008 	add.w	r0, r7, #8
 8002202:	9102      	str	r1, [sp, #8]
 8002204:	9201      	str	r2, [sp, #4]
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	462b      	mov	r3, r5
 800220a:	4622      	mov	r2, r4
 800220c:	4971      	ldr	r1, [pc, #452]	; (80023d4 <printRadioSettings+0x758>)
 800220e:	f005 fbeb 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002212:	f107 0308 	add.w	r3, r7, #8
 8002216:	4618      	mov	r0, r3
 8002218:	f7fd ff9a 	bl	8000150 <strlen>
 800221c:	4603      	mov	r3, r0
 800221e:	b29a      	uxth	r2, r3
 8002220:	f107 0108 	add.w	r1, r7, #8
 8002224:	230a      	movs	r3, #10
 8002226:	4864      	ldr	r0, [pc, #400]	; (80023b8 <printRadioSettings+0x73c>)
 8002228:	f005 f9e3 	bl	80075f2 <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 800222c:	2011      	movs	r0, #17
 800222e:	f7ff f84d 	bl	80012cc <NRF24_read_register>
 8002232:	4603      	mov	r3, r0
 8002234:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002238:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800223c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002240:	f107 0308 	add.w	r3, r7, #8
 8002244:	4964      	ldr	r1, [pc, #400]	; (80023d8 <printRadioSettings+0x75c>)
 8002246:	4618      	mov	r0, r3
 8002248:	f005 fbce 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800224c:	f107 0308 	add.w	r3, r7, #8
 8002250:	4618      	mov	r0, r3
 8002252:	f7fd ff7d 	bl	8000150 <strlen>
 8002256:	4603      	mov	r3, r0
 8002258:	b29a      	uxth	r2, r3
 800225a:	f107 0108 	add.w	r1, r7, #8
 800225e:	230a      	movs	r3, #10
 8002260:	4855      	ldr	r0, [pc, #340]	; (80023b8 <printRadioSettings+0x73c>)
 8002262:	f005 f9c6 	bl	80075f2 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 8002266:	2012      	movs	r0, #18
 8002268:	f7ff f830 	bl	80012cc <NRF24_read_register>
 800226c:	4603      	mov	r3, r0
 800226e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002272:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002276:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	4957      	ldr	r1, [pc, #348]	; (80023dc <printRadioSettings+0x760>)
 8002280:	4618      	mov	r0, r3
 8002282:	f005 fbb1 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002286:	f107 0308 	add.w	r3, r7, #8
 800228a:	4618      	mov	r0, r3
 800228c:	f7fd ff60 	bl	8000150 <strlen>
 8002290:	4603      	mov	r3, r0
 8002292:	b29a      	uxth	r2, r3
 8002294:	f107 0108 	add.w	r1, r7, #8
 8002298:	230a      	movs	r3, #10
 800229a:	4847      	ldr	r0, [pc, #284]	; (80023b8 <printRadioSettings+0x73c>)
 800229c:	f005 f9a9 	bl	80075f2 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 80022a0:	2013      	movs	r0, #19
 80022a2:	f7ff f813 	bl	80012cc <NRF24_read_register>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80022ac:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80022b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022b4:	f107 0308 	add.w	r3, r7, #8
 80022b8:	4949      	ldr	r1, [pc, #292]	; (80023e0 <printRadioSettings+0x764>)
 80022ba:	4618      	mov	r0, r3
 80022bc:	f005 fb94 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022c0:	f107 0308 	add.w	r3, r7, #8
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fd ff43 	bl	8000150 <strlen>
 80022ca:	4603      	mov	r3, r0
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	f107 0108 	add.w	r1, r7, #8
 80022d2:	230a      	movs	r3, #10
 80022d4:	4838      	ldr	r0, [pc, #224]	; (80023b8 <printRadioSettings+0x73c>)
 80022d6:	f005 f98c 	bl	80075f2 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 80022da:	2014      	movs	r0, #20
 80022dc:	f7fe fff6 	bl	80012cc <NRF24_read_register>
 80022e0:	4603      	mov	r3, r0
 80022e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80022e6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80022ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022ee:	f107 0308 	add.w	r3, r7, #8
 80022f2:	493c      	ldr	r1, [pc, #240]	; (80023e4 <printRadioSettings+0x768>)
 80022f4:	4618      	mov	r0, r3
 80022f6:	f005 fb77 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022fa:	f107 0308 	add.w	r3, r7, #8
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fd ff26 	bl	8000150 <strlen>
 8002304:	4603      	mov	r3, r0
 8002306:	b29a      	uxth	r2, r3
 8002308:	f107 0108 	add.w	r1, r7, #8
 800230c:	230a      	movs	r3, #10
 800230e:	482a      	ldr	r0, [pc, #168]	; (80023b8 <printRadioSettings+0x73c>)
 8002310:	f005 f96f 	bl	80075f2 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 8002314:	2015      	movs	r0, #21
 8002316:	f7fe ffd9 	bl	80012cc <NRF24_read_register>
 800231a:	4603      	mov	r3, r0
 800231c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002320:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002324:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002328:	f107 0308 	add.w	r3, r7, #8
 800232c:	492e      	ldr	r1, [pc, #184]	; (80023e8 <printRadioSettings+0x76c>)
 800232e:	4618      	mov	r0, r3
 8002330:	f005 fb5a 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002334:	f107 0308 	add.w	r3, r7, #8
 8002338:	4618      	mov	r0, r3
 800233a:	f7fd ff09 	bl	8000150 <strlen>
 800233e:	4603      	mov	r3, r0
 8002340:	b29a      	uxth	r2, r3
 8002342:	f107 0108 	add.w	r1, r7, #8
 8002346:	230a      	movs	r3, #10
 8002348:	481b      	ldr	r0, [pc, #108]	; (80023b8 <printRadioSettings+0x73c>)
 800234a:	f005 f952 	bl	80075f2 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 800234e:	2016      	movs	r0, #22
 8002350:	f7fe ffbc 	bl	80012cc <NRF24_read_register>
 8002354:	4603      	mov	r3, r0
 8002356:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800235a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800235e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	4921      	ldr	r1, [pc, #132]	; (80023ec <printRadioSettings+0x770>)
 8002368:	4618      	mov	r0, r3
 800236a:	f005 fb3d 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	4618      	mov	r0, r3
 8002374:	f7fd feec 	bl	8000150 <strlen>
 8002378:	4603      	mov	r3, r0
 800237a:	b29a      	uxth	r2, r3
 800237c:	f107 0108 	add.w	r1, r7, #8
 8002380:	230a      	movs	r3, #10
 8002382:	480d      	ldr	r0, [pc, #52]	; (80023b8 <printRadioSettings+0x73c>)
 8002384:	f005 f935 	bl	80075f2 <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8002388:	201c      	movs	r0, #28
 800238a:	f7fe ff9f 	bl	80012cc <NRF24_read_register>
 800238e:	4603      	mov	r3, r0
 8002390:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002394:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002398:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800239c:	2b00      	cmp	r3, #0
 800239e:	bfcc      	ite	gt
 80023a0:	2301      	movgt	r3, #1
 80023a2:	2300      	movle	r3, #0
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80023a8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	e01e      	b.n	80023f0 <printRadioSettings+0x774>
 80023b2:	bf00      	nop
 80023b4:	080083bc 	.word	0x080083bc
 80023b8:	20000164 	.word	0x20000164
 80023bc:	080083d0 	.word	0x080083d0
 80023c0:	08008400 	.word	0x08008400
 80023c4:	08008430 	.word	0x08008430
 80023c8:	08008458 	.word	0x08008458
 80023cc:	08008480 	.word	0x08008480
 80023d0:	080084a8 	.word	0x080084a8
 80023d4:	080084d0 	.word	0x080084d0
 80023d8:	080084fc 	.word	0x080084fc
 80023dc:	08008518 	.word	0x08008518
 80023e0:	08008534 	.word	0x08008534
 80023e4:	08008550 	.word	0x08008550
 80023e8:	0800856c 	.word	0x0800856c
 80023ec:	08008588 	.word	0x08008588
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bfcc      	ite	gt
 80023f4:	2301      	movgt	r3, #1
 80023f6:	2300      	movle	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80023fc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002400:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002404:	2b00      	cmp	r3, #0
 8002406:	bfcc      	ite	gt
 8002408:	2301      	movgt	r3, #1
 800240a:	2300      	movle	r3, #0
 800240c:	b2db      	uxtb	r3, r3
 800240e:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002410:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002414:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002418:	2b00      	cmp	r3, #0
 800241a:	bfcc      	ite	gt
 800241c:	2301      	movgt	r3, #1
 800241e:	2300      	movle	r3, #0
 8002420:	b2db      	uxtb	r3, r3
 8002422:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002424:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002428:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800242c:	2b00      	cmp	r3, #0
 800242e:	bfcc      	ite	gt
 8002430:	2301      	movgt	r3, #1
 8002432:	2300      	movle	r3, #0
 8002434:	b2db      	uxtb	r3, r3
 8002436:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002438:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800243c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002440:	2b00      	cmp	r3, #0
 8002442:	bfcc      	ite	gt
 8002444:	2301      	movgt	r3, #1
 8002446:	2300      	movle	r3, #0
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f107 0008 	add.w	r0, r7, #8
 800244e:	9303      	str	r3, [sp, #12]
 8002450:	9402      	str	r4, [sp, #8]
 8002452:	9101      	str	r1, [sp, #4]
 8002454:	9200      	str	r2, [sp, #0]
 8002456:	4633      	mov	r3, r6
 8002458:	462a      	mov	r2, r5
 800245a:	494a      	ldr	r1, [pc, #296]	; (8002584 <printRadioSettings+0x908>)
 800245c:	f005 fac4 	bl	80079e8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002460:	f107 0308 	add.w	r3, r7, #8
 8002464:	4618      	mov	r0, r3
 8002466:	f7fd fe73 	bl	8000150 <strlen>
 800246a:	4603      	mov	r3, r0
 800246c:	b29a      	uxth	r2, r3
 800246e:	f107 0108 	add.w	r1, r7, #8
 8002472:	230a      	movs	r3, #10
 8002474:	4844      	ldr	r0, [pc, #272]	; (8002588 <printRadioSettings+0x90c>)
 8002476:	f005 f8bc 	bl	80075f2 <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 800247a:	201d      	movs	r0, #29
 800247c:	f7fe ff26 	bl	80012cc <NRF24_read_register>
 8002480:	4603      	mov	r3, r0
 8002482:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8002486:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00c      	beq.n	80024ac <printRadioSettings+0x830>
 8002492:	f107 0308 	add.w	r3, r7, #8
 8002496:	4a3d      	ldr	r2, [pc, #244]	; (800258c <printRadioSettings+0x910>)
 8002498:	461c      	mov	r4, r3
 800249a:	4615      	mov	r5, r2
 800249c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80024a4:	6020      	str	r0, [r4, #0]
 80024a6:	3404      	adds	r4, #4
 80024a8:	8021      	strh	r1, [r4, #0]
 80024aa:	e00e      	b.n	80024ca <printRadioSettings+0x84e>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80024ac:	f107 0308 	add.w	r3, r7, #8
 80024b0:	4a37      	ldr	r2, [pc, #220]	; (8002590 <printRadioSettings+0x914>)
 80024b2:	461c      	mov	r4, r3
 80024b4:	4615      	mov	r5, r2
 80024b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80024be:	6020      	str	r0, [r4, #0]
 80024c0:	3404      	adds	r4, #4
 80024c2:	8021      	strh	r1, [r4, #0]
 80024c4:	3402      	adds	r4, #2
 80024c6:	0c0b      	lsrs	r3, r1, #16
 80024c8:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80024ca:	f107 0308 	add.w	r3, r7, #8
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fd fe3e 	bl	8000150 <strlen>
 80024d4:	4603      	mov	r3, r0
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	f107 0108 	add.w	r1, r7, #8
 80024dc:	230a      	movs	r3, #10
 80024de:	482a      	ldr	r0, [pc, #168]	; (8002588 <printRadioSettings+0x90c>)
 80024e0:	f005 f887 	bl	80075f2 <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80024e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00b      	beq.n	8002508 <printRadioSettings+0x88c>
 80024f0:	f107 0308 	add.w	r3, r7, #8
 80024f4:	4a27      	ldr	r2, [pc, #156]	; (8002594 <printRadioSettings+0x918>)
 80024f6:	461c      	mov	r4, r3
 80024f8:	4615      	mov	r5, r2
 80024fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002502:	c403      	stmia	r4!, {r0, r1}
 8002504:	8022      	strh	r2, [r4, #0]
 8002506:	e00d      	b.n	8002524 <printRadioSettings+0x8a8>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8002508:	f107 0308 	add.w	r3, r7, #8
 800250c:	4a22      	ldr	r2, [pc, #136]	; (8002598 <printRadioSettings+0x91c>)
 800250e:	461c      	mov	r4, r3
 8002510:	4615      	mov	r5, r2
 8002512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002516:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800251a:	c403      	stmia	r4!, {r0, r1}
 800251c:	8022      	strh	r2, [r4, #0]
 800251e:	3402      	adds	r4, #2
 8002520:	0c13      	lsrs	r3, r2, #16
 8002522:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002524:	f107 0308 	add.w	r3, r7, #8
 8002528:	4618      	mov	r0, r3
 800252a:	f7fd fe11 	bl	8000150 <strlen>
 800252e:	4603      	mov	r3, r0
 8002530:	b29a      	uxth	r2, r3
 8002532:	f107 0108 	add.w	r1, r7, #8
 8002536:	230a      	movs	r3, #10
 8002538:	4813      	ldr	r0, [pc, #76]	; (8002588 <printRadioSettings+0x90c>)
 800253a:	f005 f85a 	bl	80075f2 <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	4a16      	ldr	r2, [pc, #88]	; (800259c <printRadioSettings+0x920>)
 8002544:	461c      	mov	r4, r3
 8002546:	4615      	mov	r5, r2
 8002548:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800254a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800254c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800254e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002554:	682b      	ldr	r3, [r5, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	8022      	strh	r2, [r4, #0]
 800255a:	3402      	adds	r4, #2
 800255c:	0c1b      	lsrs	r3, r3, #16
 800255e:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002560:	f107 0308 	add.w	r3, r7, #8
 8002564:	4618      	mov	r0, r3
 8002566:	f7fd fdf3 	bl	8000150 <strlen>
 800256a:	4603      	mov	r3, r0
 800256c:	b29a      	uxth	r2, r3
 800256e:	f107 0108 	add.w	r1, r7, #8
 8002572:	230a      	movs	r3, #10
 8002574:	4804      	ldr	r0, [pc, #16]	; (8002588 <printRadioSettings+0x90c>)
 8002576:	f005 f83c 	bl	80075f2 <HAL_UART_Transmit>
}
 800257a:	bf00      	nop
 800257c:	3774      	adds	r7, #116	; 0x74
 800257e:	46bd      	mov	sp, r7
 8002580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002582:	bf00      	nop
 8002584:	080085a4 	.word	0x080085a4
 8002588:	20000164 	.word	0x20000164
 800258c:	080085f0 	.word	0x080085f0
 8002590:	08008608 	.word	0x08008608
 8002594:	08008620 	.word	0x08008620
 8002598:	0800863c 	.word	0x0800863c
 800259c:	08008210 	.word	0x08008210

080025a0 <MPU6050_Init>:
static int16_t GyroRW[3];

//Fucntion Definitions
//1- i2c Handler 
void MPU6050_Init(I2C_HandleTypeDef *I2Chnd)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
	//Copy I2C CubeMX handle to local library
	memcpy(&i2cHandler, I2Chnd, sizeof(*I2Chnd));
 80025a8:	2254      	movs	r2, #84	; 0x54
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	4803      	ldr	r0, [pc, #12]	; (80025bc <MPU6050_Init+0x1c>)
 80025ae:	f005 fa07 	bl	80079c0 <memcpy>
}
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200001a4 	.word	0x200001a4

080025c0 <I2C_Read>:

//2- i2c Read
void I2C_Read(uint8_t ADDR, uint8_t *i2cBif, uint8_t NofData)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	4603      	mov	r3, r0
 80025c8:	6039      	str	r1, [r7, #0]
 80025ca:	71fb      	strb	r3, [r7, #7]
 80025cc:	4613      	mov	r3, r2
 80025ce:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cBuf[2];
	uint8_t MPUADDR;
	//Need to Shift address to make it proper to i2c operation
	MPUADDR = (MPU_ADDR<<1);
 80025d0:	23d0      	movs	r3, #208	; 0xd0
 80025d2:	73fb      	strb	r3, [r7, #15]
	i2cBuf[0] = ADDR;
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cBuf, 1, 10);
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	b299      	uxth	r1, r3
 80025dc:	f107 020c 	add.w	r2, r7, #12
 80025e0:	230a      	movs	r3, #10
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	2301      	movs	r3, #1
 80025e6:	4809      	ldr	r0, [pc, #36]	; (800260c <I2C_Read+0x4c>)
 80025e8:	f002 f946 	bl	8004878 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cHandler, MPUADDR, i2cBif, NofData, 100);
 80025ec:	7bfb      	ldrb	r3, [r7, #15]
 80025ee:	b299      	uxth	r1, r3
 80025f0:	79bb      	ldrb	r3, [r7, #6]
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	2364      	movs	r3, #100	; 0x64
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	4803      	ldr	r0, [pc, #12]	; (800260c <I2C_Read+0x4c>)
 80025fe:	f002 fa39 	bl	8004a74 <HAL_I2C_Master_Receive>
}
 8002602:	bf00      	nop
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200001a4 	.word	0x200001a4

08002610 <I2C_Write8>:

//3- i2c Write
void I2C_Write8(uint8_t ADDR, uint8_t data)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af02      	add	r7, sp, #8
 8002616:	4603      	mov	r3, r0
 8002618:	460a      	mov	r2, r1
 800261a:	71fb      	strb	r3, [r7, #7]
 800261c:	4613      	mov	r3, r2
 800261e:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData[2];
	i2cData[0] = ADDR;
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	733b      	strb	r3, [r7, #12]
	i2cData[1] = data;
 8002624:	79bb      	ldrb	r3, [r7, #6]
 8002626:	737b      	strb	r3, [r7, #13]
	uint8_t MPUADDR = (MPU_ADDR<<1);
 8002628:	23d0      	movs	r3, #208	; 0xd0
 800262a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cData, 2,100);
 800262c:	7bfb      	ldrb	r3, [r7, #15]
 800262e:	b299      	uxth	r1, r3
 8002630:	f107 020c 	add.w	r2, r7, #12
 8002634:	2364      	movs	r3, #100	; 0x64
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2302      	movs	r3, #2
 800263a:	4803      	ldr	r0, [pc, #12]	; (8002648 <I2C_Write8+0x38>)
 800263c:	f002 f91c 	bl	8004878 <HAL_I2C_Master_Transmit>
}
 8002640:	bf00      	nop
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	200001a4 	.word	0x200001a4

0800264c <MPU6050_Config>:

//4- MPU6050 Initialaztion Configuration 
void MPU6050_Config(MPU_ConfigTypeDef *config)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	uint8_t Buffer = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
	//Clock Source 
	//Reset Device
	I2C_Write8(PWR_MAGT_1_REG, 0x80);
 8002658:	2180      	movs	r1, #128	; 0x80
 800265a:	206b      	movs	r0, #107	; 0x6b
 800265c:	f7ff ffd8 	bl	8002610 <I2C_Write8>
	HAL_Delay(100);
 8002660:	2064      	movs	r0, #100	; 0x64
 8002662:	f001 fb1d 	bl	8003ca0 <HAL_Delay>
	Buffer = config ->ClockSource & 0x07; //change the 7th bits of register
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	73fb      	strb	r3, [r7, #15]
	Buffer |= (config ->Sleep_Mode_Bit << 6) &0x40; // change only the 7th bit in the register
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	791b      	ldrb	r3, [r3, #4]
 8002674:	019b      	lsls	r3, r3, #6
 8002676:	b25b      	sxtb	r3, r3
 8002678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267c:	b25a      	sxtb	r2, r3
 800267e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002682:	4313      	orrs	r3, r2
 8002684:	b25b      	sxtb	r3, r3
 8002686:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(PWR_MAGT_1_REG, Buffer);
 8002688:	7bfb      	ldrb	r3, [r7, #15]
 800268a:	4619      	mov	r1, r3
 800268c:	206b      	movs	r0, #107	; 0x6b
 800268e:	f7ff ffbf 	bl	8002610 <I2C_Write8>
	HAL_Delay(100); // should wait 10ms after changeing the clock setting.
 8002692:	2064      	movs	r0, #100	; 0x64
 8002694:	f001 fb04 	bl	8003ca0 <HAL_Delay>
	
	//Set the Digital Low Pass Filter
	Buffer = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]
	Buffer = config->CONFIG_DLPF & 0x07;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	78db      	ldrb	r3, [r3, #3]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(CONFIG_REG, Buffer);
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
 80026a8:	4619      	mov	r1, r3
 80026aa:	201a      	movs	r0, #26
 80026ac:	f7ff ffb0 	bl	8002610 <I2C_Write8>
	
	//Select the Gyroscope Full Scale Range
	Buffer = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Gyro_Full_Scale << 3) & 0x18;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	785b      	ldrb	r3, [r3, #1]
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	f003 0318 	and.w	r3, r3, #24
 80026c0:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(GYRO_CONFIG_REG, Buffer);
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	4619      	mov	r1, r3
 80026c6:	201b      	movs	r0, #27
 80026c8:	f7ff ffa2 	bl	8002610 <I2C_Write8>
	
	//Select the Accelerometer Full Scale Range 
	Buffer = 0; 
 80026cc:	2300      	movs	r3, #0
 80026ce:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Accel_Full_Scale << 3) & 0x18;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	789b      	ldrb	r3, [r3, #2]
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	f003 0318 	and.w	r3, r3, #24
 80026dc:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(ACCEL_CONFIG_REG, Buffer);
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	4619      	mov	r1, r3
 80026e2:	201c      	movs	r0, #28
 80026e4:	f7ff ff94 	bl	8002610 <I2C_Write8>
	//Set SRD To Default
	MPU6050_Set_SMPRT_DIV(0x04);
 80026e8:	2004      	movs	r0, #4
 80026ea:	f000 f857 	bl	800279c <MPU6050_Set_SMPRT_DIV>
	
	
	//Accelerometer Scaling Factor, Set the Accelerometer and Gyroscope Scaling Factor
	switch (config->Accel_Full_Scale)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	789b      	ldrb	r3, [r3, #2]
 80026f2:	2b03      	cmp	r3, #3
 80026f4:	d81a      	bhi.n	800272c <MPU6050_Config+0xe0>
 80026f6:	a201      	add	r2, pc, #4	; (adr r2, 80026fc <MPU6050_Config+0xb0>)
 80026f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026fc:	0800270d 	.word	0x0800270d
 8002700:	08002715 	.word	0x08002715
 8002704:	0800271d 	.word	0x0800271d
 8002708:	08002725 	.word	0x08002725
	{
		case AFS_SEL_2g:
			accelScalingFactor = (2000.0f/32768.0f);
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <MPU6050_Config+0x12c>)
 800270e:	4a1b      	ldr	r2, [pc, #108]	; (800277c <MPU6050_Config+0x130>)
 8002710:	601a      	str	r2, [r3, #0]
			break;
 8002712:	e00c      	b.n	800272e <MPU6050_Config+0xe2>
		
		case AFS_SEL_4g:
			accelScalingFactor = (4000.0f/32768.0f);
 8002714:	4b18      	ldr	r3, [pc, #96]	; (8002778 <MPU6050_Config+0x12c>)
 8002716:	4a1a      	ldr	r2, [pc, #104]	; (8002780 <MPU6050_Config+0x134>)
 8002718:	601a      	str	r2, [r3, #0]
				break;
 800271a:	e008      	b.n	800272e <MPU6050_Config+0xe2>
		
		case AFS_SEL_8g:
			accelScalingFactor = (8000.0f/32768.0f);
 800271c:	4b16      	ldr	r3, [pc, #88]	; (8002778 <MPU6050_Config+0x12c>)
 800271e:	4a19      	ldr	r2, [pc, #100]	; (8002784 <MPU6050_Config+0x138>)
 8002720:	601a      	str	r2, [r3, #0]
			break;
 8002722:	e004      	b.n	800272e <MPU6050_Config+0xe2>
		
		case AFS_SEL_16g:
			accelScalingFactor = (16000.0f/32768.0f);
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <MPU6050_Config+0x12c>)
 8002726:	4a18      	ldr	r2, [pc, #96]	; (8002788 <MPU6050_Config+0x13c>)
 8002728:	601a      	str	r2, [r3, #0]
			break;
 800272a:	e000      	b.n	800272e <MPU6050_Config+0xe2>
		
		default:
			break;
 800272c:	bf00      	nop
	}
	//Gyroscope Scaling Factor 
	switch (config->Gyro_Full_Scale)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	785b      	ldrb	r3, [r3, #1]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d81a      	bhi.n	800276c <MPU6050_Config+0x120>
 8002736:	a201      	add	r2, pc, #4	; (adr r2, 800273c <MPU6050_Config+0xf0>)
 8002738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273c:	0800274d 	.word	0x0800274d
 8002740:	08002755 	.word	0x08002755
 8002744:	0800275d 	.word	0x0800275d
 8002748:	08002765 	.word	0x08002765
	{
		case FS_SEL_250:
			gyroScalingFactor = 250.0f/32768.0f;
 800274c:	4b0f      	ldr	r3, [pc, #60]	; (800278c <MPU6050_Config+0x140>)
 800274e:	4a10      	ldr	r2, [pc, #64]	; (8002790 <MPU6050_Config+0x144>)
 8002750:	601a      	str	r2, [r3, #0]
			break;
 8002752:	e00c      	b.n	800276e <MPU6050_Config+0x122>
		
		case FS_SEL_500:
				gyroScalingFactor = 500.0f/32768.0f;
 8002754:	4b0d      	ldr	r3, [pc, #52]	; (800278c <MPU6050_Config+0x140>)
 8002756:	4a0f      	ldr	r2, [pc, #60]	; (8002794 <MPU6050_Config+0x148>)
 8002758:	601a      	str	r2, [r3, #0]
				break;
 800275a:	e008      	b.n	800276e <MPU6050_Config+0x122>
		
		case FS_SEL_1000:
			gyroScalingFactor = 1000.0f/32768.0f;
 800275c:	4b0b      	ldr	r3, [pc, #44]	; (800278c <MPU6050_Config+0x140>)
 800275e:	4a0e      	ldr	r2, [pc, #56]	; (8002798 <MPU6050_Config+0x14c>)
 8002760:	601a      	str	r2, [r3, #0]
			break;
 8002762:	e004      	b.n	800276e <MPU6050_Config+0x122>
		
		case FS_SEL_2000:
			gyroScalingFactor = 2000.0f/32768.0f;
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <MPU6050_Config+0x140>)
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <MPU6050_Config+0x130>)
 8002768:	601a      	str	r2, [r3, #0]
			break;
 800276a:	e000      	b.n	800276e <MPU6050_Config+0x122>
		
		default:
			break;
 800276c:	bf00      	nop
	}
	
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	200001f8 	.word	0x200001f8
 800277c:	3d7a0000 	.word	0x3d7a0000
 8002780:	3dfa0000 	.word	0x3dfa0000
 8002784:	3e7a0000 	.word	0x3e7a0000
 8002788:	3efa0000 	.word	0x3efa0000
 800278c:	200001fc 	.word	0x200001fc
 8002790:	3bfa0000 	.word	0x3bfa0000
 8002794:	3c7a0000 	.word	0x3c7a0000
 8002798:	3cfa0000 	.word	0x3cfa0000

0800279c <MPU6050_Set_SMPRT_DIV>:
	return Buffer;
}

//6- Set Sample Rate Divider
void MPU6050_Set_SMPRT_DIV(uint8_t SMPRTvalue)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(SMPLRT_DIV_REG, SMPRTvalue);
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	4619      	mov	r1, r3
 80027aa:	2019      	movs	r0, #25
 80027ac:	f7ff ff30 	bl	8002610 <I2C_Write8>
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <MPU6050_Get_Accel_RawData>:
	
}

//9- Get Accel Raw Data
void MPU6050_Get_Accel_RawData(RawData_Def *rawDef)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	uint8_t i2cBuf[2];
	uint8_t AcceArr[6], GyroArr[6];
	
	//i2cBuf[1] = 0;

	I2C_Read(INT_STATUS_REG, &i2cBuf[1],1);
 80027c0:	f107 031c 	add.w	r3, r7, #28
 80027c4:	3301      	adds	r3, #1
 80027c6:	2201      	movs	r2, #1
 80027c8:	4619      	mov	r1, r3
 80027ca:	203a      	movs	r0, #58	; 0x3a
 80027cc:	f7ff fef8 	bl	80025c0 <I2C_Read>
	if((i2cBuf[1]&&0x01))
 80027d0:	7f7b      	ldrb	r3, [r7, #29]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d04f      	beq.n	8002876 <MPU6050_Get_Accel_RawData+0xbe>
	{
		I2C_Read(ACCEL_XOUT_H_REG, AcceArr,6);
 80027d6:	f107 0314 	add.w	r3, r7, #20
 80027da:	2206      	movs	r2, #6
 80027dc:	4619      	mov	r1, r3
 80027de:	203b      	movs	r0, #59	; 0x3b
 80027e0:	f7ff feee 	bl	80025c0 <I2C_Read>
		
		//Accel Raw Data
		rawDef->x = ((AcceArr[0]<<8) + AcceArr[1]); // x-Axis
 80027e4:	7d3b      	ldrb	r3, [r7, #20]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	7d7b      	ldrb	r3, [r7, #21]
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	4413      	add	r3, r2
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	801a      	strh	r2, [r3, #0]
		rawDef->y = ((AcceArr[2]<<8) + AcceArr[3]); // y-Axis
 80027fa:	7dbb      	ldrb	r3, [r7, #22]
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	021b      	lsls	r3, r3, #8
 8002800:	b29a      	uxth	r2, r3
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	b29b      	uxth	r3, r3
 8002806:	4413      	add	r3, r2
 8002808:	b29b      	uxth	r3, r3
 800280a:	b21a      	sxth	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	805a      	strh	r2, [r3, #2]
		rawDef->z = ((AcceArr[4]<<8) + AcceArr[5]); // z-Axis
 8002810:	7e3b      	ldrb	r3, [r7, #24]
 8002812:	b29b      	uxth	r3, r3
 8002814:	021b      	lsls	r3, r3, #8
 8002816:	b29a      	uxth	r2, r3
 8002818:	7e7b      	ldrb	r3, [r7, #25]
 800281a:	b29b      	uxth	r3, r3
 800281c:	4413      	add	r3, r2
 800281e:	b29b      	uxth	r3, r3
 8002820:	b21a      	sxth	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	809a      	strh	r2, [r3, #4]
		//Gyro Raw Data
		I2C_Read(GYRO_XOUT_H_REG, GyroArr,6);
 8002826:	f107 030c 	add.w	r3, r7, #12
 800282a:	2206      	movs	r2, #6
 800282c:	4619      	mov	r1, r3
 800282e:	2043      	movs	r0, #67	; 0x43
 8002830:	f7ff fec6 	bl	80025c0 <I2C_Read>
		GyroRW[0] = ((GyroArr[0]<<8) + GyroArr[1]);
 8002834:	7b3b      	ldrb	r3, [r7, #12]
 8002836:	b29b      	uxth	r3, r3
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	b29a      	uxth	r2, r3
 800283c:	7b7b      	ldrb	r3, [r7, #13]
 800283e:	b29b      	uxth	r3, r3
 8002840:	4413      	add	r3, r2
 8002842:	b29b      	uxth	r3, r3
 8002844:	b21a      	sxth	r2, r3
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <MPU6050_Get_Accel_RawData+0xc8>)
 8002848:	801a      	strh	r2, [r3, #0]
		GyroRW[1] = (GyroArr[2]<<8) + GyroArr[3];
 800284a:	7bbb      	ldrb	r3, [r7, #14]
 800284c:	b29b      	uxth	r3, r3
 800284e:	021b      	lsls	r3, r3, #8
 8002850:	b29a      	uxth	r2, r3
 8002852:	7bfb      	ldrb	r3, [r7, #15]
 8002854:	b29b      	uxth	r3, r3
 8002856:	4413      	add	r3, r2
 8002858:	b29b      	uxth	r3, r3
 800285a:	b21a      	sxth	r2, r3
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <MPU6050_Get_Accel_RawData+0xc8>)
 800285e:	805a      	strh	r2, [r3, #2]
		GyroRW[2] = ((GyroArr[4]<<8) + GyroArr[5]);
 8002860:	7c3b      	ldrb	r3, [r7, #16]
 8002862:	b29b      	uxth	r3, r3
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	b29a      	uxth	r2, r3
 8002868:	7c7b      	ldrb	r3, [r7, #17]
 800286a:	b29b      	uxth	r3, r3
 800286c:	4413      	add	r3, r2
 800286e:	b29b      	uxth	r3, r3
 8002870:	b21a      	sxth	r2, r3
 8002872:	4b03      	ldr	r3, [pc, #12]	; (8002880 <MPU6050_Get_Accel_RawData+0xc8>)
 8002874:	809a      	strh	r2, [r3, #4]
			GyroRW[0] = 9;
			GyroRW[1] = 9;
			GyroRW[2] = 9;
			*/
	}
}
 8002876:	bf00      	nop
 8002878:	3720      	adds	r7, #32
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000200 	.word	0x20000200

08002884 <MPU6050_Get_Gyro_RawData>:
	CaliDef->y = (AccelScaled.y) - A_Y_Bias;// y-Axis
	CaliDef->z = (AccelScaled.z) - A_Z_Bias;// z-Axis
}
//12- Get Gyro Raw Data
void MPU6050_Get_Gyro_RawData(RawData_Def *rawDef)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	
	//Accel Raw Data
	rawDef->x = GyroRW[0];
 800288c:	4b09      	ldr	r3, [pc, #36]	; (80028b4 <MPU6050_Get_Gyro_RawData+0x30>)
 800288e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	801a      	strh	r2, [r3, #0]
	rawDef->y = GyroRW[1];
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <MPU6050_Get_Gyro_RawData+0x30>)
 8002898:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	805a      	strh	r2, [r3, #2]
	rawDef->z = GyroRW[2];
 80028a0:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <MPU6050_Get_Gyro_RawData+0x30>)
 80028a2:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	809a      	strh	r2, [r3, #4]
	
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	20000200 	.word	0x20000200

080028b8 <MotorSetValue>:
int Counter = 0;
int mode = MODE_ACCELERATION_BURST;


void MotorSetValue(int16_t Left, int16_t Right)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	460a      	mov	r2, r1
 80028c2:	80fb      	strh	r3, [r7, #6]
 80028c4:	4613      	mov	r3, r2
 80028c6:	80bb      	strh	r3, [r7, #4]
	if (Right > 0) {
 80028c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	dd0a      	ble.n	80028e6 <MotorSetValue+0x2e>
		SetPwm(Right, 3);
 80028d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80028d4:	2103      	movs	r1, #3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 f82e 	bl	8002938 <SetPwm>
		SetPwm(0, 4);
 80028dc:	2104      	movs	r1, #4
 80028de:	2000      	movs	r0, #0
 80028e0:	f000 f82a 	bl	8002938 <SetPwm>
 80028e4:	e00a      	b.n	80028fc <MotorSetValue+0x44>
	} else {
		SetPwm(0, 3);
 80028e6:	2103      	movs	r1, #3
 80028e8:	2000      	movs	r0, #0
 80028ea:	f000 f825 	bl	8002938 <SetPwm>
		SetPwm(-1 * Right, 4);
 80028ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80028f2:	425b      	negs	r3, r3
 80028f4:	2104      	movs	r1, #4
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f81e 	bl	8002938 <SetPwm>
	}
	if (Left > 0) {
 80028fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002900:	2b00      	cmp	r3, #0
 8002902:	dd0a      	ble.n	800291a <MotorSetValue+0x62>
		SetPwm(Left, 2);
 8002904:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002908:	2102      	movs	r1, #2
 800290a:	4618      	mov	r0, r3
 800290c:	f000 f814 	bl	8002938 <SetPwm>
		SetPwm(0, 1);
 8002910:	2101      	movs	r1, #1
 8002912:	2000      	movs	r0, #0
 8002914:	f000 f810 	bl	8002938 <SetPwm>
	} else {
		SetPwm(0, 2);
		SetPwm(-1 * Left, 1);
	}
}
 8002918:	e00a      	b.n	8002930 <MotorSetValue+0x78>
		SetPwm(0, 2);
 800291a:	2102      	movs	r1, #2
 800291c:	2000      	movs	r0, #0
 800291e:	f000 f80b 	bl	8002938 <SetPwm>
		SetPwm(-1 * Left, 1);
 8002922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002926:	425b      	negs	r3, r3
 8002928:	2101      	movs	r1, #1
 800292a:	4618      	mov	r0, r3
 800292c:	f000 f804 	bl	8002938 <SetPwm>
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <SetPwm>:

void SetPwm(uint16_t Value, uint16_t Channel) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b08a      	sub	sp, #40	; 0x28
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	460a      	mov	r2, r1
 8002942:	80fb      	strh	r3, [r7, #6]
 8002944:	4613      	mov	r3, r2
 8002946:	80bb      	strh	r3, [r7, #4]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002948:	2360      	movs	r3, #96	; 0x60
 800294a:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = Value;
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]

    switch(Channel) {
 8002958:	88bb      	ldrh	r3, [r7, #4]
 800295a:	3b01      	subs	r3, #1
 800295c:	2b03      	cmp	r3, #3
 800295e:	d83b      	bhi.n	80029d8 <SetPwm+0xa0>
 8002960:	a201      	add	r2, pc, #4	; (adr r2, 8002968 <SetPwm+0x30>)
 8002962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002966:	bf00      	nop
 8002968:	08002979 	.word	0x08002979
 800296c:	08002991 	.word	0x08002991
 8002970:	080029a9 	.word	0x080029a9
 8002974:	080029c1 	.word	0x080029c1
    case 1: {
    	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8002978:	f107 030c 	add.w	r3, r7, #12
 800297c:	2200      	movs	r2, #0
 800297e:	4619      	mov	r1, r3
 8002980:	4818      	ldr	r0, [pc, #96]	; (80029e4 <SetPwm+0xac>)
 8002982:	f004 f94d 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002986:	2100      	movs	r1, #0
 8002988:	4816      	ldr	r0, [pc, #88]	; (80029e4 <SetPwm+0xac>)
 800298a:	f004 f80f 	bl	80069ac <HAL_TIM_PWM_Start>
		break;
 800298e:	e024      	b.n	80029da <SetPwm+0xa2>
    }
    case 2: {
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8002990:	f107 030c 	add.w	r3, r7, #12
 8002994:	2204      	movs	r2, #4
 8002996:	4619      	mov	r1, r3
 8002998:	4812      	ldr	r0, [pc, #72]	; (80029e4 <SetPwm+0xac>)
 800299a:	f004 f941 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800299e:	2104      	movs	r1, #4
 80029a0:	4810      	ldr	r0, [pc, #64]	; (80029e4 <SetPwm+0xac>)
 80029a2:	f004 f803 	bl	80069ac <HAL_TIM_PWM_Start>
		break;
 80029a6:	e018      	b.n	80029da <SetPwm+0xa2>
	}
    case 3: {
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 80029a8:	f107 030c 	add.w	r3, r7, #12
 80029ac:	2208      	movs	r2, #8
 80029ae:	4619      	mov	r1, r3
 80029b0:	480c      	ldr	r0, [pc, #48]	; (80029e4 <SetPwm+0xac>)
 80029b2:	f004 f935 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80029b6:	2108      	movs	r1, #8
 80029b8:	480a      	ldr	r0, [pc, #40]	; (80029e4 <SetPwm+0xac>)
 80029ba:	f003 fff7 	bl	80069ac <HAL_TIM_PWM_Start>
		break;
 80029be:	e00c      	b.n	80029da <SetPwm+0xa2>
	}
    case 4: {
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	220c      	movs	r2, #12
 80029c6:	4619      	mov	r1, r3
 80029c8:	4806      	ldr	r0, [pc, #24]	; (80029e4 <SetPwm+0xac>)
 80029ca:	f004 f929 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80029ce:	210c      	movs	r1, #12
 80029d0:	4804      	ldr	r0, [pc, #16]	; (80029e4 <SetPwm+0xac>)
 80029d2:	f003 ffeb 	bl	80069ac <HAL_TIM_PWM_Start>
		break;
 80029d6:	e000      	b.n	80029da <SetPwm+0xa2>
	}
    default : {
    	// Blad XDD
    	break;
 80029d8:	bf00      	nop
    }
    }

}
 80029da:	bf00      	nop
 80029dc:	3728      	adds	r7, #40	; 0x28
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	200002f8 	.word	0x200002f8

080029e8 <HAL_TIM_PeriodElapsedCallback>:
double MapValue2(double input, double input_start,double input_end,double output_start,double output_end) {
	double slope = 1.0 * (output_end - output_start) / (input_end - input_start);
	return output_start + slope * (input - input_start);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance){
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x24>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d102      	bne.n	8002a02 <HAL_TIM_PeriodElapsedCallback+0x1a>
		Flag = 1;
 80029fc:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]
	}
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr
 8002a0c:	2000038c 	.word	0x2000038c
 8002a10:	20000208 	.word	0x20000208

08002a14 <SendReturn>:
	if (a > 0) {
		CDC_Transmit_FS(in, a);
	}
}

void SendReturn(short val){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80fb      	strh	r3, [r7, #6]
	Msg[0] = OK;
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	; (8002a58 <SendReturn+0x44>)
 8002a20:	22ff      	movs	r2, #255	; 0xff
 8002a22:	701a      	strb	r2, [r3, #0]
	Msg[1] = val;
 8002a24:	88fb      	ldrh	r3, [r7, #6]
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	4b0b      	ldr	r3, [pc, #44]	; (8002a58 <SendReturn+0x44>)
 8002a2a:	705a      	strb	r2, [r3, #1]
	Msg[2] = val >> 8;
 8002a2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a30:	121b      	asrs	r3, r3, #8
 8002a32:	b21b      	sxth	r3, r3
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	4b08      	ldr	r3, [pc, #32]	; (8002a58 <SendReturn+0x44>)
 8002a38:	709a      	strb	r2, [r3, #2]
	if (NRF24_write(Msg, 3))
 8002a3a:	2103      	movs	r1, #3
 8002a3c:	4806      	ldr	r0, [pc, #24]	; (8002a58 <SendReturn+0x44>)
 8002a3e:	f7fe fe3b 	bl	80016b8 <NRF24_write>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <SendReturn+0x3c>
	  {
		  //HAL_Delay(1);
		  NRF24_read(RF_RxData, 16);
 8002a48:	2110      	movs	r1, #16
 8002a4a:	4804      	ldr	r0, [pc, #16]	; (8002a5c <SendReturn+0x48>)
 8002a4c:	f7fe fe88 	bl	8001760 <NRF24_read>
	  }
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000008 	.word	0x20000008
 8002a5c:	200003fc 	.word	0x200003fc

08002a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a62:	b0a5      	sub	sp, #148	; 0x94
 8002a64:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a66:	f001 f8b9 	bl	8003bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a6a:	f000 fb81 	bl	8003170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a6e:	f000 fdbb 	bl	80035e8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002a72:	f000 fbd9 	bl	8003228 <MX_ADC1_Init>
  MX_I2C2_Init();
 8002a76:	f000 fc15 	bl	80032a4 <MX_I2C2_Init>
  MX_SPI1_Init();
 8002a7a:	f000 fc41 	bl	8003300 <MX_SPI1_Init>
  MX_TIM4_Init();
 8002a7e:	f000 fd0f 	bl	80034a0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002a82:	f000 fd87 	bl	8003594 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002a86:	f000 fc71 	bl	800336c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002a8a:	f000 fcbb 	bl	8003404 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Timer
  HAL_TIM_Base_Start_IT(&htim3);
 8002a8e:	489c      	ldr	r0, [pc, #624]	; (8002d00 <main+0x2a0>)
 8002a90:	f003 ff3d 	bl	800690e <HAL_TIM_Base_Start_IT>

  // NRF
  NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8002a94:	4c9b      	ldr	r4, [pc, #620]	; (8002d04 <main+0x2a4>)
 8002a96:	4668      	mov	r0, sp
 8002a98:	1d23      	adds	r3, r4, #4
 8002a9a:	2254      	movs	r2, #84	; 0x54
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	f004 ff8f 	bl	80079c0 <memcpy>
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	4897      	ldr	r0, [pc, #604]	; (8002d08 <main+0x2a8>)
 8002aaa:	f7fe fd19 	bl	80014e0 <NRF24_begin>
  NRF24_stopListening();
 8002aae:	f7fe fdf7 	bl	80016a0 <NRF24_stopListening>
  NRF24_openWritingPipe(PipeAddres);
 8002ab2:	4b96      	ldr	r3, [pc, #600]	; (8002d0c <main+0x2ac>)
 8002ab4:	cb18      	ldmia	r3, {r3, r4}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	4621      	mov	r1, r4
 8002aba:	f7fe fe71 	bl	80017a0 <NRF24_openWritingPipe>
  NRF24_setAutoAck(true);
 8002abe:	2001      	movs	r0, #1
 8002ac0:	f7fe ff62 	bl	8001988 <NRF24_setAutoAck>
  NRF24_setChannel(52);
 8002ac4:	2034      	movs	r0, #52	; 0x34
 8002ac6:	f7fe feaa 	bl	800181e <NRF24_setChannel>
  NRF24_setPayloadSize(13);
 8002aca:	200d      	movs	r0, #13
 8002acc:	f7fe febc 	bl	8001848 <NRF24_setPayloadSize>
  NRF24_enableDynamicPayloads();
 8002ad0:	f7fe ff10 	bl	80018f4 <NRF24_enableDynamicPayloads>
  NRF24_enableAckPayload();
 8002ad4:	f7fe fee0 	bl	8001898 <NRF24_enableAckPayload>

  // MPU
  __HAL_RCC_I2C2_FORCE_RESET();
 8002ad8:	4b8d      	ldr	r3, [pc, #564]	; (8002d10 <main+0x2b0>)
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	4a8c      	ldr	r2, [pc, #560]	; (8002d10 <main+0x2b0>)
 8002ade:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ae2:	6113      	str	r3, [r2, #16]
  __HAL_RCC_I2C2_RELEASE_RESET();
 8002ae4:	4b8a      	ldr	r3, [pc, #552]	; (8002d10 <main+0x2b0>)
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	4a89      	ldr	r2, [pc, #548]	; (8002d10 <main+0x2b0>)
 8002aea:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002aee:	6113      	str	r3, [r2, #16]
  MX_I2C2_Init();
 8002af0:	f000 fbd8 	bl	80032a4 <MX_I2C2_Init>
  __HAL_RCC_I2C2_FORCE_RESET();
 8002af4:	4b86      	ldr	r3, [pc, #536]	; (8002d10 <main+0x2b0>)
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	4a85      	ldr	r2, [pc, #532]	; (8002d10 <main+0x2b0>)
 8002afa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002afe:	6113      	str	r3, [r2, #16]
  __HAL_RCC_I2C2_RELEASE_RESET();
 8002b00:	4b83      	ldr	r3, [pc, #524]	; (8002d10 <main+0x2b0>)
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	4a82      	ldr	r2, [pc, #520]	; (8002d10 <main+0x2b0>)
 8002b06:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002b0a:	6113      	str	r3, [r2, #16]
  MX_I2C2_Init();
 8002b0c:	f000 fbca 	bl	80032a4 <MX_I2C2_Init>
  Init(&hi2c2, &htim2);	// NIC NIE MOZE BYC PO TYM, URUCHAMIA SIE ZEGAR DO CALKOWANIA
 8002b10:	4980      	ldr	r1, [pc, #512]	; (8002d14 <main+0x2b4>)
 8002b12:	4881      	ldr	r0, [pc, #516]	; (8002d18 <main+0x2b8>)
 8002b14:	f7fe f8d4 	bl	8000cc0 <Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //MotorSetValue(0, 255);
	  Update();
 8002b18:	f7fe f942 	bl	8000da0 <Update>
	  switch (mode){
 8002b1c:	4b7f      	ldr	r3, [pc, #508]	; (8002d1c <main+0x2bc>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2ba1      	cmp	r3, #161	; 0xa1
 8002b22:	d008      	beq.n	8002b36 <main+0xd6>
 8002b24:	2ba2      	cmp	r3, #162	; 0xa2
 8002b26:	d00b      	beq.n	8002b40 <main+0xe0>
 8002b28:	2ba0      	cmp	r3, #160	; 0xa0
 8002b2a:	d10e      	bne.n	8002b4a <main+0xea>
	  case MODE_ACCELERATION_BURST: {
		  GetAcceleration(Msg, 1);
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	487c      	ldr	r0, [pc, #496]	; (8002d20 <main+0x2c0>)
 8002b30:	f7fe fac0 	bl	80010b4 <GetAcceleration>
		  break;
 8002b34:	e009      	b.n	8002b4a <main+0xea>
	  }
	  case MODE_VELOCITY_BURST: {
		  GetVelocity(Msg, 1);
 8002b36:	2101      	movs	r1, #1
 8002b38:	4879      	ldr	r0, [pc, #484]	; (8002d20 <main+0x2c0>)
 8002b3a:	f7fe faed 	bl	8001118 <GetVelocity>
		  break;
 8002b3e:	e004      	b.n	8002b4a <main+0xea>
	  }
	  case MODE_DISTANCE_BURST: {
		  GetDistance(Msg, 1);
 8002b40:	2101      	movs	r1, #1
 8002b42:	4877      	ldr	r0, [pc, #476]	; (8002d20 <main+0x2c0>)
 8002b44:	f7fe fb24 	bl	8001190 <GetDistance>
		  break;
 8002b48:	bf00      	nop
	  }
	  }

	  Msg[0] = FUNC_ACCEL_GYRO_DATA;
 8002b4a:	4b75      	ldr	r3, [pc, #468]	; (8002d20 <main+0x2c0>)
 8002b4c:	2280      	movs	r2, #128	; 0x80
 8002b4e:	701a      	strb	r2, [r3, #0]

	  if (NRF24_write(Msg, 13))
 8002b50:	210d      	movs	r1, #13
 8002b52:	4873      	ldr	r0, [pc, #460]	; (8002d20 <main+0x2c0>)
 8002b54:	f7fe fdb0 	bl	80016b8 <NRF24_write>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <main+0x106>
	  {
		  //HAL_Delay(1);
		  NRF24_read(RF_RxData, 16);
 8002b5e:	2110      	movs	r1, #16
 8002b60:	4870      	ldr	r0, [pc, #448]	; (8002d24 <main+0x2c4>)
 8002b62:	f7fe fdfd 	bl	8001760 <NRF24_read>
	  }
	  //Counter ++;
	  HAL_Delay(1);
 8002b66:	2001      	movs	r0, #1
 8002b68:	f001 f89a 	bl	8003ca0 <HAL_Delay>
	  switch (RF_RxData[0]) {
 8002b6c:	4b6d      	ldr	r3, [pc, #436]	; (8002d24 <main+0x2c4>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	3b81      	subs	r3, #129	; 0x81
 8002b72:	2b42      	cmp	r3, #66	; 0x42
 8002b74:	f200 82e3 	bhi.w	800313e <main+0x6de>
 8002b78:	a201      	add	r2, pc, #4	; (adr r2, 8002b80 <main+0x120>)
 8002b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b7e:	bf00      	nop
 8002b80:	08002c8d 	.word	0x08002c8d
 8002b84:	0800313f 	.word	0x0800313f
 8002b88:	0800313f 	.word	0x0800313f
 8002b8c:	0800313f 	.word	0x0800313f
 8002b90:	0800313f 	.word	0x0800313f
 8002b94:	0800313f 	.word	0x0800313f
 8002b98:	0800313f 	.word	0x0800313f
 8002b9c:	0800313f 	.word	0x0800313f
 8002ba0:	0800313f 	.word	0x0800313f
 8002ba4:	0800313f 	.word	0x0800313f
 8002ba8:	0800313f 	.word	0x0800313f
 8002bac:	0800313f 	.word	0x0800313f
 8002bb0:	0800313f 	.word	0x0800313f
 8002bb4:	0800313f 	.word	0x0800313f
 8002bb8:	0800313f 	.word	0x0800313f
 8002bbc:	0800313f 	.word	0x0800313f
 8002bc0:	0800313f 	.word	0x0800313f
 8002bc4:	0800313f 	.word	0x0800313f
 8002bc8:	0800313f 	.word	0x0800313f
 8002bcc:	0800313f 	.word	0x0800313f
 8002bd0:	0800313f 	.word	0x0800313f
 8002bd4:	0800313f 	.word	0x0800313f
 8002bd8:	0800313f 	.word	0x0800313f
 8002bdc:	0800313f 	.word	0x0800313f
 8002be0:	0800313f 	.word	0x0800313f
 8002be4:	0800313f 	.word	0x0800313f
 8002be8:	0800313f 	.word	0x0800313f
 8002bec:	0800313f 	.word	0x0800313f
 8002bf0:	0800313f 	.word	0x0800313f
 8002bf4:	0800313f 	.word	0x0800313f
 8002bf8:	0800313f 	.word	0x0800313f
 8002bfc:	08002ce9 	.word	0x08002ce9
 8002c00:	08002cf1 	.word	0x08002cf1
 8002c04:	08002cf9 	.word	0x08002cf9
 8002c08:	0800313f 	.word	0x0800313f
 8002c0c:	0800313f 	.word	0x0800313f
 8002c10:	0800313f 	.word	0x0800313f
 8002c14:	0800313f 	.word	0x0800313f
 8002c18:	0800313f 	.word	0x0800313f
 8002c1c:	0800313f 	.word	0x0800313f
 8002c20:	0800313f 	.word	0x0800313f
 8002c24:	0800313f 	.word	0x0800313f
 8002c28:	0800313f 	.word	0x0800313f
 8002c2c:	0800313f 	.word	0x0800313f
 8002c30:	0800313f 	.word	0x0800313f
 8002c34:	0800313f 	.word	0x0800313f
 8002c38:	0800313f 	.word	0x0800313f
 8002c3c:	0800313f 	.word	0x0800313f
 8002c40:	0800313f 	.word	0x0800313f
 8002c44:	0800313f 	.word	0x0800313f
 8002c48:	0800313f 	.word	0x0800313f
 8002c4c:	0800313f 	.word	0x0800313f
 8002c50:	0800313f 	.word	0x0800313f
 8002c54:	0800313f 	.word	0x0800313f
 8002c58:	0800313f 	.word	0x0800313f
 8002c5c:	0800313f 	.word	0x0800313f
 8002c60:	0800313f 	.word	0x0800313f
 8002c64:	0800313f 	.word	0x0800313f
 8002c68:	0800313f 	.word	0x0800313f
 8002c6c:	0800313f 	.word	0x0800313f
 8002c70:	0800313f 	.word	0x0800313f
 8002c74:	0800313f 	.word	0x0800313f
 8002c78:	0800313f 	.word	0x0800313f
 8002c7c:	08002cd7 	.word	0x08002cd7
 8002c80:	0800313f 	.word	0x0800313f
 8002c84:	08002d29 	.word	0x08002d29
 8002c88:	08003029 	.word	0x08003029
	  case FUNC_JOYSTICK_DATA: {
		  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		  int16_t Forward = (unsigned char)RF_RxData[1] | (((uint16_t)RF_RxData[2]) << 8);
 8002c8c:	4b25      	ldr	r3, [pc, #148]	; (8002d24 <main+0x2c4>)
 8002c8e:	785b      	ldrb	r3, [r3, #1]
 8002c90:	b21a      	sxth	r2, r3
 8002c92:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <main+0x2c4>)
 8002c94:	789b      	ldrb	r3, [r3, #2]
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	b21b      	sxth	r3, r3
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	80fb      	strh	r3, [r7, #6]
		  int16_t Direction = (unsigned char)RF_RxData[3] | (((uint16_t)RF_RxData[4]) << 8);
 8002c9e:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <main+0x2c4>)
 8002ca0:	78db      	ldrb	r3, [r3, #3]
 8002ca2:	b21a      	sxth	r2, r3
 8002ca4:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <main+0x2c4>)
 8002ca6:	791b      	ldrb	r3, [r3, #4]
 8002ca8:	021b      	lsls	r3, r3, #8
 8002caa:	b21b      	sxth	r3, r3
 8002cac:	4313      	orrs	r3, r2
 8002cae:	80bb      	strh	r3, [r7, #4]
		  int16_t Left = Forward + Direction;
 8002cb0:	88fa      	ldrh	r2, [r7, #6]
 8002cb2:	88bb      	ldrh	r3, [r7, #4]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	807b      	strh	r3, [r7, #2]
		  int16_t Right = Forward - Direction;
 8002cba:	88fa      	ldrh	r2, [r7, #6]
 8002cbc:	88bb      	ldrh	r3, [r7, #4]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	803b      	strh	r3, [r7, #0]

		  MotorSetValue(Left, Right);
 8002cc4:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002cc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff fdf2 	bl	80028b8 <MotorSetValue>
		  break;
 8002cd4:	e233      	b.n	800313e <main+0x6de>
	  }
	  case PROG_CALLIBRATE: {
		  Callibrate(RF_RxData[1]);
 8002cd6:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <main+0x2c4>)
 8002cd8:	785b      	ldrb	r3, [r3, #1]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe f94a 	bl	8000f74 <Callibrate>
		  SendReturn(0);
 8002ce0:	2000      	movs	r0, #0
 8002ce2:	f7ff fe97 	bl	8002a14 <SendReturn>
		  break;
 8002ce6:	e22a      	b.n	800313e <main+0x6de>
	  }
	  case MODE_ACCELERATION_BURST: {
		  mode = MODE_ACCELERATION_BURST;
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <main+0x2bc>)
 8002cea:	22a0      	movs	r2, #160	; 0xa0
 8002cec:	601a      	str	r2, [r3, #0]
		  break;
 8002cee:	e226      	b.n	800313e <main+0x6de>
	  }
	  case MODE_VELOCITY_BURST: {
		  mode = MODE_VELOCITY_BURST;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <main+0x2bc>)
 8002cf2:	22a1      	movs	r2, #161	; 0xa1
 8002cf4:	601a      	str	r2, [r3, #0]
		  break;
 8002cf6:	e222      	b.n	800313e <main+0x6de>
	  }
	  case MODE_DISTANCE_BURST: {
		  mode = MODE_DISTANCE_BURST;
 8002cf8:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <main+0x2bc>)
 8002cfa:	22a2      	movs	r2, #162	; 0xa2
 8002cfc:	601a      	str	r2, [r3, #0]
		  break;
 8002cfe:	e21e      	b.n	800313e <main+0x6de>
 8002d00:	2000038c 	.word	0x2000038c
 8002d04:	2000045c 	.word	0x2000045c
 8002d08:	40010c00 	.word	0x40010c00
 8002d0c:	20000000 	.word	0x20000000
 8002d10:	40021000 	.word	0x40021000
 8002d14:	200004b4 	.word	0x200004b4
 8002d18:	20000338 	.word	0x20000338
 8002d1c:	20000028 	.word	0x20000028
 8002d20:	20000008 	.word	0x20000008
 8002d24:	200003fc 	.word	0x200003fc
	  }
	  case PROG_MOVE_BREAK: {
		  // PROG - START - ACCEL - MAX - DIST - STOP
		  short SSpeed = (unsigned char)RF_RxData[1] | (((uint16_t)RF_RxData[2]) << 8);
 8002d28:	4bbb      	ldr	r3, [pc, #748]	; (8003018 <main+0x5b8>)
 8002d2a:	785b      	ldrb	r3, [r3, #1]
 8002d2c:	b21a      	sxth	r2, r3
 8002d2e:	4bba      	ldr	r3, [pc, #744]	; (8003018 <main+0x5b8>)
 8002d30:	789b      	ldrb	r3, [r3, #2]
 8002d32:	021b      	lsls	r3, r3, #8
 8002d34:	b21b      	sxth	r3, r3
 8002d36:	4313      	orrs	r3, r2
 8002d38:	86fb      	strh	r3, [r7, #54]	; 0x36
		  short ASpeed = (unsigned char)RF_RxData[3] | (((uint16_t)RF_RxData[4]) << 8);
 8002d3a:	4bb7      	ldr	r3, [pc, #732]	; (8003018 <main+0x5b8>)
 8002d3c:	78db      	ldrb	r3, [r3, #3]
 8002d3e:	b21a      	sxth	r2, r3
 8002d40:	4bb5      	ldr	r3, [pc, #724]	; (8003018 <main+0x5b8>)
 8002d42:	791b      	ldrb	r3, [r3, #4]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	b21b      	sxth	r3, r3
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	853b      	strh	r3, [r7, #40]	; 0x28
		  short MSpeed = (unsigned char)RF_RxData[5] | (((uint16_t)RF_RxData[6]) << 8);
 8002d4c:	4bb2      	ldr	r3, [pc, #712]	; (8003018 <main+0x5b8>)
 8002d4e:	795b      	ldrb	r3, [r3, #5]
 8002d50:	b21a      	sxth	r2, r3
 8002d52:	4bb1      	ldr	r3, [pc, #708]	; (8003018 <main+0x5b8>)
 8002d54:	799b      	ldrb	r3, [r3, #6]
 8002d56:	021b      	lsls	r3, r3, #8
 8002d58:	b21b      	sxth	r3, r3
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	84fb      	strh	r3, [r7, #38]	; 0x26
		  short Dist = (unsigned char)RF_RxData[7] | (((uint16_t)RF_RxData[8]) << 8);
 8002d5e:	4bae      	ldr	r3, [pc, #696]	; (8003018 <main+0x5b8>)
 8002d60:	79db      	ldrb	r3, [r3, #7]
 8002d62:	b21a      	sxth	r2, r3
 8002d64:	4bac      	ldr	r3, [pc, #688]	; (8003018 <main+0x5b8>)
 8002d66:	7a1b      	ldrb	r3, [r3, #8]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	b21b      	sxth	r3, r3
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	84bb      	strh	r3, [r7, #36]	; 0x24
		  short ReturnDist = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	86bb      	strh	r3, [r7, #52]	; 0x34
		  short Stop = (unsigned char)RF_RxData[9] | (((uint16_t)RF_RxData[10]) << 8);
 8002d74:	4ba8      	ldr	r3, [pc, #672]	; (8003018 <main+0x5b8>)
 8002d76:	7a5b      	ldrb	r3, [r3, #9]
 8002d78:	b21a      	sxth	r2, r3
 8002d7a:	4ba7      	ldr	r3, [pc, #668]	; (8003018 <main+0x5b8>)
 8002d7c:	7a9b      	ldrb	r3, [r3, #10]
 8002d7e:	021b      	lsls	r3, r3, #8
 8002d80:	b21b      	sxth	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	847b      	strh	r3, [r7, #34]	; 0x22
		  double Rot;
		  double P = 0.05, I = 0.2;
 8002d86:	a49c      	add	r4, pc, #624	; (adr r4, 8002ff8 <main+0x598>)
 8002d88:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002d8c:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8002d90:	a49b      	add	r4, pc, #620	; (adr r4, 8003000 <main+0x5a0>)
 8002d92:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002d96:	e9c7 3404 	strd	r3, r4, [r7, #16]
		  Callibrate(255);
 8002d9a:	20ff      	movs	r0, #255	; 0xff
 8002d9c:	f7fe f8ea 	bl	8000f74 <Callibrate>
		  Update();
 8002da0:	f7fd fffe 	bl	8000da0 <Update>
		  if (Dist > 0){
 8002da4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f340 8114 	ble.w	8002fd6 <main+0x576>
			  while(ReturnDist < Dist){
 8002dae:	e087      	b.n	8002ec0 <main+0x460>
				  Rot = P * Acceleration[5] + I * Velocity[5]/1000000.0;
 8002db0:	4b9a      	ldr	r3, [pc, #616]	; (800301c <main+0x5bc>)
 8002db2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fd fb24 	bl	8000404 <__aeabi_i2d>
 8002dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc0:	f7fd fb8a 	bl	80004d8 <__aeabi_dmul>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	460c      	mov	r4, r1
 8002dc8:	461d      	mov	r5, r3
 8002dca:	4626      	mov	r6, r4
 8002dcc:	4b94      	ldr	r3, [pc, #592]	; (8003020 <main+0x5c0>)
 8002dce:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8002dd2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	4621      	mov	r1, r4
 8002dda:	f7fd fb4f 	bl	800047c <__aeabi_l2d>
 8002dde:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002de2:	f7fd fb79 	bl	80004d8 <__aeabi_dmul>
 8002de6:	4603      	mov	r3, r0
 8002de8:	460c      	mov	r4, r1
 8002dea:	4618      	mov	r0, r3
 8002dec:	4621      	mov	r1, r4
 8002dee:	a386      	add	r3, pc, #536	; (adr r3, 8003008 <main+0x5a8>)
 8002df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df4:	f7fd fc9a 	bl	800072c <__aeabi_ddiv>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	460c      	mov	r4, r1
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4623      	mov	r3, r4
 8002e00:	4628      	mov	r0, r5
 8002e02:	4631      	mov	r1, r6
 8002e04:	f7fd f9b2 	bl	800016c <__adddf3>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	460c      	mov	r4, r1
 8002e0c:	e9c7 3402 	strd	r3, r4, [r7, #8]
				  if (SSpeed < MSpeed) {
 8002e10:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8002e14:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	da04      	bge.n	8002e26 <main+0x3c6>
					  SSpeed += ASpeed;
 8002e1c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002e1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002e20:	4413      	add	r3, r2
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	86fb      	strh	r3, [r7, #54]	; 0x36
				  }
				  MotorSetValue(-SSpeed -Rot, -SSpeed + Rot);
 8002e26:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002e2a:	425b      	negs	r3, r3
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fd fae9 	bl	8000404 <__aeabi_i2d>
 8002e32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e36:	f7fd f997 	bl	8000168 <__aeabi_dsub>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	460c      	mov	r4, r1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	4621      	mov	r1, r4
 8002e42:	f7fd fd5b 	bl	80008fc <__aeabi_d2iz>
 8002e46:	4603      	mov	r3, r0
 8002e48:	b21c      	sxth	r4, r3
 8002e4a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002e4e:	425b      	negs	r3, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd fad7 	bl	8000404 <__aeabi_i2d>
 8002e56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e5a:	f7fd f987 	bl	800016c <__adddf3>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	460b      	mov	r3, r1
 8002e62:	4610      	mov	r0, r2
 8002e64:	4619      	mov	r1, r3
 8002e66:	f7fd fd49 	bl	80008fc <__aeabi_d2iz>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	b21b      	sxth	r3, r3
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4620      	mov	r0, r4
 8002e72:	f7ff fd21 	bl	80028b8 <MotorSetValue>
				  ReturnDist = Distance[0]/1000000000000;
 8002e76:	4b6b      	ldr	r3, [pc, #428]	; (8003024 <main+0x5c4>)
 8002e78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e7c:	a364      	add	r3, pc, #400	; (adr r3, 8003010 <main+0x5b0>)
 8002e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e82:	f7fd fd63 	bl	800094c <__aeabi_ldivmod>
 8002e86:	4603      	mov	r3, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	86bb      	strh	r3, [r7, #52]	; 0x34
				  Update();
 8002e8c:	f7fd ff88 	bl	8000da0 <Update>
				  if ((Acceleration[0] > Stop) || (Acceleration[1] > Stop) || (Acceleration[2] > Stop)){
 8002e90:	4b62      	ldr	r3, [pc, #392]	; (800301c <main+0x5bc>)
 8002e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e96:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	f2c0 80a2 	blt.w	8002fe4 <main+0x584>
 8002ea0:	4b5e      	ldr	r3, [pc, #376]	; (800301c <main+0x5bc>)
 8002ea2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ea6:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	f2c0 809a 	blt.w	8002fe4 <main+0x584>
 8002eb0:	4b5a      	ldr	r3, [pc, #360]	; (800301c <main+0x5bc>)
 8002eb2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002eb6:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	f2c0 8092 	blt.w	8002fe4 <main+0x584>
			  while(ReturnDist < Dist){
 8002ec0:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8002ec4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	f6ff af71 	blt.w	8002db0 <main+0x350>
 8002ece:	e089      	b.n	8002fe4 <main+0x584>
					  break;	// Uderzenie
				  }
			  }
		  } else {
			  while(ReturnDist > Dist){
				  Rot = P * Acceleration[5] + I * Velocity[5]/1000000.0;
 8002ed0:	4b52      	ldr	r3, [pc, #328]	; (800301c <main+0x5bc>)
 8002ed2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fd fa94 	bl	8000404 <__aeabi_i2d>
 8002edc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ee0:	f7fd fafa 	bl	80004d8 <__aeabi_dmul>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	461d      	mov	r5, r3
 8002eea:	4626      	mov	r6, r4
 8002eec:	4b4c      	ldr	r3, [pc, #304]	; (8003020 <main+0x5c0>)
 8002eee:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8002ef2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	4621      	mov	r1, r4
 8002efa:	f7fd fabf 	bl	800047c <__aeabi_l2d>
 8002efe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f02:	f7fd fae9 	bl	80004d8 <__aeabi_dmul>
 8002f06:	4603      	mov	r3, r0
 8002f08:	460c      	mov	r4, r1
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	a33e      	add	r3, pc, #248	; (adr r3, 8003008 <main+0x5a8>)
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f7fd fc0a 	bl	800072c <__aeabi_ddiv>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4623      	mov	r3, r4
 8002f20:	4628      	mov	r0, r5
 8002f22:	4631      	mov	r1, r6
 8002f24:	f7fd f922 	bl	800016c <__adddf3>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	e9c7 3402 	strd	r3, r4, [r7, #8]
				  if (SSpeed < MSpeed) {
 8002f30:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8002f34:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	da04      	bge.n	8002f46 <main+0x4e6>
					  SSpeed += ASpeed;
 8002f3c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002f3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f40:	4413      	add	r3, r2
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	86fb      	strh	r3, [r7, #54]	; 0x36
				  }
				  MotorSetValue(SSpeed -Rot, SSpeed + Rot);
 8002f46:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fd fa5a 	bl	8000404 <__aeabi_i2d>
 8002f50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f54:	f7fd f908 	bl	8000168 <__aeabi_dsub>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	460c      	mov	r4, r1
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	4621      	mov	r1, r4
 8002f60:	f7fd fccc 	bl	80008fc <__aeabi_d2iz>
 8002f64:	4603      	mov	r3, r0
 8002f66:	b21c      	sxth	r4, r3
 8002f68:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fd fa49 	bl	8000404 <__aeabi_i2d>
 8002f72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f76:	f7fd f8f9 	bl	800016c <__adddf3>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	f7fd fcbb 	bl	80008fc <__aeabi_d2iz>
 8002f86:	4603      	mov	r3, r0
 8002f88:	b21b      	sxth	r3, r3
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f7ff fc93 	bl	80028b8 <MotorSetValue>
				  ReturnDist = Distance[0]/1000000000000;
 8002f92:	4b24      	ldr	r3, [pc, #144]	; (8003024 <main+0x5c4>)
 8002f94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f98:	a31d      	add	r3, pc, #116	; (adr r3, 8003010 <main+0x5b0>)
 8002f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9e:	f7fd fcd5 	bl	800094c <__aeabi_ldivmod>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	460c      	mov	r4, r1
 8002fa6:	86bb      	strh	r3, [r7, #52]	; 0x34
				  Update();
 8002fa8:	f7fd fefa 	bl	8000da0 <Update>
				  if ((Acceleration[0] > Stop) || (Acceleration[1] > Stop) || (Acceleration[2] > Stop)){
 8002fac:	4b1b      	ldr	r3, [pc, #108]	; (800301c <main+0x5bc>)
 8002fae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fb2:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	db14      	blt.n	8002fe4 <main+0x584>
 8002fba:	4b18      	ldr	r3, [pc, #96]	; (800301c <main+0x5bc>)
 8002fbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002fc0:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	db0d      	blt.n	8002fe4 <main+0x584>
 8002fc8:	4b14      	ldr	r3, [pc, #80]	; (800301c <main+0x5bc>)
 8002fca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002fce:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	db06      	blt.n	8002fe4 <main+0x584>
			  while(ReturnDist > Dist){
 8002fd6:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8002fda:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	f73f af76 	bgt.w	8002ed0 <main+0x470>
					  break;	// Uderzenie
				  }
			  }
		  }
		  MotorSetValue(0, 0);
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f7ff fc66 	bl	80028b8 <MotorSetValue>
		  SendReturn(ReturnDist);
 8002fec:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff fd0f 	bl	8002a14 <SendReturn>
		  break;
 8002ff6:	e0a2      	b.n	800313e <main+0x6de>
 8002ff8:	9999999a 	.word	0x9999999a
 8002ffc:	3fa99999 	.word	0x3fa99999
 8003000:	9999999a 	.word	0x9999999a
 8003004:	3fc99999 	.word	0x3fc99999
 8003008:	00000000 	.word	0x00000000
 800300c:	412e8480 	.word	0x412e8480
 8003010:	d4a51000 	.word	0xd4a51000
 8003014:	000000e8 	.word	0x000000e8
 8003018:	200003fc 	.word	0x200003fc
 800301c:	20000290 	.word	0x20000290
 8003020:	200002a8 	.word	0x200002a8
 8003024:	20000218 	.word	0x20000218
	  }
	  case PROG_ROTATE: {
		  // PROG - START - ACCEL - MAX - ANGLE
		  short SSpeed = (unsigned char)RF_RxData[1] | (((uint16_t)RF_RxData[2]) << 8);
 8003028:	4b4c      	ldr	r3, [pc, #304]	; (800315c <main+0x6fc>)
 800302a:	785b      	ldrb	r3, [r3, #1]
 800302c:	b21a      	sxth	r2, r3
 800302e:	4b4b      	ldr	r3, [pc, #300]	; (800315c <main+0x6fc>)
 8003030:	789b      	ldrb	r3, [r3, #2]
 8003032:	021b      	lsls	r3, r3, #8
 8003034:	b21b      	sxth	r3, r3
 8003036:	4313      	orrs	r3, r2
 8003038:	867b      	strh	r3, [r7, #50]	; 0x32
		  short ASpeed = (unsigned char)RF_RxData[3] | (((uint16_t)RF_RxData[4]) << 8);
 800303a:	4b48      	ldr	r3, [pc, #288]	; (800315c <main+0x6fc>)
 800303c:	78db      	ldrb	r3, [r3, #3]
 800303e:	b21a      	sxth	r2, r3
 8003040:	4b46      	ldr	r3, [pc, #280]	; (800315c <main+0x6fc>)
 8003042:	791b      	ldrb	r3, [r3, #4]
 8003044:	021b      	lsls	r3, r3, #8
 8003046:	b21b      	sxth	r3, r3
 8003048:	4313      	orrs	r3, r2
 800304a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		  short MSpeed = (unsigned char)RF_RxData[5] | (((uint16_t)RF_RxData[6]) << 8);
 800304c:	4b43      	ldr	r3, [pc, #268]	; (800315c <main+0x6fc>)
 800304e:	795b      	ldrb	r3, [r3, #5]
 8003050:	b21a      	sxth	r2, r3
 8003052:	4b42      	ldr	r3, [pc, #264]	; (800315c <main+0x6fc>)
 8003054:	799b      	ldrb	r3, [r3, #6]
 8003056:	021b      	lsls	r3, r3, #8
 8003058:	b21b      	sxth	r3, r3
 800305a:	4313      	orrs	r3, r2
 800305c:	85bb      	strh	r3, [r7, #44]	; 0x2c
		  short Angle = (unsigned char)RF_RxData[7] | (((uint16_t)RF_RxData[8]) << 8);
 800305e:	4b3f      	ldr	r3, [pc, #252]	; (800315c <main+0x6fc>)
 8003060:	79db      	ldrb	r3, [r3, #7]
 8003062:	b21a      	sxth	r2, r3
 8003064:	4b3d      	ldr	r3, [pc, #244]	; (800315c <main+0x6fc>)
 8003066:	7a1b      	ldrb	r3, [r3, #8]
 8003068:	021b      	lsls	r3, r3, #8
 800306a:	b21b      	sxth	r3, r3
 800306c:	4313      	orrs	r3, r2
 800306e:	857b      	strh	r3, [r7, #42]	; 0x2a
		  short ReturnAngle = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	863b      	strh	r3, [r7, #48]	; 0x30
		  Callibrate(255);
 8003074:	20ff      	movs	r0, #255	; 0xff
 8003076:	f7fd ff7d 	bl	8000f74 <Callibrate>
		  Update();
 800307a:	f7fd fe91 	bl	8000da0 <Update>
		  if (Angle > 0){
 800307e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003082:	2b00      	cmp	r3, #0
 8003084:	dd4b      	ble.n	800311e <main+0x6be>
			  while(ReturnAngle < Angle){
 8003086:	e021      	b.n	80030cc <main+0x66c>
				  if (SSpeed <= MSpeed) {
 8003088:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800308c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8003090:	429a      	cmp	r2, r3
 8003092:	dc0e      	bgt.n	80030b2 <main+0x652>
					  MotorSetValue(SSpeed, -SSpeed);
 8003094:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003096:	425b      	negs	r3, r3
 8003098:	b29b      	uxth	r3, r3
 800309a:	b21a      	sxth	r2, r3
 800309c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80030a0:	4611      	mov	r1, r2
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fc08 	bl	80028b8 <MotorSetValue>
					  SSpeed += ASpeed;
 80030a8:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80030aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030ac:	4413      	add	r3, r2
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	867b      	strh	r3, [r7, #50]	; 0x32
				  }
				  ReturnAngle = Velocity[5]/1000000;
 80030b2:	4b2b      	ldr	r3, [pc, #172]	; (8003160 <main+0x700>)
 80030b4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80030b8:	4a2a      	ldr	r2, [pc, #168]	; (8003164 <main+0x704>)
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	f7fd fc45 	bl	800094c <__aeabi_ldivmod>
 80030c2:	4603      	mov	r3, r0
 80030c4:	460c      	mov	r4, r1
 80030c6:	863b      	strh	r3, [r7, #48]	; 0x30
				  Update();
 80030c8:	f7fd fe6a 	bl	8000da0 <Update>
			  while(ReturnAngle < Angle){
 80030cc:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 80030d0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80030d4:	429a      	cmp	r2, r3
 80030d6:	dbd7      	blt.n	8003088 <main+0x628>
 80030d8:	e027      	b.n	800312a <main+0x6ca>
			  }
		  } else {
			  while(ReturnAngle > Angle){
				  if (SSpeed <= MSpeed) {
 80030da:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80030de:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80030e2:	429a      	cmp	r2, r3
 80030e4:	dc0e      	bgt.n	8003104 <main+0x6a4>
					  MotorSetValue(-SSpeed, SSpeed);
 80030e6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80030e8:	425b      	negs	r3, r3
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	b21b      	sxth	r3, r3
 80030ee:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80030f2:	4611      	mov	r1, r2
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fbdf 	bl	80028b8 <MotorSetValue>
					  SSpeed += ASpeed;
 80030fa:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80030fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030fe:	4413      	add	r3, r2
 8003100:	b29b      	uxth	r3, r3
 8003102:	867b      	strh	r3, [r7, #50]	; 0x32
				  }
				  ReturnAngle = Velocity[5]/1000000;
 8003104:	4b16      	ldr	r3, [pc, #88]	; (8003160 <main+0x700>)
 8003106:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800310a:	4a16      	ldr	r2, [pc, #88]	; (8003164 <main+0x704>)
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	f7fd fc1c 	bl	800094c <__aeabi_ldivmod>
 8003114:	4603      	mov	r3, r0
 8003116:	460c      	mov	r4, r1
 8003118:	863b      	strh	r3, [r7, #48]	; 0x30
				  Update();
 800311a:	f7fd fe41 	bl	8000da0 <Update>
			  while(ReturnAngle > Angle){
 800311e:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8003122:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003126:	429a      	cmp	r2, r3
 8003128:	dcd7      	bgt.n	80030da <main+0x67a>
			  }
		  }
		  MotorSetValue(0, 0);
 800312a:	2100      	movs	r1, #0
 800312c:	2000      	movs	r0, #0
 800312e:	f7ff fbc3 	bl	80028b8 <MotorSetValue>
		  SendReturn(ReturnAngle);
 8003132:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff fc6c 	bl	8002a14 <SendReturn>
		  break;
 800313c:	bf00      	nop
	  }
	  }

	  if (Flag == 1) {
 800313e:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <main+0x708>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2b01      	cmp	r3, #1
 8003144:	f47f ace8 	bne.w	8002b18 <main+0xb8>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003148:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800314c:	4807      	ldr	r0, [pc, #28]	; (800316c <main+0x70c>)
 800314e:	f001 fa53 	bl	80045f8 <HAL_GPIO_TogglePin>
		  //char c[3] = {'<', '-'};
		  //SendInt(Counter);
		  //Serial_Send(c, 2);
		  //Counter = 0;
		  Flag = 0;
 8003152:	4b05      	ldr	r3, [pc, #20]	; (8003168 <main+0x708>)
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
	  Update();
 8003158:	e4de      	b.n	8002b18 <main+0xb8>
 800315a:	bf00      	nop
 800315c:	200003fc 	.word	0x200003fc
 8003160:	200002a8 	.word	0x200002a8
 8003164:	000f4240 	.word	0x000f4240
 8003168:	20000208 	.word	0x20000208
 800316c:	40011000 	.word	0x40011000

08003170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b094      	sub	sp, #80	; 0x50
 8003174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003176:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800317a:	2228      	movs	r2, #40	; 0x28
 800317c:	2100      	movs	r1, #0
 800317e:	4618      	mov	r0, r3
 8003180:	f004 fc29 	bl	80079d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	60da      	str	r2, [r3, #12]
 8003192:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003194:	1d3b      	adds	r3, r7, #4
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031a0:	2301      	movs	r3, #1
 80031a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80031a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80031aa:	2300      	movs	r3, #0
 80031ac:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031ae:	2301      	movs	r3, #1
 80031b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031b2:	2302      	movs	r3, #2
 80031b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80031bc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80031c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031c6:	4618      	mov	r0, r3
 80031c8:	f002 f98a 	bl	80054e0 <HAL_RCC_OscConfig>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80031d2:	f000 fa75 	bl	80036c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031d6:	230f      	movs	r3, #15
 80031d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031da:	2302      	movs	r3, #2
 80031dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031e8:	2300      	movs	r3, #0
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80031ec:	f107 0314 	add.w	r3, r7, #20
 80031f0:	2102      	movs	r1, #2
 80031f2:	4618      	mov	r0, r3
 80031f4:	f002 fbf4 	bl	80059e0 <HAL_RCC_ClockConfig>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80031fe:	f000 fa5f 	bl	80036c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003202:	2302      	movs	r3, #2
 8003204:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800320a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800320c:	1d3b      	adds	r3, r7, #4
 800320e:	4618      	mov	r0, r3
 8003210:	f002 fd82 	bl	8005d18 <HAL_RCCEx_PeriphCLKConfig>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800321a:	f000 fa51 	bl	80036c0 <Error_Handler>
  }
}
 800321e:	bf00      	nop
 8003220:	3750      	adds	r7, #80	; 0x50
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003238:	4b18      	ldr	r3, [pc, #96]	; (800329c <MX_ADC1_Init+0x74>)
 800323a:	4a19      	ldr	r2, [pc, #100]	; (80032a0 <MX_ADC1_Init+0x78>)
 800323c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800323e:	4b17      	ldr	r3, [pc, #92]	; (800329c <MX_ADC1_Init+0x74>)
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003244:	4b15      	ldr	r3, [pc, #84]	; (800329c <MX_ADC1_Init+0x74>)
 8003246:	2200      	movs	r2, #0
 8003248:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800324a:	4b14      	ldr	r3, [pc, #80]	; (800329c <MX_ADC1_Init+0x74>)
 800324c:	2200      	movs	r2, #0
 800324e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003250:	4b12      	ldr	r3, [pc, #72]	; (800329c <MX_ADC1_Init+0x74>)
 8003252:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003256:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003258:	4b10      	ldr	r3, [pc, #64]	; (800329c <MX_ADC1_Init+0x74>)
 800325a:	2200      	movs	r2, #0
 800325c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800325e:	4b0f      	ldr	r3, [pc, #60]	; (800329c <MX_ADC1_Init+0x74>)
 8003260:	2201      	movs	r2, #1
 8003262:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003264:	480d      	ldr	r0, [pc, #52]	; (800329c <MX_ADC1_Init+0x74>)
 8003266:	f000 fd3d 	bl	8003ce4 <HAL_ADC_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003270:	f000 fa26 	bl	80036c0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003274:	2303      	movs	r3, #3
 8003276:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003278:	2301      	movs	r3, #1
 800327a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003280:	1d3b      	adds	r3, r7, #4
 8003282:	4619      	mov	r1, r3
 8003284:	4805      	ldr	r0, [pc, #20]	; (800329c <MX_ADC1_Init+0x74>)
 8003286:	f000 fe05 	bl	8003e94 <HAL_ADC_ConfigChannel>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003290:	f000 fa16 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003294:	bf00      	nop
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	200003cc 	.word	0x200003cc
 80032a0:	40012400 	.word	0x40012400

080032a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80032a8:	4b12      	ldr	r3, [pc, #72]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032aa:	4a13      	ldr	r2, [pc, #76]	; (80032f8 <MX_I2C2_Init+0x54>)
 80032ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80032ae:	4b11      	ldr	r3, [pc, #68]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032b0:	4a12      	ldr	r2, [pc, #72]	; (80032fc <MX_I2C2_Init+0x58>)
 80032b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80032ba:	4b0e      	ldr	r3, [pc, #56]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032bc:	2200      	movs	r2, #0
 80032be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032c8:	4b0a      	ldr	r3, [pc, #40]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80032ce:	4b09      	ldr	r3, [pc, #36]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032d4:	4b07      	ldr	r3, [pc, #28]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032da:	4b06      	ldr	r3, [pc, #24]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032dc:	2200      	movs	r2, #0
 80032de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80032e0:	4804      	ldr	r0, [pc, #16]	; (80032f4 <MX_I2C2_Init+0x50>)
 80032e2:	f001 f9a1 	bl	8004628 <HAL_I2C_Init>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80032ec:	f000 f9e8 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80032f0:	bf00      	nop
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	20000338 	.word	0x20000338
 80032f8:	40005800 	.word	0x40005800
 80032fc:	00061a80 	.word	0x00061a80

08003300 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003304:	4b17      	ldr	r3, [pc, #92]	; (8003364 <MX_SPI1_Init+0x64>)
 8003306:	4a18      	ldr	r2, [pc, #96]	; (8003368 <MX_SPI1_Init+0x68>)
 8003308:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800330a:	4b16      	ldr	r3, [pc, #88]	; (8003364 <MX_SPI1_Init+0x64>)
 800330c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003310:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003312:	4b14      	ldr	r3, [pc, #80]	; (8003364 <MX_SPI1_Init+0x64>)
 8003314:	2200      	movs	r2, #0
 8003316:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003318:	4b12      	ldr	r3, [pc, #72]	; (8003364 <MX_SPI1_Init+0x64>)
 800331a:	2200      	movs	r2, #0
 800331c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800331e:	4b11      	ldr	r3, [pc, #68]	; (8003364 <MX_SPI1_Init+0x64>)
 8003320:	2200      	movs	r2, #0
 8003322:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <MX_SPI1_Init+0x64>)
 8003326:	2200      	movs	r2, #0
 8003328:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800332a:	4b0e      	ldr	r3, [pc, #56]	; (8003364 <MX_SPI1_Init+0x64>)
 800332c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003330:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003332:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <MX_SPI1_Init+0x64>)
 8003334:	2218      	movs	r2, #24
 8003336:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003338:	4b0a      	ldr	r3, [pc, #40]	; (8003364 <MX_SPI1_Init+0x64>)
 800333a:	2200      	movs	r2, #0
 800333c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800333e:	4b09      	ldr	r3, [pc, #36]	; (8003364 <MX_SPI1_Init+0x64>)
 8003340:	2200      	movs	r2, #0
 8003342:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003344:	4b07      	ldr	r3, [pc, #28]	; (8003364 <MX_SPI1_Init+0x64>)
 8003346:	2200      	movs	r2, #0
 8003348:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <MX_SPI1_Init+0x64>)
 800334c:	220a      	movs	r2, #10
 800334e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003350:	4804      	ldr	r0, [pc, #16]	; (8003364 <MX_SPI1_Init+0x64>)
 8003352:	f002 fd97 	bl	8005e84 <HAL_SPI_Init>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800335c:	f000 f9b0 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003360:	bf00      	nop
 8003362:	bd80      	pop	{r7, pc}
 8003364:	2000045c 	.word	0x2000045c
 8003368:	40013000 	.word	0x40013000

0800336c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003372:	f107 0308 	add.w	r3, r7, #8
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	609a      	str	r2, [r3, #8]
 800337e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003380:	463b      	mov	r3, r7
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003388:	4b1d      	ldr	r3, [pc, #116]	; (8003400 <MX_TIM2_Init+0x94>)
 800338a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800338e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8003390:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <MX_TIM2_Init+0x94>)
 8003392:	2247      	movs	r2, #71	; 0x47
 8003394:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003396:	4b1a      	ldr	r3, [pc, #104]	; (8003400 <MX_TIM2_Init+0x94>)
 8003398:	2200      	movs	r2, #0
 800339a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535-1;
 800339c:	4b18      	ldr	r3, [pc, #96]	; (8003400 <MX_TIM2_Init+0x94>)
 800339e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80033a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033a4:	4b16      	ldr	r3, [pc, #88]	; (8003400 <MX_TIM2_Init+0x94>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033aa:	4b15      	ldr	r3, [pc, #84]	; (8003400 <MX_TIM2_Init+0x94>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033b0:	4813      	ldr	r0, [pc, #76]	; (8003400 <MX_TIM2_Init+0x94>)
 80033b2:	f003 fa81 	bl	80068b8 <HAL_TIM_Base_Init>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80033bc:	f000 f980 	bl	80036c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033c6:	f107 0308 	add.w	r3, r7, #8
 80033ca:	4619      	mov	r1, r3
 80033cc:	480c      	ldr	r0, [pc, #48]	; (8003400 <MX_TIM2_Init+0x94>)
 80033ce:	f003 fced 	bl	8006dac <HAL_TIM_ConfigClockSource>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80033d8:	f000 f972 	bl	80036c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033dc:	2320      	movs	r3, #32
 80033de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033e0:	2300      	movs	r3, #0
 80033e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033e4:	463b      	mov	r3, r7
 80033e6:	4619      	mov	r1, r3
 80033e8:	4805      	ldr	r0, [pc, #20]	; (8003400 <MX_TIM2_Init+0x94>)
 80033ea:	f004 f85f 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80033f4:	f000 f964 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80033f8:	bf00      	nop
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	200004b4 	.word	0x200004b4

08003404 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800340a:	f107 0308 	add.w	r3, r7, #8
 800340e:	2200      	movs	r2, #0
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	605a      	str	r2, [r3, #4]
 8003414:	609a      	str	r2, [r3, #8]
 8003416:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003418:	463b      	mov	r3, r7
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003420:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <MX_TIM3_Init+0x94>)
 8003422:	4a1e      	ldr	r2, [pc, #120]	; (800349c <MX_TIM3_Init+0x98>)
 8003424:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8003426:	4b1c      	ldr	r3, [pc, #112]	; (8003498 <MX_TIM3_Init+0x94>)
 8003428:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800342c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800342e:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <MX_TIM3_Init+0x94>)
 8003430:	2200      	movs	r2, #0
 8003432:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8003434:	4b18      	ldr	r3, [pc, #96]	; (8003498 <MX_TIM3_Init+0x94>)
 8003436:	f242 720f 	movw	r2, #9999	; 0x270f
 800343a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800343c:	4b16      	ldr	r3, [pc, #88]	; (8003498 <MX_TIM3_Init+0x94>)
 800343e:	2200      	movs	r2, #0
 8003440:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003442:	4b15      	ldr	r3, [pc, #84]	; (8003498 <MX_TIM3_Init+0x94>)
 8003444:	2200      	movs	r2, #0
 8003446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003448:	4813      	ldr	r0, [pc, #76]	; (8003498 <MX_TIM3_Init+0x94>)
 800344a:	f003 fa35 	bl	80068b8 <HAL_TIM_Base_Init>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003454:	f000 f934 	bl	80036c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800345c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800345e:	f107 0308 	add.w	r3, r7, #8
 8003462:	4619      	mov	r1, r3
 8003464:	480c      	ldr	r0, [pc, #48]	; (8003498 <MX_TIM3_Init+0x94>)
 8003466:	f003 fca1 	bl	8006dac <HAL_TIM_ConfigClockSource>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003470:	f000 f926 	bl	80036c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003474:	2320      	movs	r3, #32
 8003476:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003478:	2300      	movs	r3, #0
 800347a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800347c:	463b      	mov	r3, r7
 800347e:	4619      	mov	r1, r3
 8003480:	4805      	ldr	r0, [pc, #20]	; (8003498 <MX_TIM3_Init+0x94>)
 8003482:	f004 f813 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800348c:	f000 f918 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003490:	bf00      	nop
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	2000038c 	.word	0x2000038c
 800349c:	40000400 	.word	0x40000400

080034a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08a      	sub	sp, #40	; 0x28
 80034a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034a6:	f107 0320 	add.w	r3, r7, #32
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	2200      	movs	r2, #0
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	605a      	str	r2, [r3, #4]
 80034b8:	609a      	str	r2, [r3, #8]
 80034ba:	60da      	str	r2, [r3, #12]
 80034bc:	611a      	str	r2, [r3, #16]
 80034be:	615a      	str	r2, [r3, #20]
 80034c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80034c2:	4b32      	ldr	r3, [pc, #200]	; (800358c <MX_TIM4_Init+0xec>)
 80034c4:	4a32      	ldr	r2, [pc, #200]	; (8003590 <MX_TIM4_Init+0xf0>)
 80034c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = MOTOR_PRESCALLER;
 80034c8:	4b30      	ldr	r3, [pc, #192]	; (800358c <MX_TIM4_Init+0xec>)
 80034ca:	2247      	movs	r2, #71	; 0x47
 80034cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034ce:	4b2f      	ldr	r3, [pc, #188]	; (800358c <MX_TIM4_Init+0xec>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = MOTOR_COUNTER;
 80034d4:	4b2d      	ldr	r3, [pc, #180]	; (800358c <MX_TIM4_Init+0xec>)
 80034d6:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80034da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034dc:	4b2b      	ldr	r3, [pc, #172]	; (800358c <MX_TIM4_Init+0xec>)
 80034de:	2200      	movs	r2, #0
 80034e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034e2:	4b2a      	ldr	r3, [pc, #168]	; (800358c <MX_TIM4_Init+0xec>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80034e8:	4828      	ldr	r0, [pc, #160]	; (800358c <MX_TIM4_Init+0xec>)
 80034ea:	f003 fa33 	bl	8006954 <HAL_TIM_PWM_Init>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80034f4:	f000 f8e4 	bl	80036c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034f8:	2300      	movs	r3, #0
 80034fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034fc:	2300      	movs	r3, #0
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003500:	f107 0320 	add.w	r3, r7, #32
 8003504:	4619      	mov	r1, r3
 8003506:	4821      	ldr	r0, [pc, #132]	; (800358c <MX_TIM4_Init+0xec>)
 8003508:	f003 ffd0 	bl	80074ac <HAL_TIMEx_MasterConfigSynchronization>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8003512:	f000 f8d5 	bl	80036c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003516:	2360      	movs	r3, #96	; 0x60
 8003518:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800351e:	2300      	movs	r3, #0
 8003520:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	2200      	movs	r2, #0
 800352a:	4619      	mov	r1, r3
 800352c:	4817      	ldr	r0, [pc, #92]	; (800358c <MX_TIM4_Init+0xec>)
 800352e:	f003 fb77 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8003538:	f000 f8c2 	bl	80036c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800353c:	1d3b      	adds	r3, r7, #4
 800353e:	2204      	movs	r2, #4
 8003540:	4619      	mov	r1, r3
 8003542:	4812      	ldr	r0, [pc, #72]	; (800358c <MX_TIM4_Init+0xec>)
 8003544:	f003 fb6c 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800354e:	f000 f8b7 	bl	80036c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003552:	1d3b      	adds	r3, r7, #4
 8003554:	2208      	movs	r2, #8
 8003556:	4619      	mov	r1, r3
 8003558:	480c      	ldr	r0, [pc, #48]	; (800358c <MX_TIM4_Init+0xec>)
 800355a:	f003 fb61 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8003564:	f000 f8ac 	bl	80036c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003568:	1d3b      	adds	r3, r7, #4
 800356a:	220c      	movs	r2, #12
 800356c:	4619      	mov	r1, r3
 800356e:	4807      	ldr	r0, [pc, #28]	; (800358c <MX_TIM4_Init+0xec>)
 8003570:	f003 fb56 	bl	8006c20 <HAL_TIM_PWM_ConfigChannel>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 800357a:	f000 f8a1 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800357e:	4803      	ldr	r0, [pc, #12]	; (800358c <MX_TIM4_Init+0xec>)
 8003580:	f000 f9f2 	bl	8003968 <HAL_TIM_MspPostInit>

}
 8003584:	bf00      	nop
 8003586:	3728      	adds	r7, #40	; 0x28
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	200002f8 	.word	0x200002f8
 8003590:	40000800 	.word	0x40000800

08003594 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003598:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 800359a:	4a12      	ldr	r2, [pc, #72]	; (80035e4 <MX_USART1_UART_Init+0x50>)
 800359c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800359e:	4b10      	ldr	r3, [pc, #64]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035a6:	4b0e      	ldr	r3, [pc, #56]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035ac:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035b2:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035b8:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035ba:	220c      	movs	r2, #12
 80035bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035be:	4b08      	ldr	r3, [pc, #32]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035c4:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035ca:	4805      	ldr	r0, [pc, #20]	; (80035e0 <MX_USART1_UART_Init+0x4c>)
 80035cc:	f003 ffc4 	bl	8007558 <HAL_UART_Init>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80035d6:	f000 f873 	bl	80036c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035da:	bf00      	nop
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	2000041c 	.word	0x2000041c
 80035e4:	40013800 	.word	0x40013800

080035e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ee:	f107 0310 	add.w	r3, r7, #16
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	605a      	str	r2, [r3, #4]
 80035f8:	609a      	str	r2, [r3, #8]
 80035fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035fc:	4b2d      	ldr	r3, [pc, #180]	; (80036b4 <MX_GPIO_Init+0xcc>)
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	4a2c      	ldr	r2, [pc, #176]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003602:	f043 0310 	orr.w	r3, r3, #16
 8003606:	6193      	str	r3, [r2, #24]
 8003608:	4b2a      	ldr	r3, [pc, #168]	; (80036b4 <MX_GPIO_Init+0xcc>)
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003614:	4b27      	ldr	r3, [pc, #156]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	4a26      	ldr	r2, [pc, #152]	; (80036b4 <MX_GPIO_Init+0xcc>)
 800361a:	f043 0320 	orr.w	r3, r3, #32
 800361e:	6193      	str	r3, [r2, #24]
 8003620:	4b24      	ldr	r3, [pc, #144]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 0320 	and.w	r3, r3, #32
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800362c:	4b21      	ldr	r3, [pc, #132]	; (80036b4 <MX_GPIO_Init+0xcc>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	4a20      	ldr	r2, [pc, #128]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003632:	f043 0304 	orr.w	r3, r3, #4
 8003636:	6193      	str	r3, [r2, #24]
 8003638:	4b1e      	ldr	r3, [pc, #120]	; (80036b4 <MX_GPIO_Init+0xcc>)
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	f003 0304 	and.w	r3, r3, #4
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003644:	4b1b      	ldr	r3, [pc, #108]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	4a1a      	ldr	r2, [pc, #104]	; (80036b4 <MX_GPIO_Init+0xcc>)
 800364a:	f043 0308 	orr.w	r3, r3, #8
 800364e:	6193      	str	r3, [r2, #24]
 8003650:	4b18      	ldr	r3, [pc, #96]	; (80036b4 <MX_GPIO_Init+0xcc>)
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	603b      	str	r3, [r7, #0]
 800365a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800365c:	2200      	movs	r2, #0
 800365e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003662:	4815      	ldr	r0, [pc, #84]	; (80036b8 <MX_GPIO_Init+0xd0>)
 8003664:	f000 ffb0 	bl	80045c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8003668:	2200      	movs	r2, #0
 800366a:	2103      	movs	r1, #3
 800366c:	4813      	ldr	r0, [pc, #76]	; (80036bc <MX_GPIO_Init+0xd4>)
 800366e:	f000 ffab 	bl	80045c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003672:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003678:	2301      	movs	r3, #1
 800367a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	2300      	movs	r3, #0
 800367e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003680:	2302      	movs	r3, #2
 8003682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003684:	f107 0310 	add.w	r3, r7, #16
 8003688:	4619      	mov	r1, r3
 800368a:	480b      	ldr	r0, [pc, #44]	; (80036b8 <MX_GPIO_Init+0xd0>)
 800368c:	f000 fe42 	bl	8004314 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8003690:	2303      	movs	r3, #3
 8003692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003694:	2301      	movs	r3, #1
 8003696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	2300      	movs	r3, #0
 800369a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369c:	2302      	movs	r3, #2
 800369e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a0:	f107 0310 	add.w	r3, r7, #16
 80036a4:	4619      	mov	r1, r3
 80036a6:	4805      	ldr	r0, [pc, #20]	; (80036bc <MX_GPIO_Init+0xd4>)
 80036a8:	f000 fe34 	bl	8004314 <HAL_GPIO_Init>

}
 80036ac:	bf00      	nop
 80036ae:	3720      	adds	r7, #32
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	40011000 	.word	0x40011000
 80036bc:	40010c00 	.word	0x40010c00

080036c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80036c4:	bf00      	nop
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80036d2:	4b15      	ldr	r3, [pc, #84]	; (8003728 <HAL_MspInit+0x5c>)
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	4a14      	ldr	r2, [pc, #80]	; (8003728 <HAL_MspInit+0x5c>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6193      	str	r3, [r2, #24]
 80036de:	4b12      	ldr	r3, [pc, #72]	; (8003728 <HAL_MspInit+0x5c>)
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ea:	4b0f      	ldr	r3, [pc, #60]	; (8003728 <HAL_MspInit+0x5c>)
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	4a0e      	ldr	r2, [pc, #56]	; (8003728 <HAL_MspInit+0x5c>)
 80036f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036f4:	61d3      	str	r3, [r2, #28]
 80036f6:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <HAL_MspInit+0x5c>)
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036fe:	607b      	str	r3, [r7, #4]
 8003700:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003702:	4b0a      	ldr	r3, [pc, #40]	; (800372c <HAL_MspInit+0x60>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	4a04      	ldr	r2, [pc, #16]	; (800372c <HAL_MspInit+0x60>)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800371e:	bf00      	nop
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40021000 	.word	0x40021000
 800372c:	40010000 	.word	0x40010000

08003730 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003738:	f107 0310 	add.w	r3, r7, #16
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
 8003740:	605a      	str	r2, [r3, #4]
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a14      	ldr	r2, [pc, #80]	; (800379c <HAL_ADC_MspInit+0x6c>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d121      	bne.n	8003794 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003750:	4b13      	ldr	r3, [pc, #76]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	4a12      	ldr	r2, [pc, #72]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 8003756:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800375a:	6193      	str	r3, [r2, #24]
 800375c:	4b10      	ldr	r3, [pc, #64]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003768:	4b0d      	ldr	r3, [pc, #52]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	4a0c      	ldr	r2, [pc, #48]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 800376e:	f043 0304 	orr.w	r3, r3, #4
 8003772:	6193      	str	r3, [r2, #24]
 8003774:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <HAL_ADC_MspInit+0x70>)
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = BAT_3V7_Pin|BAT_7V6_Pin;
 8003780:	2318      	movs	r3, #24
 8003782:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003784:	2303      	movs	r3, #3
 8003786:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003788:	f107 0310 	add.w	r3, r7, #16
 800378c:	4619      	mov	r1, r3
 800378e:	4805      	ldr	r0, [pc, #20]	; (80037a4 <HAL_ADC_MspInit+0x74>)
 8003790:	f000 fdc0 	bl	8004314 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003794:	bf00      	nop
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40012400 	.word	0x40012400
 80037a0:	40021000 	.word	0x40021000
 80037a4:	40010800 	.word	0x40010800

080037a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 0310 	add.w	r3, r7, #16
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a16      	ldr	r2, [pc, #88]	; (800381c <HAL_I2C_MspInit+0x74>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d124      	bne.n	8003812 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c8:	4b15      	ldr	r3, [pc, #84]	; (8003820 <HAL_I2C_MspInit+0x78>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	4a14      	ldr	r2, [pc, #80]	; (8003820 <HAL_I2C_MspInit+0x78>)
 80037ce:	f043 0308 	orr.w	r3, r3, #8
 80037d2:	6193      	str	r3, [r2, #24]
 80037d4:	4b12      	ldr	r3, [pc, #72]	; (8003820 <HAL_I2C_MspInit+0x78>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80037e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80037e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037e6:	2312      	movs	r3, #18
 80037e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037ea:	2303      	movs	r3, #3
 80037ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ee:	f107 0310 	add.w	r3, r7, #16
 80037f2:	4619      	mov	r1, r3
 80037f4:	480b      	ldr	r0, [pc, #44]	; (8003824 <HAL_I2C_MspInit+0x7c>)
 80037f6:	f000 fd8d 	bl	8004314 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <HAL_I2C_MspInit+0x78>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	4a08      	ldr	r2, [pc, #32]	; (8003820 <HAL_I2C_MspInit+0x78>)
 8003800:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003804:	61d3      	str	r3, [r2, #28]
 8003806:	4b06      	ldr	r3, [pc, #24]	; (8003820 <HAL_I2C_MspInit+0x78>)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800380e:	60bb      	str	r3, [r7, #8]
 8003810:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003812:	bf00      	nop
 8003814:	3720      	adds	r7, #32
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40005800 	.word	0x40005800
 8003820:	40021000 	.word	0x40021000
 8003824:	40010c00 	.word	0x40010c00

08003828 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003830:	f107 0310 	add.w	r3, r7, #16
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a1b      	ldr	r2, [pc, #108]	; (80038b0 <HAL_SPI_MspInit+0x88>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d12f      	bne.n	80038a8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	4a19      	ldr	r2, [pc, #100]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 800384e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003852:	6193      	str	r3, [r2, #24]
 8003854:	4b17      	ldr	r3, [pc, #92]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003860:	4b14      	ldr	r3, [pc, #80]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	4a13      	ldr	r2, [pc, #76]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 8003866:	f043 0304 	orr.w	r3, r3, #4
 800386a:	6193      	str	r3, [r2, #24]
 800386c:	4b11      	ldr	r3, [pc, #68]	; (80038b4 <HAL_SPI_MspInit+0x8c>)
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003878:	23a0      	movs	r3, #160	; 0xa0
 800387a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800387c:	2302      	movs	r3, #2
 800387e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003880:	2303      	movs	r3, #3
 8003882:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003884:	f107 0310 	add.w	r3, r7, #16
 8003888:	4619      	mov	r1, r3
 800388a:	480b      	ldr	r0, [pc, #44]	; (80038b8 <HAL_SPI_MspInit+0x90>)
 800388c:	f000 fd42 	bl	8004314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003890:	2340      	movs	r3, #64	; 0x40
 8003892:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	2300      	movs	r3, #0
 800389a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389c:	f107 0310 	add.w	r3, r7, #16
 80038a0:	4619      	mov	r1, r3
 80038a2:	4805      	ldr	r0, [pc, #20]	; (80038b8 <HAL_SPI_MspInit+0x90>)
 80038a4:	f000 fd36 	bl	8004314 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80038a8:	bf00      	nop
 80038aa:	3720      	adds	r7, #32
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40013000 	.word	0x40013000
 80038b4:	40021000 	.word	0x40021000
 80038b8:	40010800 	.word	0x40010800

080038bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038cc:	d10c      	bne.n	80038e8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038ce:	4b15      	ldr	r3, [pc, #84]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	4a14      	ldr	r2, [pc, #80]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 80038d4:	f043 0301 	orr.w	r3, r3, #1
 80038d8:	61d3      	str	r3, [r2, #28]
 80038da:	4b12      	ldr	r3, [pc, #72]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80038e6:	e018      	b.n	800391a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a0e      	ldr	r2, [pc, #56]	; (8003928 <HAL_TIM_Base_MspInit+0x6c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d113      	bne.n	800391a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	4a0b      	ldr	r2, [pc, #44]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 80038f8:	f043 0302 	orr.w	r3, r3, #2
 80038fc:	61d3      	str	r3, [r2, #28]
 80038fe:	4b09      	ldr	r3, [pc, #36]	; (8003924 <HAL_TIM_Base_MspInit+0x68>)
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800390a:	2200      	movs	r2, #0
 800390c:	2100      	movs	r1, #0
 800390e:	201d      	movs	r0, #29
 8003910:	f000 fcc9 	bl	80042a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003914:	201d      	movs	r0, #29
 8003916:	f000 fce2 	bl	80042de <HAL_NVIC_EnableIRQ>
}
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	40000400 	.word	0x40000400

0800392c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a09      	ldr	r2, [pc, #36]	; (8003960 <HAL_TIM_PWM_MspInit+0x34>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d10b      	bne.n	8003956 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800393e:	4b09      	ldr	r3, [pc, #36]	; (8003964 <HAL_TIM_PWM_MspInit+0x38>)
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	4a08      	ldr	r2, [pc, #32]	; (8003964 <HAL_TIM_PWM_MspInit+0x38>)
 8003944:	f043 0304 	orr.w	r3, r3, #4
 8003948:	61d3      	str	r3, [r2, #28]
 800394a:	4b06      	ldr	r3, [pc, #24]	; (8003964 <HAL_TIM_PWM_MspInit+0x38>)
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	f003 0304 	and.w	r3, r3, #4
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003956:	bf00      	nop
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr
 8003960:	40000800 	.word	0x40000800
 8003964:	40021000 	.word	0x40021000

08003968 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003970:	f107 0310 	add.w	r3, r7, #16
 8003974:	2200      	movs	r2, #0
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	609a      	str	r2, [r3, #8]
 800397c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a10      	ldr	r2, [pc, #64]	; (80039c4 <HAL_TIM_MspPostInit+0x5c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d118      	bne.n	80039ba <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003988:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <HAL_TIM_MspPostInit+0x60>)
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	4a0e      	ldr	r2, [pc, #56]	; (80039c8 <HAL_TIM_MspPostInit+0x60>)
 800398e:	f043 0308 	orr.w	r3, r3, #8
 8003992:	6193      	str	r3, [r2, #24]
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <HAL_TIM_MspPostInit+0x60>)
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	60fb      	str	r3, [r7, #12]
 800399e:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = MOTOR_1A_Pin|MOTOR_1B_Pin|MOTOR_2A_Pin|MOTOR_2B_Pin;
 80039a0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80039a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039a6:	2302      	movs	r3, #2
 80039a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039aa:	2302      	movs	r3, #2
 80039ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ae:	f107 0310 	add.w	r3, r7, #16
 80039b2:	4619      	mov	r1, r3
 80039b4:	4805      	ldr	r0, [pc, #20]	; (80039cc <HAL_TIM_MspPostInit+0x64>)
 80039b6:	f000 fcad 	bl	8004314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80039ba:	bf00      	nop
 80039bc:	3720      	adds	r7, #32
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40000800 	.word	0x40000800
 80039c8:	40021000 	.word	0x40021000
 80039cc:	40010c00 	.word	0x40010c00

080039d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b088      	sub	sp, #32
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d8:	f107 0310 	add.w	r3, r7, #16
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	605a      	str	r2, [r3, #4]
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1c      	ldr	r2, [pc, #112]	; (8003a5c <HAL_UART_MspInit+0x8c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d131      	bne.n	8003a54 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80039f0:	4b1b      	ldr	r3, [pc, #108]	; (8003a60 <HAL_UART_MspInit+0x90>)
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	4a1a      	ldr	r2, [pc, #104]	; (8003a60 <HAL_UART_MspInit+0x90>)
 80039f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039fa:	6193      	str	r3, [r2, #24]
 80039fc:	4b18      	ldr	r3, [pc, #96]	; (8003a60 <HAL_UART_MspInit+0x90>)
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a08:	4b15      	ldr	r3, [pc, #84]	; (8003a60 <HAL_UART_MspInit+0x90>)
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	4a14      	ldr	r2, [pc, #80]	; (8003a60 <HAL_UART_MspInit+0x90>)
 8003a0e:	f043 0304 	orr.w	r3, r3, #4
 8003a12:	6193      	str	r3, [r2, #24]
 8003a14:	4b12      	ldr	r3, [pc, #72]	; (8003a60 <HAL_UART_MspInit+0x90>)
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a26:	2302      	movs	r3, #2
 8003a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a2e:	f107 0310 	add.w	r3, r7, #16
 8003a32:	4619      	mov	r1, r3
 8003a34:	480b      	ldr	r0, [pc, #44]	; (8003a64 <HAL_UART_MspInit+0x94>)
 8003a36:	f000 fc6d 	bl	8004314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	2300      	movs	r3, #0
 8003a46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a48:	f107 0310 	add.w	r3, r7, #16
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4805      	ldr	r0, [pc, #20]	; (8003a64 <HAL_UART_MspInit+0x94>)
 8003a50:	f000 fc60 	bl	8004314 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003a54:	bf00      	nop
 8003a56:	3720      	adds	r7, #32
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40013800 	.word	0x40013800
 8003a60:	40021000 	.word	0x40021000
 8003a64:	40010800 	.word	0x40010800

08003a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003a6c:	bf00      	nop
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a78:	e7fe      	b.n	8003a78 <HardFault_Handler+0x4>

08003a7a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a7e:	e7fe      	b.n	8003a7e <MemManage_Handler+0x4>

08003a80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a84:	e7fe      	b.n	8003a84 <BusFault_Handler+0x4>

08003a86 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a8a:	e7fe      	b.n	8003a8a <UsageFault_Handler+0x4>

08003a8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr

08003a98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a9c:	bf00      	nop
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003aa8:	bf00      	nop
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bc80      	pop	{r7}
 8003aae:	4770      	bx	lr

08003ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ab4:	f000 f8d8 	bl	8003c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ab8:	bf00      	nop
 8003aba:	bd80      	pop	{r7, pc}

08003abc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003ac0:	4802      	ldr	r0, [pc, #8]	; (8003acc <TIM3_IRQHandler+0x10>)
 8003ac2:	f002 ffa5 	bl	8006a10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	2000038c 	.word	0x2000038c

08003ad0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003ad8:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <_sbrk+0x50>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d102      	bne.n	8003ae6 <_sbrk+0x16>
		heap_end = &end;
 8003ae0:	4b0f      	ldr	r3, [pc, #60]	; (8003b20 <_sbrk+0x50>)
 8003ae2:	4a10      	ldr	r2, [pc, #64]	; (8003b24 <_sbrk+0x54>)
 8003ae4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003ae6:	4b0e      	ldr	r3, [pc, #56]	; (8003b20 <_sbrk+0x50>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003aec:	4b0c      	ldr	r3, [pc, #48]	; (8003b20 <_sbrk+0x50>)
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4413      	add	r3, r2
 8003af4:	466a      	mov	r2, sp
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d907      	bls.n	8003b0a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003afa:	f003 ff37 	bl	800796c <__errno>
 8003afe:	4602      	mov	r2, r0
 8003b00:	230c      	movs	r3, #12
 8003b02:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003b04:	f04f 33ff 	mov.w	r3, #4294967295
 8003b08:	e006      	b.n	8003b18 <_sbrk+0x48>
	}

	heap_end += incr;
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <_sbrk+0x50>)
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4413      	add	r3, r2
 8003b12:	4a03      	ldr	r2, [pc, #12]	; (8003b20 <_sbrk+0x50>)
 8003b14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003b16:	68fb      	ldr	r3, [r7, #12]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	2000020c 	.word	0x2000020c
 8003b24:	20000500 	.word	0x20000500

08003b28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003b2c:	4b15      	ldr	r3, [pc, #84]	; (8003b84 <SystemInit+0x5c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <SystemInit+0x5c>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003b38:	4b12      	ldr	r3, [pc, #72]	; (8003b84 <SystemInit+0x5c>)
 8003b3a:	685a      	ldr	r2, [r3, #4]
 8003b3c:	4911      	ldr	r1, [pc, #68]	; (8003b84 <SystemInit+0x5c>)
 8003b3e:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <SystemInit+0x60>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003b44:	4b0f      	ldr	r3, [pc, #60]	; (8003b84 <SystemInit+0x5c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a0e      	ldr	r2, [pc, #56]	; (8003b84 <SystemInit+0x5c>)
 8003b4a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003b4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b52:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003b54:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <SystemInit+0x5c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <SystemInit+0x5c>)
 8003b5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b5e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003b60:	4b08      	ldr	r3, [pc, #32]	; (8003b84 <SystemInit+0x5c>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	4a07      	ldr	r2, [pc, #28]	; (8003b84 <SystemInit+0x5c>)
 8003b66:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003b6a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <SystemInit+0x5c>)
 8003b6e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003b72:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003b74:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <SystemInit+0x64>)
 8003b76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b7a:	609a      	str	r2, [r3, #8]
#endif 
}
 8003b7c:	bf00      	nop
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bc80      	pop	{r7}
 8003b82:	4770      	bx	lr
 8003b84:	40021000 	.word	0x40021000
 8003b88:	f8ff0000 	.word	0xf8ff0000
 8003b8c:	e000ed00 	.word	0xe000ed00

08003b90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003b90:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003b92:	e003      	b.n	8003b9c <LoopCopyDataInit>

08003b94 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003b94:	4b0b      	ldr	r3, [pc, #44]	; (8003bc4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003b96:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003b98:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003b9a:	3104      	adds	r1, #4

08003b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003b9c:	480a      	ldr	r0, [pc, #40]	; (8003bc8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003b9e:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003ba0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003ba2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003ba4:	d3f6      	bcc.n	8003b94 <CopyDataInit>
  ldr r2, =_sbss
 8003ba6:	4a0a      	ldr	r2, [pc, #40]	; (8003bd0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003ba8:	e002      	b.n	8003bb0 <LoopFillZerobss>

08003baa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003baa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003bac:	f842 3b04 	str.w	r3, [r2], #4

08003bb0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003bb0:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003bb2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003bb4:	d3f9      	bcc.n	8003baa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bb6:	f7ff ffb7 	bl	8003b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bba:	f003 fedd 	bl	8007978 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bbe:	f7fe ff4f 	bl	8002a60 <main>
  bx lr
 8003bc2:	4770      	bx	lr
  ldr r3, =_sidata
 8003bc4:	080087c4 	.word	0x080087c4
  ldr r0, =_sdata
 8003bc8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003bcc:	2000009c 	.word	0x2000009c
  ldr r2, =_sbss
 8003bd0:	200000a0 	.word	0x200000a0
  ldr r3, = _ebss
 8003bd4:	200004fc 	.word	0x200004fc

08003bd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bd8:	e7fe      	b.n	8003bd8 <ADC1_2_IRQHandler>
	...

08003bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be0:	4b08      	ldr	r3, [pc, #32]	; (8003c04 <HAL_Init+0x28>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a07      	ldr	r2, [pc, #28]	; (8003c04 <HAL_Init+0x28>)
 8003be6:	f043 0310 	orr.w	r3, r3, #16
 8003bea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bec:	2003      	movs	r0, #3
 8003bee:	f000 fb4f 	bl	8004290 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	f000 f808 	bl	8003c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bf8:	f7ff fd68 	bl	80036cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40022000 	.word	0x40022000

08003c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c10:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <HAL_InitTick+0x54>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_InitTick+0x58>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fb67 	bl	80042fa <HAL_SYSTICK_Config>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e00e      	b.n	8003c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b0f      	cmp	r3, #15
 8003c3a:	d80a      	bhi.n	8003c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	f04f 30ff 	mov.w	r0, #4294967295
 8003c44:	f000 fb2f 	bl	80042a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c48:	4a06      	ldr	r2, [pc, #24]	; (8003c64 <HAL_InitTick+0x5c>)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	e000      	b.n	8003c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	2000002c 	.word	0x2000002c
 8003c60:	20000034 	.word	0x20000034
 8003c64:	20000030 	.word	0x20000030

08003c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c6c:	4b05      	ldr	r3, [pc, #20]	; (8003c84 <HAL_IncTick+0x1c>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_IncTick+0x20>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4413      	add	r3, r2
 8003c78:	4a03      	ldr	r2, [pc, #12]	; (8003c88 <HAL_IncTick+0x20>)
 8003c7a:	6013      	str	r3, [r2, #0]
}
 8003c7c:	bf00      	nop
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr
 8003c84:	20000034 	.word	0x20000034
 8003c88:	200004f4 	.word	0x200004f4

08003c8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c90:	4b02      	ldr	r3, [pc, #8]	; (8003c9c <HAL_GetTick+0x10>)
 8003c92:	681b      	ldr	r3, [r3, #0]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr
 8003c9c:	200004f4 	.word	0x200004f4

08003ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca8:	f7ff fff0 	bl	8003c8c <HAL_GetTick>
 8003cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d005      	beq.n	8003cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_Delay+0x40>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cc6:	bf00      	nop
 8003cc8:	f7ff ffe0 	bl	8003c8c <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d8f7      	bhi.n	8003cc8 <HAL_Delay+0x28>
  {
  }
}
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20000034 	.word	0x20000034

08003ce4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e0be      	b.n	8003e84 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d109      	bne.n	8003d28 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7ff fd04 	bl	8003730 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f9ab 	bl	8004084 <ADC_ConversionStop_Disable>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d36:	f003 0310 	and.w	r3, r3, #16
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f040 8099 	bne.w	8003e72 <HAL_ADC_Init+0x18e>
 8003d40:	7dfb      	ldrb	r3, [r7, #23]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f040 8095 	bne.w	8003e72 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d50:	f023 0302 	bic.w	r3, r3, #2
 8003d54:	f043 0202 	orr.w	r2, r3, #2
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d64:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	7b1b      	ldrb	r3, [r3, #12]
 8003d6a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003d6c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d7c:	d003      	beq.n	8003d86 <HAL_ADC_Init+0xa2>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d102      	bne.n	8003d8c <HAL_ADC_Init+0xa8>
 8003d86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d8a:	e000      	b.n	8003d8e <HAL_ADC_Init+0xaa>
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	7d1b      	ldrb	r3, [r3, #20]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d119      	bne.n	8003dd0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	7b1b      	ldrb	r3, [r3, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d109      	bne.n	8003db8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	035a      	lsls	r2, r3, #13
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	e00b      	b.n	8003dd0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbc:	f043 0220 	orr.w	r2, r3, #32
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc8:	f043 0201 	orr.w	r2, r3, #1
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	4b28      	ldr	r3, [pc, #160]	; (8003e8c <HAL_ADC_Init+0x1a8>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6812      	ldr	r2, [r2, #0]
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	430b      	orrs	r3, r1
 8003df6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e00:	d003      	beq.n	8003e0a <HAL_ADC_Init+0x126>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d104      	bne.n	8003e14 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	051b      	lsls	r3, r3, #20
 8003e12:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	4b18      	ldr	r3, [pc, #96]	; (8003e90 <HAL_ADC_Init+0x1ac>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d10b      	bne.n	8003e50 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e42:	f023 0303 	bic.w	r3, r3, #3
 8003e46:	f043 0201 	orr.w	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e4e:	e018      	b.n	8003e82 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	f023 0312 	bic.w	r3, r3, #18
 8003e58:	f043 0210 	orr.w	r2, r3, #16
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e64:	f043 0201 	orr.w	r2, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e70:	e007      	b.n	8003e82 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e76:	f043 0210 	orr.w	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3718      	adds	r7, #24
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	ffe1f7fd 	.word	0xffe1f7fd
 8003e90:	ff1f0efe 	.word	0xff1f0efe

08003e94 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <HAL_ADC_ConfigChannel+0x20>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e0dc      	b.n	800406e <HAL_ADC_ConfigChannel+0x1da>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b06      	cmp	r3, #6
 8003ec2:	d81c      	bhi.n	8003efe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	3b05      	subs	r3, #5
 8003ed6:	221f      	movs	r2, #31
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	4019      	ands	r1, r3
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	6818      	ldr	r0, [r3, #0]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	3b05      	subs	r3, #5
 8003ef0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	635a      	str	r2, [r3, #52]	; 0x34
 8003efc:	e03c      	b.n	8003f78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b0c      	cmp	r3, #12
 8003f04:	d81c      	bhi.n	8003f40 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	3b23      	subs	r3, #35	; 0x23
 8003f18:	221f      	movs	r2, #31
 8003f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1e:	43db      	mvns	r3, r3
 8003f20:	4019      	ands	r1, r3
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	6818      	ldr	r0, [r3, #0]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	3b23      	subs	r3, #35	; 0x23
 8003f32:	fa00 f203 	lsl.w	r2, r0, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	631a      	str	r2, [r3, #48]	; 0x30
 8003f3e:	e01b      	b.n	8003f78 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	4413      	add	r3, r2
 8003f50:	3b41      	subs	r3, #65	; 0x41
 8003f52:	221f      	movs	r2, #31
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	4019      	ands	r1, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6818      	ldr	r0, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	3b41      	subs	r3, #65	; 0x41
 8003f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b09      	cmp	r3, #9
 8003f7e:	d91c      	bls.n	8003fba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68d9      	ldr	r1, [r3, #12]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	4413      	add	r3, r2
 8003f90:	3b1e      	subs	r3, #30
 8003f92:	2207      	movs	r2, #7
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	4019      	ands	r1, r3
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	6898      	ldr	r0, [r3, #8]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	4413      	add	r3, r2
 8003faa:	3b1e      	subs	r3, #30
 8003fac:	fa00 f203 	lsl.w	r2, r0, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	60da      	str	r2, [r3, #12]
 8003fb8:	e019      	b.n	8003fee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6919      	ldr	r1, [r3, #16]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	4413      	add	r3, r2
 8003fca:	2207      	movs	r2, #7
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	4019      	ands	r1, r3
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	6898      	ldr	r0, [r3, #8]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	4413      	add	r3, r2
 8003fe2:	fa00 f203 	lsl.w	r2, r0, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b10      	cmp	r3, #16
 8003ff4:	d003      	beq.n	8003ffe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003ffa:	2b11      	cmp	r3, #17
 8003ffc:	d132      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a1d      	ldr	r2, [pc, #116]	; (8004078 <HAL_ADC_ConfigChannel+0x1e4>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d125      	bne.n	8004054 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d126      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004024:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b10      	cmp	r3, #16
 800402c:	d11a      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800402e:	4b13      	ldr	r3, [pc, #76]	; (800407c <HAL_ADC_ConfigChannel+0x1e8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a13      	ldr	r2, [pc, #76]	; (8004080 <HAL_ADC_ConfigChannel+0x1ec>)
 8004034:	fba2 2303 	umull	r2, r3, r2, r3
 8004038:	0c9a      	lsrs	r2, r3, #18
 800403a:	4613      	mov	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	4413      	add	r3, r2
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004044:	e002      	b.n	800404c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	3b01      	subs	r3, #1
 800404a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f9      	bne.n	8004046 <HAL_ADC_ConfigChannel+0x1b2>
 8004052:	e007      	b.n	8004064 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	f043 0220 	orr.w	r2, r3, #32
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800406c:	7bfb      	ldrb	r3, [r7, #15]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr
 8004078:	40012400 	.word	0x40012400
 800407c:	2000002c 	.word	0x2000002c
 8004080:	431bde83 	.word	0x431bde83

08004084 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b01      	cmp	r3, #1
 800409c:	d127      	bne.n	80040ee <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0201 	bic.w	r2, r2, #1
 80040ac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ae:	f7ff fded 	bl	8003c8c <HAL_GetTick>
 80040b2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040b4:	e014      	b.n	80040e0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80040b6:	f7ff fde9 	bl	8003c8c <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d90d      	bls.n	80040e0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c8:	f043 0210 	orr.w	r2, r3, #16
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f043 0201 	orr.w	r2, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e007      	b.n	80040f0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d0e3      	beq.n	80040b6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f003 0307 	and.w	r3, r3, #7
 8004106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004108:	4b0c      	ldr	r3, [pc, #48]	; (800413c <__NVIC_SetPriorityGrouping+0x44>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004114:	4013      	ands	r3, r2
 8004116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004120:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800412a:	4a04      	ldr	r2, [pc, #16]	; (800413c <__NVIC_SetPriorityGrouping+0x44>)
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	60d3      	str	r3, [r2, #12]
}
 8004130:	bf00      	nop
 8004132:	3714      	adds	r7, #20
 8004134:	46bd      	mov	sp, r7
 8004136:	bc80      	pop	{r7}
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	e000ed00 	.word	0xe000ed00

08004140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004144:	4b04      	ldr	r3, [pc, #16]	; (8004158 <__NVIC_GetPriorityGrouping+0x18>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	0a1b      	lsrs	r3, r3, #8
 800414a:	f003 0307 	and.w	r3, r3, #7
}
 800414e:	4618      	mov	r0, r3
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	e000ed00 	.word	0xe000ed00

0800415c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416a:	2b00      	cmp	r3, #0
 800416c:	db0b      	blt.n	8004186 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800416e:	79fb      	ldrb	r3, [r7, #7]
 8004170:	f003 021f 	and.w	r2, r3, #31
 8004174:	4906      	ldr	r1, [pc, #24]	; (8004190 <__NVIC_EnableIRQ+0x34>)
 8004176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	2001      	movs	r0, #1
 800417e:	fa00 f202 	lsl.w	r2, r0, r2
 8004182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	bc80      	pop	{r7}
 800418e:	4770      	bx	lr
 8004190:	e000e100 	.word	0xe000e100

08004194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	6039      	str	r1, [r7, #0]
 800419e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	db0a      	blt.n	80041be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	490c      	ldr	r1, [pc, #48]	; (80041e0 <__NVIC_SetPriority+0x4c>)
 80041ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b2:	0112      	lsls	r2, r2, #4
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	440b      	add	r3, r1
 80041b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041bc:	e00a      	b.n	80041d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	4908      	ldr	r1, [pc, #32]	; (80041e4 <__NVIC_SetPriority+0x50>)
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	3b04      	subs	r3, #4
 80041cc:	0112      	lsls	r2, r2, #4
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	440b      	add	r3, r1
 80041d2:	761a      	strb	r2, [r3, #24]
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	bc80      	pop	{r7}
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	e000e100 	.word	0xe000e100
 80041e4:	e000ed00 	.word	0xe000ed00

080041e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b089      	sub	sp, #36	; 0x24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	f1c3 0307 	rsb	r3, r3, #7
 8004202:	2b04      	cmp	r3, #4
 8004204:	bf28      	it	cs
 8004206:	2304      	movcs	r3, #4
 8004208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	3304      	adds	r3, #4
 800420e:	2b06      	cmp	r3, #6
 8004210:	d902      	bls.n	8004218 <NVIC_EncodePriority+0x30>
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	3b03      	subs	r3, #3
 8004216:	e000      	b.n	800421a <NVIC_EncodePriority+0x32>
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800421c:	f04f 32ff 	mov.w	r2, #4294967295
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	fa02 f303 	lsl.w	r3, r2, r3
 8004226:	43da      	mvns	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	401a      	ands	r2, r3
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004230:	f04f 31ff 	mov.w	r1, #4294967295
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	fa01 f303 	lsl.w	r3, r1, r3
 800423a:	43d9      	mvns	r1, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004240:	4313      	orrs	r3, r2
         );
}
 8004242:	4618      	mov	r0, r3
 8004244:	3724      	adds	r7, #36	; 0x24
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr

0800424c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	3b01      	subs	r3, #1
 8004258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800425c:	d301      	bcc.n	8004262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800425e:	2301      	movs	r3, #1
 8004260:	e00f      	b.n	8004282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004262:	4a0a      	ldr	r2, [pc, #40]	; (800428c <SysTick_Config+0x40>)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3b01      	subs	r3, #1
 8004268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800426a:	210f      	movs	r1, #15
 800426c:	f04f 30ff 	mov.w	r0, #4294967295
 8004270:	f7ff ff90 	bl	8004194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004274:	4b05      	ldr	r3, [pc, #20]	; (800428c <SysTick_Config+0x40>)
 8004276:	2200      	movs	r2, #0
 8004278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800427a:	4b04      	ldr	r3, [pc, #16]	; (800428c <SysTick_Config+0x40>)
 800427c:	2207      	movs	r2, #7
 800427e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	e000e010 	.word	0xe000e010

08004290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7ff ff2d 	bl	80040f8 <__NVIC_SetPriorityGrouping>
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b086      	sub	sp, #24
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	4603      	mov	r3, r0
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	607a      	str	r2, [r7, #4]
 80042b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042b8:	f7ff ff42 	bl	8004140 <__NVIC_GetPriorityGrouping>
 80042bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	68b9      	ldr	r1, [r7, #8]
 80042c2:	6978      	ldr	r0, [r7, #20]
 80042c4:	f7ff ff90 	bl	80041e8 <NVIC_EncodePriority>
 80042c8:	4602      	mov	r2, r0
 80042ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ce:	4611      	mov	r1, r2
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff ff5f 	bl	8004194 <__NVIC_SetPriority>
}
 80042d6:	bf00      	nop
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b082      	sub	sp, #8
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	4603      	mov	r3, r0
 80042e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff ff35 	bl	800415c <__NVIC_EnableIRQ>
}
 80042f2:	bf00      	nop
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b082      	sub	sp, #8
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff ffa2 	bl	800424c <SysTick_Config>
 8004308:	4603      	mov	r3, r0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004314:	b480      	push	{r7}
 8004316:	b08b      	sub	sp, #44	; 0x2c
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800431e:	2300      	movs	r3, #0
 8004320:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004322:	2300      	movs	r3, #0
 8004324:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004326:	e127      	b.n	8004578 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004328:	2201      	movs	r2, #1
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	fa02 f303 	lsl.w	r3, r2, r3
 8004330:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69fa      	ldr	r2, [r7, #28]
 8004338:	4013      	ands	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	429a      	cmp	r2, r3
 8004342:	f040 8116 	bne.w	8004572 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b12      	cmp	r3, #18
 800434c:	d034      	beq.n	80043b8 <HAL_GPIO_Init+0xa4>
 800434e:	2b12      	cmp	r3, #18
 8004350:	d80d      	bhi.n	800436e <HAL_GPIO_Init+0x5a>
 8004352:	2b02      	cmp	r3, #2
 8004354:	d02b      	beq.n	80043ae <HAL_GPIO_Init+0x9a>
 8004356:	2b02      	cmp	r3, #2
 8004358:	d804      	bhi.n	8004364 <HAL_GPIO_Init+0x50>
 800435a:	2b00      	cmp	r3, #0
 800435c:	d031      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
 800435e:	2b01      	cmp	r3, #1
 8004360:	d01c      	beq.n	800439c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004362:	e048      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004364:	2b03      	cmp	r3, #3
 8004366:	d043      	beq.n	80043f0 <HAL_GPIO_Init+0xdc>
 8004368:	2b11      	cmp	r3, #17
 800436a:	d01b      	beq.n	80043a4 <HAL_GPIO_Init+0x90>
          break;
 800436c:	e043      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800436e:	4a89      	ldr	r2, [pc, #548]	; (8004594 <HAL_GPIO_Init+0x280>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d026      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
 8004374:	4a87      	ldr	r2, [pc, #540]	; (8004594 <HAL_GPIO_Init+0x280>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d806      	bhi.n	8004388 <HAL_GPIO_Init+0x74>
 800437a:	4a87      	ldr	r2, [pc, #540]	; (8004598 <HAL_GPIO_Init+0x284>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d020      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
 8004380:	4a86      	ldr	r2, [pc, #536]	; (800459c <HAL_GPIO_Init+0x288>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d01d      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
          break;
 8004386:	e036      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004388:	4a85      	ldr	r2, [pc, #532]	; (80045a0 <HAL_GPIO_Init+0x28c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d019      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
 800438e:	4a85      	ldr	r2, [pc, #532]	; (80045a4 <HAL_GPIO_Init+0x290>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d016      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
 8004394:	4a84      	ldr	r2, [pc, #528]	; (80045a8 <HAL_GPIO_Init+0x294>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <HAL_GPIO_Init+0xae>
          break;
 800439a:	e02c      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	623b      	str	r3, [r7, #32]
          break;
 80043a2:	e028      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	3304      	adds	r3, #4
 80043aa:	623b      	str	r3, [r7, #32]
          break;
 80043ac:	e023      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	3308      	adds	r3, #8
 80043b4:	623b      	str	r3, [r7, #32]
          break;
 80043b6:	e01e      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	330c      	adds	r3, #12
 80043be:	623b      	str	r3, [r7, #32]
          break;
 80043c0:	e019      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d102      	bne.n	80043d0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80043ca:	2304      	movs	r3, #4
 80043cc:	623b      	str	r3, [r7, #32]
          break;
 80043ce:	e012      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d105      	bne.n	80043e4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043d8:	2308      	movs	r3, #8
 80043da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69fa      	ldr	r2, [r7, #28]
 80043e0:	611a      	str	r2, [r3, #16]
          break;
 80043e2:	e008      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043e4:	2308      	movs	r3, #8
 80043e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	69fa      	ldr	r2, [r7, #28]
 80043ec:	615a      	str	r2, [r3, #20]
          break;
 80043ee:	e002      	b.n	80043f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80043f0:	2300      	movs	r3, #0
 80043f2:	623b      	str	r3, [r7, #32]
          break;
 80043f4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	2bff      	cmp	r3, #255	; 0xff
 80043fa:	d801      	bhi.n	8004400 <HAL_GPIO_Init+0xec>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	e001      	b.n	8004404 <HAL_GPIO_Init+0xf0>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3304      	adds	r3, #4
 8004404:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	2bff      	cmp	r3, #255	; 0xff
 800440a:	d802      	bhi.n	8004412 <HAL_GPIO_Init+0xfe>
 800440c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	e002      	b.n	8004418 <HAL_GPIO_Init+0x104>
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004414:	3b08      	subs	r3, #8
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	210f      	movs	r1, #15
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	fa01 f303 	lsl.w	r3, r1, r3
 8004426:	43db      	mvns	r3, r3
 8004428:	401a      	ands	r2, r3
 800442a:	6a39      	ldr	r1, [r7, #32]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	fa01 f303 	lsl.w	r3, r1, r3
 8004432:	431a      	orrs	r2, r3
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 8096 	beq.w	8004572 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004446:	4b59      	ldr	r3, [pc, #356]	; (80045ac <HAL_GPIO_Init+0x298>)
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	4a58      	ldr	r2, [pc, #352]	; (80045ac <HAL_GPIO_Init+0x298>)
 800444c:	f043 0301 	orr.w	r3, r3, #1
 8004450:	6193      	str	r3, [r2, #24]
 8004452:	4b56      	ldr	r3, [pc, #344]	; (80045ac <HAL_GPIO_Init+0x298>)
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	60bb      	str	r3, [r7, #8]
 800445c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800445e:	4a54      	ldr	r2, [pc, #336]	; (80045b0 <HAL_GPIO_Init+0x29c>)
 8004460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004462:	089b      	lsrs	r3, r3, #2
 8004464:	3302      	adds	r3, #2
 8004466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	220f      	movs	r2, #15
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	43db      	mvns	r3, r3
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4013      	ands	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a4b      	ldr	r2, [pc, #300]	; (80045b4 <HAL_GPIO_Init+0x2a0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d013      	beq.n	80044b2 <HAL_GPIO_Init+0x19e>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a4a      	ldr	r2, [pc, #296]	; (80045b8 <HAL_GPIO_Init+0x2a4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00d      	beq.n	80044ae <HAL_GPIO_Init+0x19a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a49      	ldr	r2, [pc, #292]	; (80045bc <HAL_GPIO_Init+0x2a8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d007      	beq.n	80044aa <HAL_GPIO_Init+0x196>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a48      	ldr	r2, [pc, #288]	; (80045c0 <HAL_GPIO_Init+0x2ac>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d101      	bne.n	80044a6 <HAL_GPIO_Init+0x192>
 80044a2:	2303      	movs	r3, #3
 80044a4:	e006      	b.n	80044b4 <HAL_GPIO_Init+0x1a0>
 80044a6:	2304      	movs	r3, #4
 80044a8:	e004      	b.n	80044b4 <HAL_GPIO_Init+0x1a0>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e002      	b.n	80044b4 <HAL_GPIO_Init+0x1a0>
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <HAL_GPIO_Init+0x1a0>
 80044b2:	2300      	movs	r3, #0
 80044b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b6:	f002 0203 	and.w	r2, r2, #3
 80044ba:	0092      	lsls	r2, r2, #2
 80044bc:	4093      	lsls	r3, r2
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044c4:	493a      	ldr	r1, [pc, #232]	; (80045b0 <HAL_GPIO_Init+0x29c>)
 80044c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c8:	089b      	lsrs	r3, r3, #2
 80044ca:	3302      	adds	r3, #2
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d006      	beq.n	80044ec <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80044de:	4b39      	ldr	r3, [pc, #228]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4938      	ldr	r1, [pc, #224]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	600b      	str	r3, [r1, #0]
 80044ea:	e006      	b.n	80044fa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80044ec:	4b35      	ldr	r3, [pc, #212]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	43db      	mvns	r3, r3
 80044f4:	4933      	ldr	r1, [pc, #204]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 80044f6:	4013      	ands	r3, r2
 80044f8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d006      	beq.n	8004514 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004506:	4b2f      	ldr	r3, [pc, #188]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	492e      	ldr	r1, [pc, #184]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	4313      	orrs	r3, r2
 8004510:	604b      	str	r3, [r1, #4]
 8004512:	e006      	b.n	8004522 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004514:	4b2b      	ldr	r3, [pc, #172]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	43db      	mvns	r3, r3
 800451c:	4929      	ldr	r1, [pc, #164]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 800451e:	4013      	ands	r3, r2
 8004520:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d006      	beq.n	800453c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800452e:	4b25      	ldr	r3, [pc, #148]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	4924      	ldr	r1, [pc, #144]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	4313      	orrs	r3, r2
 8004538:	608b      	str	r3, [r1, #8]
 800453a:	e006      	b.n	800454a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800453c:	4b21      	ldr	r3, [pc, #132]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	43db      	mvns	r3, r3
 8004544:	491f      	ldr	r1, [pc, #124]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004546:	4013      	ands	r3, r2
 8004548:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d006      	beq.n	8004564 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004556:	4b1b      	ldr	r3, [pc, #108]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	491a      	ldr	r1, [pc, #104]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	4313      	orrs	r3, r2
 8004560:	60cb      	str	r3, [r1, #12]
 8004562:	e006      	b.n	8004572 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004564:	4b17      	ldr	r3, [pc, #92]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 8004566:	68da      	ldr	r2, [r3, #12]
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	43db      	mvns	r3, r3
 800456c:	4915      	ldr	r1, [pc, #84]	; (80045c4 <HAL_GPIO_Init+0x2b0>)
 800456e:	4013      	ands	r3, r2
 8004570:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	3301      	adds	r3, #1
 8004576:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	fa22 f303 	lsr.w	r3, r2, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	f47f aed0 	bne.w	8004328 <HAL_GPIO_Init+0x14>
  }
}
 8004588:	bf00      	nop
 800458a:	372c      	adds	r7, #44	; 0x2c
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	10210000 	.word	0x10210000
 8004598:	10110000 	.word	0x10110000
 800459c:	10120000 	.word	0x10120000
 80045a0:	10310000 	.word	0x10310000
 80045a4:	10320000 	.word	0x10320000
 80045a8:	10220000 	.word	0x10220000
 80045ac:	40021000 	.word	0x40021000
 80045b0:	40010000 	.word	0x40010000
 80045b4:	40010800 	.word	0x40010800
 80045b8:	40010c00 	.word	0x40010c00
 80045bc:	40011000 	.word	0x40011000
 80045c0:	40011400 	.word	0x40011400
 80045c4:	40010400 	.word	0x40010400

080045c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	807b      	strh	r3, [r7, #2]
 80045d4:	4613      	mov	r3, r2
 80045d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045d8:	787b      	ldrb	r3, [r7, #1]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045de:	887a      	ldrh	r2, [r7, #2]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80045e4:	e003      	b.n	80045ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80045e6:	887b      	ldrh	r3, [r7, #2]
 80045e8:	041a      	lsls	r2, r3, #16
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	611a      	str	r2, [r3, #16]
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bc80      	pop	{r7}
 80045f6:	4770      	bx	lr

080045f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	887b      	ldrh	r3, [r7, #2]
 800460a:	4013      	ands	r3, r2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004610:	887a      	ldrh	r2, [r7, #2]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004616:	e002      	b.n	800461e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004618:	887a      	ldrh	r2, [r7, #2]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	611a      	str	r2, [r3, #16]
}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e10f      	b.n	800485a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff f8aa 	bl	80037a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2224      	movs	r2, #36	; 0x24
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0201 	bic.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800466c:	f001 fb0e 	bl	8005c8c <HAL_RCC_GetPCLK1Freq>
 8004670:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4a7b      	ldr	r2, [pc, #492]	; (8004864 <HAL_I2C_Init+0x23c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d807      	bhi.n	800468c <HAL_I2C_Init+0x64>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4a7a      	ldr	r2, [pc, #488]	; (8004868 <HAL_I2C_Init+0x240>)
 8004680:	4293      	cmp	r3, r2
 8004682:	bf94      	ite	ls
 8004684:	2301      	movls	r3, #1
 8004686:	2300      	movhi	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	e006      	b.n	800469a <HAL_I2C_Init+0x72>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a77      	ldr	r2, [pc, #476]	; (800486c <HAL_I2C_Init+0x244>)
 8004690:	4293      	cmp	r3, r2
 8004692:	bf94      	ite	ls
 8004694:	2301      	movls	r3, #1
 8004696:	2300      	movhi	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e0db      	b.n	800485a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a72      	ldr	r2, [pc, #456]	; (8004870 <HAL_I2C_Init+0x248>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0c9b      	lsrs	r3, r3, #18
 80046ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	4a64      	ldr	r2, [pc, #400]	; (8004864 <HAL_I2C_Init+0x23c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d802      	bhi.n	80046dc <HAL_I2C_Init+0xb4>
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	3301      	adds	r3, #1
 80046da:	e009      	b.n	80046f0 <HAL_I2C_Init+0xc8>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	4a63      	ldr	r2, [pc, #396]	; (8004874 <HAL_I2C_Init+0x24c>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	099b      	lsrs	r3, r3, #6
 80046ee:	3301      	adds	r3, #1
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	430b      	orrs	r3, r1
 80046f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004702:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	4956      	ldr	r1, [pc, #344]	; (8004864 <HAL_I2C_Init+0x23c>)
 800470c:	428b      	cmp	r3, r1
 800470e:	d80d      	bhi.n	800472c <HAL_I2C_Init+0x104>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1e59      	subs	r1, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	fbb1 f3f3 	udiv	r3, r1, r3
 800471e:	3301      	adds	r3, #1
 8004720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004724:	2b04      	cmp	r3, #4
 8004726:	bf38      	it	cc
 8004728:	2304      	movcc	r3, #4
 800472a:	e04f      	b.n	80047cc <HAL_I2C_Init+0x1a4>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d111      	bne.n	8004758 <HAL_I2C_Init+0x130>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1e58      	subs	r0, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	440b      	add	r3, r1
 8004742:	fbb0 f3f3 	udiv	r3, r0, r3
 8004746:	3301      	adds	r3, #1
 8004748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e012      	b.n	800477e <HAL_I2C_Init+0x156>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	1e58      	subs	r0, r3, #1
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6859      	ldr	r1, [r3, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	0099      	lsls	r1, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	fbb0 f3f3 	udiv	r3, r0, r3
 800476e:	3301      	adds	r3, #1
 8004770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <HAL_I2C_Init+0x15e>
 8004782:	2301      	movs	r3, #1
 8004784:	e022      	b.n	80047cc <HAL_I2C_Init+0x1a4>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10e      	bne.n	80047ac <HAL_I2C_Init+0x184>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1e58      	subs	r0, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6859      	ldr	r1, [r3, #4]
 8004796:	460b      	mov	r3, r1
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	440b      	add	r3, r1
 800479c:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a0:	3301      	adds	r3, #1
 80047a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047aa:	e00f      	b.n	80047cc <HAL_I2C_Init+0x1a4>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	1e58      	subs	r0, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	0099      	lsls	r1, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c2:	3301      	adds	r3, #1
 80047c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	6809      	ldr	r1, [r1, #0]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69da      	ldr	r2, [r3, #28]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	6911      	ldr	r1, [r2, #16]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	68d2      	ldr	r2, [r2, #12]
 8004806:	4311      	orrs	r1, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	430b      	orrs	r3, r1
 800480e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	695a      	ldr	r2, [r3, #20]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f042 0201 	orr.w	r2, r2, #1
 800483a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	000186a0 	.word	0x000186a0
 8004868:	001e847f 	.word	0x001e847f
 800486c:	003d08ff 	.word	0x003d08ff
 8004870:	431bde83 	.word	0x431bde83
 8004874:	10624dd3 	.word	0x10624dd3

08004878 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af02      	add	r7, sp, #8
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	607a      	str	r2, [r7, #4]
 8004882:	461a      	mov	r2, r3
 8004884:	460b      	mov	r3, r1
 8004886:	817b      	strh	r3, [r7, #10]
 8004888:	4613      	mov	r3, r2
 800488a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800488c:	f7ff f9fe 	bl	8003c8c <HAL_GetTick>
 8004890:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b20      	cmp	r3, #32
 800489c:	f040 80e0 	bne.w	8004a60 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	2319      	movs	r3, #25
 80048a6:	2201      	movs	r2, #1
 80048a8:	4970      	ldr	r1, [pc, #448]	; (8004a6c <HAL_I2C_Master_Transmit+0x1f4>)
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 fc3c 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0d3      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_I2C_Master_Transmit+0x50>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e0cc      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d007      	beq.n	80048ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2221      	movs	r2, #33	; 0x21
 8004902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2210      	movs	r2, #16
 800490a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	893a      	ldrh	r2, [r7, #8]
 800491e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29a      	uxth	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4a50      	ldr	r2, [pc, #320]	; (8004a70 <HAL_I2C_Master_Transmit+0x1f8>)
 800492e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004930:	8979      	ldrh	r1, [r7, #10]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6a3a      	ldr	r2, [r7, #32]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 faca 	bl	8004ed0 <I2C_MasterRequestWrite>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e08d      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800495c:	e066      	b.n	8004a2c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	6a39      	ldr	r1, [r7, #32]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 fcb6 	bl	80052d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00d      	beq.n	800498a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	2b04      	cmp	r3, #4
 8004974:	d107      	bne.n	8004986 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004984:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e06b      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d11b      	bne.n	8004a00 <HAL_I2C_Master_Transmit+0x188>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d017      	beq.n	8004a00 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	781a      	ldrb	r2, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	6a39      	ldr	r1, [r7, #32]
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fca6 	bl	8005356 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00d      	beq.n	8004a2c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d107      	bne.n	8004a28 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a26:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e01a      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d194      	bne.n	800495e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e000      	b.n	8004a62 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a60:	2302      	movs	r3, #2
  }
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3718      	adds	r7, #24
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	00100002 	.word	0x00100002
 8004a70:	ffff0000 	.word	0xffff0000

08004a74 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b08c      	sub	sp, #48	; 0x30
 8004a78:	af02      	add	r7, sp, #8
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	460b      	mov	r3, r1
 8004a82:	817b      	strh	r3, [r7, #10]
 8004a84:	4613      	mov	r3, r2
 8004a86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a88:	f7ff f900 	bl	8003c8c <HAL_GetTick>
 8004a8c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b20      	cmp	r3, #32
 8004a98:	f040 8213 	bne.w	8004ec2 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	2319      	movs	r3, #25
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	497e      	ldr	r1, [pc, #504]	; (8004ca0 <HAL_I2C_Master_Receive+0x22c>)
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 fb3e 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e206      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <HAL_I2C_Master_Receive+0x50>
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e1ff      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d007      	beq.n	8004aea <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2222      	movs	r2, #34	; 0x22
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2210      	movs	r2, #16
 8004b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	893a      	ldrh	r2, [r7, #8]
 8004b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4a5e      	ldr	r2, [pc, #376]	; (8004ca4 <HAL_I2C_Master_Receive+0x230>)
 8004b2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b2c:	8979      	ldrh	r1, [r7, #10]
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fa42 	bl	8004fbc <I2C_MasterRequestRead>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e1c0      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d113      	bne.n	8004b72 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	623b      	str	r3, [r7, #32]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	623b      	str	r3, [r7, #32]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	699b      	ldr	r3, [r3, #24]
 8004b5c:	623b      	str	r3, [r7, #32]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	e194      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d11d      	bne.n	8004bb6 <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b88:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b8a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	61fb      	str	r3, [r7, #28]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	61fb      	str	r3, [r7, #28]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	61fb      	str	r3, [r7, #28]
 8004ba0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bb0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004bb2:	b662      	cpsie	i
 8004bb4:	e172      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d11d      	bne.n	8004bfa <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bcc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bce:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	61bb      	str	r3, [r7, #24]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	61bb      	str	r3, [r7, #24]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	61bb      	str	r3, [r7, #24]
 8004be4:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bf4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004bf6:	b662      	cpsie	i
 8004bf8:	e150      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c20:	e13c      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	f200 80f5 	bhi.w	8004e16 <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d123      	bne.n	8004c7c <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 fbcd 	bl	80053d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e13d      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691a      	ldr	r2, [r3, #16]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c7a:	e10f      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d150      	bne.n	8004d26 <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	4906      	ldr	r1, [pc, #24]	; (8004ca8 <HAL_I2C_Master_Receive+0x234>)
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f000 fa4a 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d008      	beq.n	8004cac <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e112      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
 8004c9e:	bf00      	nop
 8004ca0:	00100002 	.word	0x00100002
 8004ca4:	ffff0000 	.word	0xffff0000
 8004ca8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004cac:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cbc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	1c5a      	adds	r2, r3, #1
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004cf0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	691a      	ldr	r2, [r3, #16]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	b2d2      	uxtb	r2, r2
 8004cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d04:	1c5a      	adds	r2, r3, #1
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0e:	3b01      	subs	r3, #1
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d24:	e0ba      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	4967      	ldr	r1, [pc, #412]	; (8004ecc <HAL_I2C_Master_Receive+0x458>)
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f000 f9f9 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e0c1      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004d50:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	691a      	ldr	r2, [r3, #16]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5c:	b2d2      	uxtb	r2, r2
 8004d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	494f      	ldr	r1, [pc, #316]	; (8004ecc <HAL_I2C_Master_Receive+0x458>)
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f9ca 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e092      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dac:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004de0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	691a      	ldr	r2, [r3, #16]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	b2d2      	uxtb	r2, r2
 8004dee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e14:	e042      	b.n	8004e9c <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f000 fadc 	bl	80053d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e04c      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	691a      	ldr	r2, [r3, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	b2d2      	uxtb	r2, r2
 8004e36:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	1c5a      	adds	r2, r3, #1
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d118      	bne.n	8004e9c <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f47f aebe 	bne.w	8004c22 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	e000      	b.n	8004ec4 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 8004ec2:	2302      	movs	r3, #2
  }
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3728      	adds	r7, #40	; 0x28
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	00010004 	.word	0x00010004

08004ed0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	460b      	mov	r3, r1
 8004ede:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d006      	beq.n	8004efa <I2C_MasterRequestWrite+0x2a>
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d003      	beq.n	8004efa <I2C_MasterRequestWrite+0x2a>
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ef8:	d108      	bne.n	8004f0c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	e00b      	b.n	8004f24 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	2b12      	cmp	r3, #18
 8004f12:	d107      	bne.n	8004f24 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f000 f8f9 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e035      	b.n	8004fac <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f48:	d108      	bne.n	8004f5c <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f4a:	897b      	ldrh	r3, [r7, #10]
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	461a      	mov	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f58:	611a      	str	r2, [r3, #16]
 8004f5a:	e01b      	b.n	8004f94 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f5c:	897b      	ldrh	r3, [r7, #10]
 8004f5e:	11db      	asrs	r3, r3, #7
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	f003 0306 	and.w	r3, r3, #6
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	f063 030f 	orn	r3, r3, #15
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	490e      	ldr	r1, [pc, #56]	; (8004fb4 <I2C_MasterRequestWrite+0xe4>)
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f000 f92b 	bl	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e010      	b.n	8004fac <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f8a:	897b      	ldrh	r3, [r7, #10]
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	4907      	ldr	r1, [pc, #28]	; (8004fb8 <I2C_MasterRequestWrite+0xe8>)
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f91b 	bl	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3718      	adds	r7, #24
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	00010008 	.word	0x00010008
 8004fb8:	00010002 	.word	0x00010002

08004fbc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af02      	add	r7, sp, #8
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	607a      	str	r2, [r7, #4]
 8004fc6:	603b      	str	r3, [r7, #0]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fe0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	d006      	beq.n	8004ff6 <I2C_MasterRequestRead+0x3a>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d003      	beq.n	8004ff6 <I2C_MasterRequestRead+0x3a>
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ff4:	d108      	bne.n	8005008 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e00b      	b.n	8005020 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	2b11      	cmp	r3, #17
 800500e:	d107      	bne.n	8005020 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800501e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 f87b 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e06d      	b.n	8005118 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005044:	d108      	bne.n	8005058 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005046:	897b      	ldrh	r3, [r7, #10]
 8005048:	b2db      	uxtb	r3, r3
 800504a:	f043 0301 	orr.w	r3, r3, #1
 800504e:	b2da      	uxtb	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	611a      	str	r2, [r3, #16]
 8005056:	e053      	b.n	8005100 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005058:	897b      	ldrh	r3, [r7, #10]
 800505a:	11db      	asrs	r3, r3, #7
 800505c:	b2db      	uxtb	r3, r3
 800505e:	f003 0306 	and.w	r3, r3, #6
 8005062:	b2db      	uxtb	r3, r3
 8005064:	f063 030f 	orn	r3, r3, #15
 8005068:	b2da      	uxtb	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	492a      	ldr	r1, [pc, #168]	; (8005120 <I2C_MasterRequestRead+0x164>)
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 f8ad 	bl	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e048      	b.n	8005118 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005086:	897b      	ldrh	r3, [r7, #10]
 8005088:	b2da      	uxtb	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4923      	ldr	r1, [pc, #140]	; (8005124 <I2C_MasterRequestRead+0x168>)
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f000 f89d 	bl	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e038      	b.n	8005118 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	613b      	str	r3, [r7, #16]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	9300      	str	r3, [sp, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f825 	bl	8005128 <I2C_WaitOnFlagUntilTimeout>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e017      	b.n	8005118 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80050e8:	897b      	ldrh	r3, [r7, #10]
 80050ea:	11db      	asrs	r3, r3, #7
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	f003 0306 	and.w	r3, r3, #6
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	f063 030e 	orn	r3, r3, #14
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	4907      	ldr	r1, [pc, #28]	; (8005124 <I2C_MasterRequestRead+0x168>)
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 f865 	bl	80051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3718      	adds	r7, #24
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	00010008 	.word	0x00010008
 8005124:	00010002 	.word	0x00010002

08005128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	4613      	mov	r3, r2
 8005136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005138:	e025      	b.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005140:	d021      	beq.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005142:	f7fe fda3 	bl	8003c8c <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	429a      	cmp	r2, r3
 8005150:	d302      	bcc.n	8005158 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d116      	bne.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2220      	movs	r2, #32
 8005162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005172:	f043 0220 	orr.w	r2, r3, #32
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e023      	b.n	80051ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	0c1b      	lsrs	r3, r3, #16
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b01      	cmp	r3, #1
 800518e:	d10d      	bne.n	80051ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	43da      	mvns	r2, r3
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	4013      	ands	r3, r2
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	bf0c      	ite	eq
 80051a2:	2301      	moveq	r3, #1
 80051a4:	2300      	movne	r3, #0
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	e00c      	b.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	43da      	mvns	r2, r3
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	4013      	ands	r3, r2
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	bf0c      	ite	eq
 80051be:	2301      	moveq	r3, #1
 80051c0:	2300      	movne	r3, #0
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	461a      	mov	r2, r3
 80051c6:	79fb      	ldrb	r3, [r7, #7]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d0b6      	beq.n	800513a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	607a      	str	r2, [r7, #4]
 80051e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051e4:	e051      	b.n	800528a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051f4:	d123      	bne.n	800523e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005204:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800520e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	f043 0204 	orr.w	r2, r3, #4
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e046      	b.n	80052cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d021      	beq.n	800528a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005246:	f7fe fd21 	bl	8003c8c <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d302      	bcc.n	800525c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d116      	bne.n	800528a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005276:	f043 0220 	orr.w	r2, r3, #32
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e020      	b.n	80052cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	0c1b      	lsrs	r3, r3, #16
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2b01      	cmp	r3, #1
 8005292:	d10c      	bne.n	80052ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	43da      	mvns	r2, r3
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	4013      	ands	r3, r2
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	bf14      	ite	ne
 80052a6:	2301      	movne	r3, #1
 80052a8:	2300      	moveq	r3, #0
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	e00b      	b.n	80052c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	43da      	mvns	r2, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4013      	ands	r3, r2
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	bf14      	ite	ne
 80052c0:	2301      	movne	r3, #1
 80052c2:	2300      	moveq	r3, #0
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d18d      	bne.n	80051e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052e0:	e02d      	b.n	800533e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 f8ce 	bl	8005484 <I2C_IsAcknowledgeFailed>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e02d      	b.n	800534e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f8:	d021      	beq.n	800533e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052fa:	f7fe fcc7 	bl	8003c8c <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	68ba      	ldr	r2, [r7, #8]
 8005306:	429a      	cmp	r2, r3
 8005308:	d302      	bcc.n	8005310 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d116      	bne.n	800533e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	f043 0220 	orr.w	r2, r3, #32
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e007      	b.n	800534e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005348:	2b80      	cmp	r3, #128	; 0x80
 800534a:	d1ca      	bne.n	80052e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	60f8      	str	r0, [r7, #12]
 800535e:	60b9      	str	r1, [r7, #8]
 8005360:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005362:	e02d      	b.n	80053c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 f88d 	bl	8005484 <I2C_IsAcknowledgeFailed>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e02d      	b.n	80053d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537a:	d021      	beq.n	80053c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800537c:	f7fe fc86 	bl	8003c8c <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	429a      	cmp	r2, r3
 800538a:	d302      	bcc.n	8005392 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d116      	bne.n	80053c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2220      	movs	r2, #32
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f043 0220 	orr.w	r2, r3, #32
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e007      	b.n	80053d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f003 0304 	and.w	r3, r3, #4
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d1ca      	bne.n	8005364 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053e4:	e042      	b.n	800546c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	695b      	ldr	r3, [r3, #20]
 80053ec:	f003 0310 	and.w	r3, r3, #16
 80053f0:	2b10      	cmp	r3, #16
 80053f2:	d119      	bne.n	8005428 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f06f 0210 	mvn.w	r2, #16
 80053fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e029      	b.n	800547c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005428:	f7fe fc30 	bl	8003c8c <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	429a      	cmp	r2, r3
 8005436:	d302      	bcc.n	800543e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d116      	bne.n	800546c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005458:	f043 0220 	orr.w	r2, r3, #32
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e007      	b.n	800547c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005476:	2b40      	cmp	r3, #64	; 0x40
 8005478:	d1b5      	bne.n	80053e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800549a:	d11b      	bne.n	80054d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	f043 0204 	orr.w	r2, r3, #4
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e000      	b.n	80054d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr

080054e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e26c      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 8087 	beq.w	800560e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005500:	4b92      	ldr	r3, [pc, #584]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f003 030c 	and.w	r3, r3, #12
 8005508:	2b04      	cmp	r3, #4
 800550a:	d00c      	beq.n	8005526 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800550c:	4b8f      	ldr	r3, [pc, #572]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f003 030c 	and.w	r3, r3, #12
 8005514:	2b08      	cmp	r3, #8
 8005516:	d112      	bne.n	800553e <HAL_RCC_OscConfig+0x5e>
 8005518:	4b8c      	ldr	r3, [pc, #560]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005524:	d10b      	bne.n	800553e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005526:	4b89      	ldr	r3, [pc, #548]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d06c      	beq.n	800560c <HAL_RCC_OscConfig+0x12c>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d168      	bne.n	800560c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e246      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005546:	d106      	bne.n	8005556 <HAL_RCC_OscConfig+0x76>
 8005548:	4b80      	ldr	r3, [pc, #512]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a7f      	ldr	r2, [pc, #508]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800554e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	e02e      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10c      	bne.n	8005578 <HAL_RCC_OscConfig+0x98>
 800555e:	4b7b      	ldr	r3, [pc, #492]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a7a      	ldr	r2, [pc, #488]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	4b78      	ldr	r3, [pc, #480]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a77      	ldr	r2, [pc, #476]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	e01d      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0xbc>
 8005582:	4b72      	ldr	r3, [pc, #456]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a71      	ldr	r2, [pc, #452]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	4b6f      	ldr	r3, [pc, #444]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6e      	ldr	r2, [pc, #440]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 800559c:	4b6b      	ldr	r3, [pc, #428]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a6a      	ldr	r2, [pc, #424]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	4b68      	ldr	r3, [pc, #416]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a67      	ldr	r2, [pc, #412]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d013      	beq.n	80055e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055bc:	f7fe fb66 	bl	8003c8c <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c4:	f7fe fb62 	bl	8003c8c <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b64      	cmp	r3, #100	; 0x64
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e1fa      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055d6:	4b5d      	ldr	r3, [pc, #372]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0xe4>
 80055e2:	e014      	b.n	800560e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e4:	f7fe fb52 	bl	8003c8c <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ec:	f7fe fb4e 	bl	8003c8c <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	; 0x64
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e1e6      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055fe:	4b53      	ldr	r3, [pc, #332]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0x10c>
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800560c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d063      	beq.n	80056e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800561a:	4b4c      	ldr	r3, [pc, #304]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005626:	4b49      	ldr	r3, [pc, #292]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f003 030c 	and.w	r3, r3, #12
 800562e:	2b08      	cmp	r3, #8
 8005630:	d11c      	bne.n	800566c <HAL_RCC_OscConfig+0x18c>
 8005632:	4b46      	ldr	r3, [pc, #280]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d116      	bne.n	800566c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	4b43      	ldr	r3, [pc, #268]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_RCC_OscConfig+0x176>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d001      	beq.n	8005656 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e1ba      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005656:	4b3d      	ldr	r3, [pc, #244]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4939      	ldr	r1, [pc, #228]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566a:	e03a      	b.n	80056e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d020      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005674:	4b36      	ldr	r3, [pc, #216]	; (8005750 <HAL_RCC_OscConfig+0x270>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567a:	f7fe fb07 	bl	8003c8c <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005682:	f7fe fb03 	bl	8003c8c <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e19b      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005694:	4b2d      	ldr	r3, [pc, #180]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a0:	4b2a      	ldr	r3, [pc, #168]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4927      	ldr	r1, [pc, #156]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	600b      	str	r3, [r1, #0]
 80056b4:	e015      	b.n	80056e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b6:	4b26      	ldr	r3, [pc, #152]	; (8005750 <HAL_RCC_OscConfig+0x270>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056bc:	f7fe fae6 	bl	8003c8c <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fe fae2 	bl	8003c8c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e17a      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d6:	4b1d      	ldr	r3, [pc, #116]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d03a      	beq.n	8005764 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d019      	beq.n	800572a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f6:	4b17      	ldr	r3, [pc, #92]	; (8005754 <HAL_RCC_OscConfig+0x274>)
 80056f8:	2201      	movs	r2, #1
 80056fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056fc:	f7fe fac6 	bl	8003c8c <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005704:	f7fe fac2 	bl	8003c8c <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e15a      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005722:	2001      	movs	r0, #1
 8005724:	f000 fada 	bl	8005cdc <RCC_Delay>
 8005728:	e01c      	b.n	8005764 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800572a:	4b0a      	ldr	r3, [pc, #40]	; (8005754 <HAL_RCC_OscConfig+0x274>)
 800572c:	2200      	movs	r2, #0
 800572e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005730:	f7fe faac 	bl	8003c8c <HAL_GetTick>
 8005734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005736:	e00f      	b.n	8005758 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005738:	f7fe faa8 	bl	8003c8c <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b02      	cmp	r3, #2
 8005744:	d908      	bls.n	8005758 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e140      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
 800574a:	bf00      	nop
 800574c:	40021000 	.word	0x40021000
 8005750:	42420000 	.word	0x42420000
 8005754:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005758:	4b9e      	ldr	r3, [pc, #632]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e9      	bne.n	8005738 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 80a6 	beq.w	80058be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005772:	2300      	movs	r3, #0
 8005774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005776:	4b97      	ldr	r3, [pc, #604]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10d      	bne.n	800579e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005782:	4b94      	ldr	r3, [pc, #592]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	4a93      	ldr	r2, [pc, #588]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800578c:	61d3      	str	r3, [r2, #28]
 800578e:	4b91      	ldr	r3, [pc, #580]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005796:	60bb      	str	r3, [r7, #8]
 8005798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800579a:	2301      	movs	r3, #1
 800579c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800579e:	4b8e      	ldr	r3, [pc, #568]	; (80059d8 <HAL_RCC_OscConfig+0x4f8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d118      	bne.n	80057dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057aa:	4b8b      	ldr	r3, [pc, #556]	; (80059d8 <HAL_RCC_OscConfig+0x4f8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a8a      	ldr	r2, [pc, #552]	; (80059d8 <HAL_RCC_OscConfig+0x4f8>)
 80057b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b6:	f7fe fa69 	bl	8003c8c <HAL_GetTick>
 80057ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057bc:	e008      	b.n	80057d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057be:	f7fe fa65 	bl	8003c8c <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	2b64      	cmp	r3, #100	; 0x64
 80057ca:	d901      	bls.n	80057d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e0fd      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	4b81      	ldr	r3, [pc, #516]	; (80059d8 <HAL_RCC_OscConfig+0x4f8>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0f0      	beq.n	80057be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d106      	bne.n	80057f2 <HAL_RCC_OscConfig+0x312>
 80057e4:	4b7b      	ldr	r3, [pc, #492]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	4a7a      	ldr	r2, [pc, #488]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80057ea:	f043 0301 	orr.w	r3, r3, #1
 80057ee:	6213      	str	r3, [r2, #32]
 80057f0:	e02d      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10c      	bne.n	8005814 <HAL_RCC_OscConfig+0x334>
 80057fa:	4b76      	ldr	r3, [pc, #472]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	4a75      	ldr	r2, [pc, #468]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	6213      	str	r3, [r2, #32]
 8005806:	4b73      	ldr	r3, [pc, #460]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	4a72      	ldr	r2, [pc, #456]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800580c:	f023 0304 	bic.w	r3, r3, #4
 8005810:	6213      	str	r3, [r2, #32]
 8005812:	e01c      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b05      	cmp	r3, #5
 800581a:	d10c      	bne.n	8005836 <HAL_RCC_OscConfig+0x356>
 800581c:	4b6d      	ldr	r3, [pc, #436]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	4a6c      	ldr	r2, [pc, #432]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005822:	f043 0304 	orr.w	r3, r3, #4
 8005826:	6213      	str	r3, [r2, #32]
 8005828:	4b6a      	ldr	r3, [pc, #424]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	4a69      	ldr	r2, [pc, #420]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6213      	str	r3, [r2, #32]
 8005834:	e00b      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 8005836:	4b67      	ldr	r3, [pc, #412]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4a66      	ldr	r2, [pc, #408]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800583c:	f023 0301 	bic.w	r3, r3, #1
 8005840:	6213      	str	r3, [r2, #32]
 8005842:	4b64      	ldr	r3, [pc, #400]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	4a63      	ldr	r2, [pc, #396]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005848:	f023 0304 	bic.w	r3, r3, #4
 800584c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d015      	beq.n	8005882 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005856:	f7fe fa19 	bl	8003c8c <HAL_GetTick>
 800585a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800585c:	e00a      	b.n	8005874 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800585e:	f7fe fa15 	bl	8003c8c <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	f241 3288 	movw	r2, #5000	; 0x1388
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e0ab      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005874:	4b57      	ldr	r3, [pc, #348]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0ee      	beq.n	800585e <HAL_RCC_OscConfig+0x37e>
 8005880:	e014      	b.n	80058ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005882:	f7fe fa03 	bl	8003c8c <HAL_GetTick>
 8005886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005888:	e00a      	b.n	80058a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588a:	f7fe f9ff 	bl	8003c8c <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f241 3288 	movw	r2, #5000	; 0x1388
 8005898:	4293      	cmp	r3, r2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e095      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058a0:	4b4c      	ldr	r3, [pc, #304]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1ee      	bne.n	800588a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058ac:	7dfb      	ldrb	r3, [r7, #23]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d105      	bne.n	80058be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058b2:	4b48      	ldr	r3, [pc, #288]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	4a47      	ldr	r2, [pc, #284]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80058b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 8081 	beq.w	80059ca <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058c8:	4b42      	ldr	r3, [pc, #264]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f003 030c 	and.w	r3, r3, #12
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	d061      	beq.n	8005998 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d146      	bne.n	800596a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058dc:	4b3f      	ldr	r3, [pc, #252]	; (80059dc <HAL_RCC_OscConfig+0x4fc>)
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e2:	f7fe f9d3 	bl	8003c8c <HAL_GetTick>
 80058e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ea:	f7fe f9cf 	bl	8003c8c <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e067      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058fc:	4b35      	ldr	r3, [pc, #212]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1f0      	bne.n	80058ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005910:	d108      	bne.n	8005924 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005912:	4b30      	ldr	r3, [pc, #192]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	492d      	ldr	r1, [pc, #180]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005920:	4313      	orrs	r3, r2
 8005922:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005924:	4b2b      	ldr	r3, [pc, #172]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a19      	ldr	r1, [r3, #32]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	430b      	orrs	r3, r1
 8005936:	4927      	ldr	r1, [pc, #156]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 8005938:	4313      	orrs	r3, r2
 800593a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800593c:	4b27      	ldr	r3, [pc, #156]	; (80059dc <HAL_RCC_OscConfig+0x4fc>)
 800593e:	2201      	movs	r2, #1
 8005940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005942:	f7fe f9a3 	bl	8003c8c <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594a:	f7fe f99f 	bl	8003c8c <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e037      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800595c:	4b1d      	ldr	r3, [pc, #116]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x46a>
 8005968:	e02f      	b.n	80059ca <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596a:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <HAL_RCC_OscConfig+0x4fc>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005970:	f7fe f98c 	bl	8003c8c <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005978:	f7fe f988 	bl	8003c8c <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e020      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800598a:	4b12      	ldr	r3, [pc, #72]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1f0      	bne.n	8005978 <HAL_RCC_OscConfig+0x498>
 8005996:	e018      	b.n	80059ca <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e013      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059a4:	4b0b      	ldr	r3, [pc, #44]	; (80059d4 <HAL_RCC_OscConfig+0x4f4>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d106      	bne.n	80059c6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d001      	beq.n	80059ca <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e000      	b.n	80059cc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40021000 	.word	0x40021000
 80059d8:	40007000 	.word	0x40007000
 80059dc:	42420060 	.word	0x42420060

080059e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e0d0      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059f4:	4b6a      	ldr	r3, [pc, #424]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d910      	bls.n	8005a24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a02:	4b67      	ldr	r3, [pc, #412]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f023 0207 	bic.w	r2, r3, #7
 8005a0a:	4965      	ldr	r1, [pc, #404]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a12:	4b63      	ldr	r3, [pc, #396]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d001      	beq.n	8005a24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e0b8      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d020      	beq.n	8005a72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0304 	and.w	r3, r3, #4
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d005      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a3c:	4b59      	ldr	r3, [pc, #356]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	4a58      	ldr	r2, [pc, #352]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d005      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a54:	4b53      	ldr	r3, [pc, #332]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	4a52      	ldr	r2, [pc, #328]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a5a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005a5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a60:	4b50      	ldr	r3, [pc, #320]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	494d      	ldr	r1, [pc, #308]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d040      	beq.n	8005b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d107      	bne.n	8005a96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a86:	4b47      	ldr	r3, [pc, #284]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d115      	bne.n	8005abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e07f      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d107      	bne.n	8005aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a9e:	4b41      	ldr	r3, [pc, #260]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d109      	bne.n	8005abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e073      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aae:	4b3d      	ldr	r3, [pc, #244]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e06b      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005abe:	4b39      	ldr	r3, [pc, #228]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f023 0203 	bic.w	r2, r3, #3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	4936      	ldr	r1, [pc, #216]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005acc:	4313      	orrs	r3, r2
 8005ace:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ad0:	f7fe f8dc 	bl	8003c8c <HAL_GetTick>
 8005ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ad6:	e00a      	b.n	8005aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ad8:	f7fe f8d8 	bl	8003c8c <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d901      	bls.n	8005aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e053      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aee:	4b2d      	ldr	r3, [pc, #180]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f003 020c 	and.w	r2, r3, #12
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d1eb      	bne.n	8005ad8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b00:	4b27      	ldr	r3, [pc, #156]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0307 	and.w	r3, r3, #7
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d210      	bcs.n	8005b30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b0e:	4b24      	ldr	r3, [pc, #144]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f023 0207 	bic.w	r2, r3, #7
 8005b16:	4922      	ldr	r1, [pc, #136]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b1e:	4b20      	ldr	r3, [pc, #128]	; (8005ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d001      	beq.n	8005b30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e032      	b.n	8005b96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d008      	beq.n	8005b4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b3c:	4b19      	ldr	r3, [pc, #100]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	4916      	ldr	r1, [pc, #88]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0308 	and.w	r3, r3, #8
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d009      	beq.n	8005b6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b5a:	4b12      	ldr	r3, [pc, #72]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	00db      	lsls	r3, r3, #3
 8005b68:	490e      	ldr	r1, [pc, #56]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b6e:	f000 f821 	bl	8005bb4 <HAL_RCC_GetSysClockFreq>
 8005b72:	4601      	mov	r1, r0
 8005b74:	4b0b      	ldr	r3, [pc, #44]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	091b      	lsrs	r3, r3, #4
 8005b7a:	f003 030f 	and.w	r3, r3, #15
 8005b7e:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b80:	5cd3      	ldrb	r3, [r2, r3]
 8005b82:	fa21 f303 	lsr.w	r3, r1, r3
 8005b86:	4a09      	ldr	r2, [pc, #36]	; (8005bac <HAL_RCC_ClockConfig+0x1cc>)
 8005b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b8a:	4b09      	ldr	r3, [pc, #36]	; (8005bb0 <HAL_RCC_ClockConfig+0x1d0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe f83a 	bl	8003c08 <HAL_InitTick>

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40022000 	.word	0x40022000
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	08008768 	.word	0x08008768
 8005bac:	2000002c 	.word	0x2000002c
 8005bb0:	20000030 	.word	0x20000030

08005bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bb4:	b490      	push	{r4, r7}
 8005bb6:	b08a      	sub	sp, #40	; 0x28
 8005bb8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005bba:	4b2a      	ldr	r3, [pc, #168]	; (8005c64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005bbc:	1d3c      	adds	r4, r7, #4
 8005bbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005bc4:	4b28      	ldr	r3, [pc, #160]	; (8005c68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	61fb      	str	r3, [r7, #28]
 8005bce:	2300      	movs	r3, #0
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005bde:	4b23      	ldr	r3, [pc, #140]	; (8005c6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	f003 030c 	and.w	r3, r3, #12
 8005bea:	2b04      	cmp	r3, #4
 8005bec:	d002      	beq.n	8005bf4 <HAL_RCC_GetSysClockFreq+0x40>
 8005bee:	2b08      	cmp	r3, #8
 8005bf0:	d003      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0x46>
 8005bf2:	e02d      	b.n	8005c50 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005bf4:	4b1e      	ldr	r3, [pc, #120]	; (8005c70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005bf6:	623b      	str	r3, [r7, #32]
      break;
 8005bf8:	e02d      	b.n	8005c56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	0c9b      	lsrs	r3, r3, #18
 8005bfe:	f003 030f 	and.w	r3, r3, #15
 8005c02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c06:	4413      	add	r3, r2
 8005c08:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005c0c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d013      	beq.n	8005c40 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c18:	4b14      	ldr	r3, [pc, #80]	; (8005c6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	0c5b      	lsrs	r3, r3, #17
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c26:	4413      	add	r3, r2
 8005c28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005c2c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	4a0f      	ldr	r2, [pc, #60]	; (8005c70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c32:	fb02 f203 	mul.w	r2, r2, r3
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c3e:	e004      	b.n	8005c4a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	4a0c      	ldr	r2, [pc, #48]	; (8005c74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c44:	fb02 f303 	mul.w	r3, r2, r3
 8005c48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4c:	623b      	str	r3, [r7, #32]
      break;
 8005c4e:	e002      	b.n	8005c56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c50:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c52:	623b      	str	r3, [r7, #32]
      break;
 8005c54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c56:	6a3b      	ldr	r3, [r7, #32]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3728      	adds	r7, #40	; 0x28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bc90      	pop	{r4, r7}
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	08008754 	.word	0x08008754
 8005c68:	08008764 	.word	0x08008764
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	007a1200 	.word	0x007a1200
 8005c74:	003d0900 	.word	0x003d0900

08005c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c7c:	4b02      	ldr	r3, [pc, #8]	; (8005c88 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr
 8005c88:	2000002c 	.word	0x2000002c

08005c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c90:	f7ff fff2 	bl	8005c78 <HAL_RCC_GetHCLKFreq>
 8005c94:	4601      	mov	r1, r0
 8005c96:	4b05      	ldr	r3, [pc, #20]	; (8005cac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	0a1b      	lsrs	r3, r3, #8
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	4a03      	ldr	r2, [pc, #12]	; (8005cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ca2:	5cd3      	ldrb	r3, [r2, r3]
 8005ca4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	08008778 	.word	0x08008778

08005cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cb8:	f7ff ffde 	bl	8005c78 <HAL_RCC_GetHCLKFreq>
 8005cbc:	4601      	mov	r1, r0
 8005cbe:	4b05      	ldr	r3, [pc, #20]	; (8005cd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	0adb      	lsrs	r3, r3, #11
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	4a03      	ldr	r2, [pc, #12]	; (8005cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cca:	5cd3      	ldrb	r3, [r2, r3]
 8005ccc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	08008778 	.word	0x08008778

08005cdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ce4:	4b0a      	ldr	r3, [pc, #40]	; (8005d10 <RCC_Delay+0x34>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a0a      	ldr	r2, [pc, #40]	; (8005d14 <RCC_Delay+0x38>)
 8005cea:	fba2 2303 	umull	r2, r3, r2, r3
 8005cee:	0a5b      	lsrs	r3, r3, #9
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005cf8:	bf00      	nop
  }
  while (Delay --);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	1e5a      	subs	r2, r3, #1
 8005cfe:	60fa      	str	r2, [r7, #12]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1f9      	bne.n	8005cf8 <RCC_Delay+0x1c>
}
 8005d04:	bf00      	nop
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bc80      	pop	{r7}
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	2000002c 	.word	0x2000002c
 8005d14:	10624dd3 	.word	0x10624dd3

08005d18 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d20:	2300      	movs	r3, #0
 8005d22:	613b      	str	r3, [r7, #16]
 8005d24:	2300      	movs	r3, #0
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d07d      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005d34:	2300      	movs	r3, #0
 8005d36:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d38:	4b4f      	ldr	r3, [pc, #316]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d44:	4b4c      	ldr	r3, [pc, #304]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	4a4b      	ldr	r2, [pc, #300]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d4e:	61d3      	str	r3, [r2, #28]
 8005d50:	4b49      	ldr	r3, [pc, #292]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d52:	69db      	ldr	r3, [r3, #28]
 8005d54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d58:	60bb      	str	r3, [r7, #8]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d60:	4b46      	ldr	r3, [pc, #280]	; (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d118      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d6c:	4b43      	ldr	r3, [pc, #268]	; (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a42      	ldr	r2, [pc, #264]	; (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d78:	f7fd ff88 	bl	8003c8c <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d7e:	e008      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d80:	f7fd ff84 	bl	8003c8c <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b64      	cmp	r3, #100	; 0x64
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e06d      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d92:	4b3a      	ldr	r3, [pc, #232]	; (8005e7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d0f0      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d9e:	4b36      	ldr	r3, [pc, #216]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005da6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d02e      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d027      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dbc:	4b2e      	ldr	r3, [pc, #184]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dc4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005dc6:	4b2e      	ldr	r3, [pc, #184]	; (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005dc8:	2201      	movs	r2, #1
 8005dca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dcc:	4b2c      	ldr	r3, [pc, #176]	; (8005e80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005dd2:	4a29      	ldr	r2, [pc, #164]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d014      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de2:	f7fd ff53 	bl	8003c8c <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de8:	e00a      	b.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dea:	f7fd ff4f 	bl	8003c8c <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d901      	bls.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e036      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e00:	4b1d      	ldr	r3, [pc, #116]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d0ee      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e0c:	4b1a      	ldr	r3, [pc, #104]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	4917      	ldr	r1, [pc, #92]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e1e:	7dfb      	ldrb	r3, [r7, #23]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d105      	bne.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e24:	4b14      	ldr	r3, [pc, #80]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	4a13      	ldr	r2, [pc, #76]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e2e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d008      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e3c:	4b0e      	ldr	r3, [pc, #56]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	490b      	ldr	r1, [pc, #44]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0310 	and.w	r3, r3, #16
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d008      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e5a:	4b07      	ldr	r3, [pc, #28]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	4904      	ldr	r1, [pc, #16]	; (8005e78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	40021000 	.word	0x40021000
 8005e7c:	40007000 	.word	0x40007000
 8005e80:	42420440 	.word	0x42420440

08005e84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e053      	b.n	8005f3e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d106      	bne.n	8005eb6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f7fd fcb9 	bl	8003828 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2202      	movs	r2, #2
 8005eba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ecc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	431a      	orrs	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	695b      	ldr	r3, [r3, #20]
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	ea42 0103 	orr.w	r1, r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	0c1a      	lsrs	r2, r3, #16
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f002 0204 	and.w	r2, r2, #4
 8005f1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	69da      	ldr	r2, [r3, #28]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b088      	sub	sp, #32
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	60f8      	str	r0, [r7, #12]
 8005f4e:	60b9      	str	r1, [r7, #8]
 8005f50:	603b      	str	r3, [r7, #0]
 8005f52:	4613      	mov	r3, r2
 8005f54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f56:	2300      	movs	r3, #0
 8005f58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_SPI_Transmit+0x22>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e11e      	b.n	80061a6 <HAL_SPI_Transmit+0x260>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f70:	f7fd fe8c 	bl	8003c8c <HAL_GetTick>
 8005f74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005f76:	88fb      	ldrh	r3, [r7, #6]
 8005f78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d002      	beq.n	8005f8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005f86:	2302      	movs	r3, #2
 8005f88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f8a:	e103      	b.n	8006194 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d002      	beq.n	8005f98 <HAL_SPI_Transmit+0x52>
 8005f92:	88fb      	ldrh	r3, [r7, #6]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d102      	bne.n	8005f9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f9c:	e0fa      	b.n	8006194 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	68ba      	ldr	r2, [r7, #8]
 8005fb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	88fa      	ldrh	r2, [r7, #6]
 8005fb6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	88fa      	ldrh	r2, [r7, #6]
 8005fbc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fe4:	d107      	bne.n	8005ff6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ff4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006000:	2b40      	cmp	r3, #64	; 0x40
 8006002:	d007      	beq.n	8006014 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006012:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800601c:	d14b      	bne.n	80060b6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d002      	beq.n	800602c <HAL_SPI_Transmit+0xe6>
 8006026:	8afb      	ldrh	r3, [r7, #22]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d13e      	bne.n	80060aa <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	881a      	ldrh	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603c:	1c9a      	adds	r2, r3, #2
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006050:	e02b      	b.n	80060aa <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b02      	cmp	r3, #2
 800605e:	d112      	bne.n	8006086 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006064:	881a      	ldrh	r2, [r3, #0]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006070:	1c9a      	adds	r2, r3, #2
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800607a:	b29b      	uxth	r3, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	86da      	strh	r2, [r3, #54]	; 0x36
 8006084:	e011      	b.n	80060aa <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006086:	f7fd fe01 	bl	8003c8c <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	683a      	ldr	r2, [r7, #0]
 8006092:	429a      	cmp	r2, r3
 8006094:	d803      	bhi.n	800609e <HAL_SPI_Transmit+0x158>
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d102      	bne.n	80060a4 <HAL_SPI_Transmit+0x15e>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d102      	bne.n	80060aa <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80060a8:	e074      	b.n	8006194 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1ce      	bne.n	8006052 <HAL_SPI_Transmit+0x10c>
 80060b4:	e04c      	b.n	8006150 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <HAL_SPI_Transmit+0x17e>
 80060be:	8afb      	ldrh	r3, [r7, #22]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d140      	bne.n	8006146 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	330c      	adds	r3, #12
 80060ce:	7812      	ldrb	r2, [r2, #0]
 80060d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d6:	1c5a      	adds	r2, r3, #1
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	3b01      	subs	r3, #1
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80060ea:	e02c      	b.n	8006146 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d113      	bne.n	8006122 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	330c      	adds	r3, #12
 8006104:	7812      	ldrb	r2, [r2, #0]
 8006106:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610c:	1c5a      	adds	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006116:	b29b      	uxth	r3, r3
 8006118:	3b01      	subs	r3, #1
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006120:	e011      	b.n	8006146 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006122:	f7fd fdb3 	bl	8003c8c <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d803      	bhi.n	800613a <HAL_SPI_Transmit+0x1f4>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006138:	d102      	bne.n	8006140 <HAL_SPI_Transmit+0x1fa>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d102      	bne.n	8006146 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006144:	e026      	b.n	8006194 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800614a:	b29b      	uxth	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1cd      	bne.n	80060ec <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	6839      	ldr	r1, [r7, #0]
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 fb91 	bl	800687c <SPI_EndRxTxTransaction>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d002      	beq.n	8006166 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2220      	movs	r2, #32
 8006164:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10a      	bne.n	8006184 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800616e:	2300      	movs	r3, #0
 8006170:	613b      	str	r3, [r7, #16]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	613b      	str	r3, [r7, #16]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	77fb      	strb	r3, [r7, #31]
 8006190:	e000      	b.n	8006194 <HAL_SPI_Transmit+0x24e>
  }

error:
 8006192:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80061a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3720      	adds	r7, #32
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b088      	sub	sp, #32
 80061b2:	af02      	add	r7, sp, #8
 80061b4:	60f8      	str	r0, [r7, #12]
 80061b6:	60b9      	str	r1, [r7, #8]
 80061b8:	603b      	str	r3, [r7, #0]
 80061ba:	4613      	mov	r3, r2
 80061bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061ca:	d112      	bne.n	80061f2 <HAL_SPI_Receive+0x44>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10e      	bne.n	80061f2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2204      	movs	r2, #4
 80061d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80061dc:	88fa      	ldrh	r2, [r7, #6]
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	4613      	mov	r3, r2
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	68b9      	ldr	r1, [r7, #8]
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f000 f8e9 	bl	80063c0 <HAL_SPI_TransmitReceive>
 80061ee:	4603      	mov	r3, r0
 80061f0:	e0e2      	b.n	80063b8 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_SPI_Receive+0x52>
 80061fc:	2302      	movs	r3, #2
 80061fe:	e0db      	b.n	80063b8 <HAL_SPI_Receive+0x20a>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006208:	f7fd fd40 	bl	8003c8c <HAL_GetTick>
 800620c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006214:	b2db      	uxtb	r3, r3
 8006216:	2b01      	cmp	r3, #1
 8006218:	d002      	beq.n	8006220 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800621a:	2302      	movs	r3, #2
 800621c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800621e:	e0c2      	b.n	80063a6 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d002      	beq.n	800622c <HAL_SPI_Receive+0x7e>
 8006226:	88fb      	ldrh	r3, [r7, #6]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d102      	bne.n	8006232 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006230:	e0b9      	b.n	80063a6 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2204      	movs	r2, #4
 8006236:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	88fa      	ldrh	r2, [r7, #6]
 800624a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	88fa      	ldrh	r2, [r7, #6]
 8006250:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006278:	d107      	bne.n	800628a <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006288:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006294:	2b40      	cmp	r3, #64	; 0x40
 8006296:	d007      	beq.n	80062a8 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d162      	bne.n	8006376 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80062b0:	e02e      	b.n	8006310 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d115      	bne.n	80062ec <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f103 020c 	add.w	r2, r3, #12
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062cc:	7812      	ldrb	r2, [r2, #0]
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062ea:	e011      	b.n	8006310 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062ec:	f7fd fcce 	bl	8003c8c <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	683a      	ldr	r2, [r7, #0]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d803      	bhi.n	8006304 <HAL_SPI_Receive+0x156>
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006302:	d102      	bne.n	800630a <HAL_SPI_Receive+0x15c>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d102      	bne.n	8006310 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800630e:	e04a      	b.n	80063a6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006314:	b29b      	uxth	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1cb      	bne.n	80062b2 <HAL_SPI_Receive+0x104>
 800631a:	e031      	b.n	8006380 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b01      	cmp	r3, #1
 8006328:	d113      	bne.n	8006352 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68da      	ldr	r2, [r3, #12]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	b292      	uxth	r2, r2
 8006336:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633c:	1c9a      	adds	r2, r3, #2
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006346:	b29b      	uxth	r3, r3
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006350:	e011      	b.n	8006376 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006352:	f7fd fc9b 	bl	8003c8c <HAL_GetTick>
 8006356:	4602      	mov	r2, r0
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d803      	bhi.n	800636a <HAL_SPI_Receive+0x1bc>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006368:	d102      	bne.n	8006370 <HAL_SPI_Receive+0x1c2>
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d102      	bne.n	8006376 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006374:	e017      	b.n	80063a6 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800637a:	b29b      	uxth	r3, r3
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1cd      	bne.n	800631c <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	6839      	ldr	r1, [r7, #0]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 fa27 	bl	80067d8 <SPI_EndRxTransaction>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2220      	movs	r2, #32
 8006394:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800639a:	2b00      	cmp	r3, #0
 800639c:	d002      	beq.n	80063a4 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	75fb      	strb	r3, [r7, #23]
 80063a2:	e000      	b.n	80063a6 <HAL_SPI_Receive+0x1f8>
  }

error :
 80063a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80063b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08c      	sub	sp, #48	; 0x30
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80063ce:	2301      	movs	r3, #1
 80063d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80063d2:	2300      	movs	r3, #0
 80063d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d101      	bne.n	80063e6 <HAL_SPI_TransmitReceive+0x26>
 80063e2:	2302      	movs	r3, #2
 80063e4:	e18a      	b.n	80066fc <HAL_SPI_TransmitReceive+0x33c>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063ee:	f7fd fc4d 	bl	8003c8c <HAL_GetTick>
 80063f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006404:	887b      	ldrh	r3, [r7, #2]
 8006406:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006408:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800640c:	2b01      	cmp	r3, #1
 800640e:	d00f      	beq.n	8006430 <HAL_SPI_TransmitReceive+0x70>
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006416:	d107      	bne.n	8006428 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d103      	bne.n	8006428 <HAL_SPI_TransmitReceive+0x68>
 8006420:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006424:	2b04      	cmp	r3, #4
 8006426:	d003      	beq.n	8006430 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006428:	2302      	movs	r3, #2
 800642a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800642e:	e15b      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d005      	beq.n	8006442 <HAL_SPI_TransmitReceive+0x82>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <HAL_SPI_TransmitReceive+0x82>
 800643c:	887b      	ldrh	r3, [r7, #2]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d103      	bne.n	800644a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006448:	e14e      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b04      	cmp	r3, #4
 8006454:	d003      	beq.n	800645e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2205      	movs	r2, #5
 800645a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	887a      	ldrh	r2, [r7, #2]
 800646e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	887a      	ldrh	r2, [r7, #2]
 8006474:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	887a      	ldrh	r2, [r7, #2]
 8006480:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	887a      	ldrh	r2, [r7, #2]
 8006486:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800649e:	2b40      	cmp	r3, #64	; 0x40
 80064a0:	d007      	beq.n	80064b2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064ba:	d178      	bne.n	80065ae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <HAL_SPI_TransmitReceive+0x10a>
 80064c4:	8b7b      	ldrh	r3, [r7, #26]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d166      	bne.n	8006598 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ce:	881a      	ldrh	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064da:	1c9a      	adds	r2, r3, #2
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064ee:	e053      	b.n	8006598 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d11b      	bne.n	8006536 <HAL_SPI_TransmitReceive+0x176>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	d016      	beq.n	8006536 <HAL_SPI_TransmitReceive+0x176>
 8006508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800650a:	2b01      	cmp	r3, #1
 800650c:	d113      	bne.n	8006536 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006512:	881a      	ldrh	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800651e:	1c9a      	adds	r2, r3, #2
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006528:	b29b      	uxth	r3, r3
 800652a:	3b01      	subs	r3, #1
 800652c:	b29a      	uxth	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006532:	2300      	movs	r3, #0
 8006534:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	2b01      	cmp	r3, #1
 8006542:	d119      	bne.n	8006578 <HAL_SPI_TransmitReceive+0x1b8>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006548:	b29b      	uxth	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d014      	beq.n	8006578 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	b292      	uxth	r2, r2
 800655a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006560:	1c9a      	adds	r2, r3, #2
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29a      	uxth	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006574:	2301      	movs	r3, #1
 8006576:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006578:	f7fd fb88 	bl	8003c8c <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006584:	429a      	cmp	r2, r3
 8006586:	d807      	bhi.n	8006598 <HAL_SPI_TransmitReceive+0x1d8>
 8006588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800658a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658e:	d003      	beq.n	8006598 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006596:	e0a7      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800659c:	b29b      	uxth	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1a6      	bne.n	80064f0 <HAL_SPI_TransmitReceive+0x130>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1a1      	bne.n	80064f0 <HAL_SPI_TransmitReceive+0x130>
 80065ac:	e07c      	b.n	80066a8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <HAL_SPI_TransmitReceive+0x1fc>
 80065b6:	8b7b      	ldrh	r3, [r7, #26]
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d16b      	bne.n	8006694 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	330c      	adds	r3, #12
 80065c6:	7812      	ldrb	r2, [r2, #0]
 80065c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065d8:	b29b      	uxth	r3, r3
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065e2:	e057      	b.n	8006694 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d11c      	bne.n	800662c <HAL_SPI_TransmitReceive+0x26c>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d017      	beq.n	800662c <HAL_SPI_TransmitReceive+0x26c>
 80065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d114      	bne.n	800662c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	330c      	adds	r3, #12
 800660c:	7812      	ldrb	r2, [r2, #0]
 800660e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006614:	1c5a      	adds	r2, r3, #1
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800661e:	b29b      	uxth	r3, r3
 8006620:	3b01      	subs	r3, #1
 8006622:	b29a      	uxth	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 0301 	and.w	r3, r3, #1
 8006636:	2b01      	cmp	r3, #1
 8006638:	d119      	bne.n	800666e <HAL_SPI_TransmitReceive+0x2ae>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800663e:	b29b      	uxth	r3, r3
 8006640:	2b00      	cmp	r3, #0
 8006642:	d014      	beq.n	800666e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664e:	b2d2      	uxtb	r2, r2
 8006650:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006656:	1c5a      	adds	r2, r3, #1
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006660:	b29b      	uxth	r3, r3
 8006662:	3b01      	subs	r3, #1
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800666a:	2301      	movs	r3, #1
 800666c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800666e:	f7fd fb0d 	bl	8003c8c <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800667a:	429a      	cmp	r2, r3
 800667c:	d803      	bhi.n	8006686 <HAL_SPI_TransmitReceive+0x2c6>
 800667e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006684:	d102      	bne.n	800668c <HAL_SPI_TransmitReceive+0x2cc>
 8006686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006688:	2b00      	cmp	r3, #0
 800668a:	d103      	bne.n	8006694 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006692:	e029      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006698:	b29b      	uxth	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1a2      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x224>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d19d      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f8e5 	bl	800687c <SPI_EndRxTxTransaction>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d006      	beq.n	80066c6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2220      	movs	r2, #32
 80066c2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80066c4:	e010      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10b      	bne.n	80066e6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066ce:	2300      	movs	r3, #0
 80066d0:	617b      	str	r3, [r7, #20]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	617b      	str	r3, [r7, #20]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	617b      	str	r3, [r7, #20]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	e000      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80066e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80066f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3730      	adds	r7, #48	; 0x30
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	603b      	str	r3, [r7, #0]
 8006710:	4613      	mov	r3, r2
 8006712:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006714:	e04c      	b.n	80067b0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671c:	d048      	beq.n	80067b0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800671e:	f7fd fab5 	bl	8003c8c <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	429a      	cmp	r2, r3
 800672c:	d902      	bls.n	8006734 <SPI_WaitFlagStateUntilTimeout+0x30>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d13d      	bne.n	80067b0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006742:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800674c:	d111      	bne.n	8006772 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006756:	d004      	beq.n	8006762 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006760:	d107      	bne.n	8006772 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006770:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006776:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800677a:	d10f      	bne.n	800679c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800679a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e00f      	b.n	80067d0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	689a      	ldr	r2, [r3, #8]
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	4013      	ands	r3, r2
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	429a      	cmp	r2, r3
 80067be:	bf0c      	ite	eq
 80067c0:	2301      	moveq	r3, #1
 80067c2:	2300      	movne	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	461a      	mov	r2, r3
 80067c8:	79fb      	ldrb	r3, [r7, #7]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d1a3      	bne.n	8006716 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af02      	add	r7, sp, #8
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067ec:	d111      	bne.n	8006812 <SPI_EndRxTransaction+0x3a>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067f6:	d004      	beq.n	8006802 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006800:	d107      	bne.n	8006812 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006810:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800681a:	d117      	bne.n	800684c <SPI_EndRxTransaction+0x74>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006824:	d112      	bne.n	800684c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2200      	movs	r2, #0
 800682e:	2101      	movs	r1, #1
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	f7ff ff67 	bl	8006704 <SPI_WaitFlagStateUntilTimeout>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d01a      	beq.n	8006872 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006840:	f043 0220 	orr.w	r2, r3, #32
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006848:	2303      	movs	r3, #3
 800684a:	e013      	b.n	8006874 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	9300      	str	r3, [sp, #0]
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	2200      	movs	r2, #0
 8006854:	2180      	movs	r1, #128	; 0x80
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f7ff ff54 	bl	8006704 <SPI_WaitFlagStateUntilTimeout>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006866:	f043 0220 	orr.w	r2, r3, #32
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e000      	b.n	8006874 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af02      	add	r7, sp, #8
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	; 0x80
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f7ff ff36 	bl	8006704 <SPI_WaitFlagStateUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d007      	beq.n	80068ae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a2:	f043 0220 	orr.w	r2, r3, #32
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e000      	b.n	80068b0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e01d      	b.n	8006906 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d106      	bne.n	80068e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7fc ffec 	bl	80038bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2202      	movs	r2, #2
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	4619      	mov	r1, r3
 80068f6:	4610      	mov	r0, r2
 80068f8:	f000 fb34 	bl	8006f64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3708      	adds	r7, #8
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b085      	sub	sp, #20
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0201 	orr.w	r2, r2, #1
 8006924:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 0307 	and.w	r3, r3, #7
 8006930:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b06      	cmp	r3, #6
 8006936:	d007      	beq.n	8006948 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 0201 	orr.w	r2, r2, #1
 8006946:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr

08006954 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e01d      	b.n	80069a2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7fc ffd6 	bl	800392c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3304      	adds	r3, #4
 8006990:	4619      	mov	r1, r3
 8006992:	4610      	mov	r0, r2
 8006994:	f000 fae6 	bl	8006f64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3708      	adds	r7, #8
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
	...

080069ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2201      	movs	r2, #1
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fd50 	bl	8007464 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a10      	ldr	r2, [pc, #64]	; (8006a0c <HAL_TIM_PWM_Start+0x60>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d107      	bne.n	80069de <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f003 0307 	and.w	r3, r3, #7
 80069e8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2b06      	cmp	r3, #6
 80069ee:	d007      	beq.n	8006a00 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0201 	orr.w	r2, r2, #1
 80069fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40012c00 	.word	0x40012c00

08006a10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	f003 0302 	and.w	r3, r3, #2
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d122      	bne.n	8006a6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d11b      	bne.n	8006a6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f06f 0202 	mvn.w	r2, #2
 8006a3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	f003 0303 	and.w	r3, r3, #3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 fa6a 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006a58:	e005      	b.n	8006a66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 fa5d 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 fa6c 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	f003 0304 	and.w	r3, r3, #4
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d122      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b04      	cmp	r3, #4
 8006a86:	d11b      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f06f 0204 	mvn.w	r2, #4
 8006a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2202      	movs	r2, #2
 8006a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fa40 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006aac:	e005      	b.n	8006aba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fa33 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 fa42 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	f003 0308 	and.w	r3, r3, #8
 8006aca:	2b08      	cmp	r3, #8
 8006acc:	d122      	bne.n	8006b14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f003 0308 	and.w	r3, r3, #8
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d11b      	bne.n	8006b14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f06f 0208 	mvn.w	r2, #8
 8006ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2204      	movs	r2, #4
 8006aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	f003 0303 	and.w	r3, r3, #3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d003      	beq.n	8006b02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fa16 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006b00:	e005      	b.n	8006b0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fa09 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fa18 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	f003 0310 	and.w	r3, r3, #16
 8006b1e:	2b10      	cmp	r3, #16
 8006b20:	d122      	bne.n	8006b68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f003 0310 	and.w	r3, r3, #16
 8006b2c:	2b10      	cmp	r3, #16
 8006b2e:	d11b      	bne.n	8006b68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f06f 0210 	mvn.w	r2, #16
 8006b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f9ec 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006b54:	e005      	b.n	8006b62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 f9df 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f9ee 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d10e      	bne.n	8006b94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d107      	bne.n	8006b94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f06f 0201 	mvn.w	r2, #1
 8006b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7fb ff2a 	bl	80029e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b9e:	2b80      	cmp	r3, #128	; 0x80
 8006ba0:	d10e      	bne.n	8006bc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bac:	2b80      	cmp	r3, #128	; 0x80
 8006bae:	d107      	bne.n	8006bc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fcc3 	bl	8007546 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bca:	2b40      	cmp	r3, #64	; 0x40
 8006bcc:	d10e      	bne.n	8006bec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd8:	2b40      	cmp	r3, #64	; 0x40
 8006bda:	d107      	bne.n	8006bec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f9b2 	bl	8006f50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b20      	cmp	r3, #32
 8006bf8:	d10e      	bne.n	8006c18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f003 0320 	and.w	r3, r3, #32
 8006c04:	2b20      	cmp	r3, #32
 8006c06:	d107      	bne.n	8006c18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f06f 0220 	mvn.w	r2, #32
 8006c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 fc8e 	bl	8007534 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c18:	bf00      	nop
 8006c1a:	3708      	adds	r7, #8
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d101      	bne.n	8006c3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006c36:	2302      	movs	r3, #2
 8006c38:	e0b4      	b.n	8006da4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2202      	movs	r2, #2
 8006c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b0c      	cmp	r3, #12
 8006c4e:	f200 809f 	bhi.w	8006d90 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006c52:	a201      	add	r2, pc, #4	; (adr r2, 8006c58 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c58:	08006c8d 	.word	0x08006c8d
 8006c5c:	08006d91 	.word	0x08006d91
 8006c60:	08006d91 	.word	0x08006d91
 8006c64:	08006d91 	.word	0x08006d91
 8006c68:	08006ccd 	.word	0x08006ccd
 8006c6c:	08006d91 	.word	0x08006d91
 8006c70:	08006d91 	.word	0x08006d91
 8006c74:	08006d91 	.word	0x08006d91
 8006c78:	08006d0f 	.word	0x08006d0f
 8006c7c:	08006d91 	.word	0x08006d91
 8006c80:	08006d91 	.word	0x08006d91
 8006c84:	08006d91 	.word	0x08006d91
 8006c88:	08006d4f 	.word	0x08006d4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68b9      	ldr	r1, [r7, #8]
 8006c92:	4618      	mov	r0, r3
 8006c94:	f000 f9c8 	bl	8007028 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	699a      	ldr	r2, [r3, #24]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0208 	orr.w	r2, r2, #8
 8006ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	699a      	ldr	r2, [r3, #24]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f022 0204 	bic.w	r2, r2, #4
 8006cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6999      	ldr	r1, [r3, #24]
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	691a      	ldr	r2, [r3, #16]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	619a      	str	r2, [r3, #24]
      break;
 8006cca:	e062      	b.n	8006d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68b9      	ldr	r1, [r7, #8]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fa0e 	bl	80070f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	699a      	ldr	r2, [r3, #24]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	699a      	ldr	r2, [r3, #24]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6999      	ldr	r1, [r3, #24]
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	021a      	lsls	r2, r3, #8
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	619a      	str	r2, [r3, #24]
      break;
 8006d0c:	e041      	b.n	8006d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68b9      	ldr	r1, [r7, #8]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f000 fa57 	bl	80071c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	69da      	ldr	r2, [r3, #28]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0208 	orr.w	r2, r2, #8
 8006d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69da      	ldr	r2, [r3, #28]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 0204 	bic.w	r2, r2, #4
 8006d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69d9      	ldr	r1, [r3, #28]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	691a      	ldr	r2, [r3, #16]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	61da      	str	r2, [r3, #28]
      break;
 8006d4c:	e021      	b.n	8006d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68b9      	ldr	r1, [r7, #8]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 faa1 	bl	800729c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69da      	ldr	r2, [r3, #28]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69da      	ldr	r2, [r3, #28]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	69d9      	ldr	r1, [r3, #28]
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	021a      	lsls	r2, r3, #8
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	61da      	str	r2, [r3, #28]
      break;
 8006d8e:	e000      	b.n	8006d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006d90:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_TIM_ConfigClockSource+0x18>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e0a6      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x166>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006de2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2b40      	cmp	r3, #64	; 0x40
 8006dfa:	d067      	beq.n	8006ecc <HAL_TIM_ConfigClockSource+0x120>
 8006dfc:	2b40      	cmp	r3, #64	; 0x40
 8006dfe:	d80b      	bhi.n	8006e18 <HAL_TIM_ConfigClockSource+0x6c>
 8006e00:	2b10      	cmp	r3, #16
 8006e02:	d073      	beq.n	8006eec <HAL_TIM_ConfigClockSource+0x140>
 8006e04:	2b10      	cmp	r3, #16
 8006e06:	d802      	bhi.n	8006e0e <HAL_TIM_ConfigClockSource+0x62>
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d06f      	beq.n	8006eec <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006e0c:	e078      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006e0e:	2b20      	cmp	r3, #32
 8006e10:	d06c      	beq.n	8006eec <HAL_TIM_ConfigClockSource+0x140>
 8006e12:	2b30      	cmp	r3, #48	; 0x30
 8006e14:	d06a      	beq.n	8006eec <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006e16:	e073      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006e18:	2b70      	cmp	r3, #112	; 0x70
 8006e1a:	d00d      	beq.n	8006e38 <HAL_TIM_ConfigClockSource+0x8c>
 8006e1c:	2b70      	cmp	r3, #112	; 0x70
 8006e1e:	d804      	bhi.n	8006e2a <HAL_TIM_ConfigClockSource+0x7e>
 8006e20:	2b50      	cmp	r3, #80	; 0x50
 8006e22:	d033      	beq.n	8006e8c <HAL_TIM_ConfigClockSource+0xe0>
 8006e24:	2b60      	cmp	r3, #96	; 0x60
 8006e26:	d041      	beq.n	8006eac <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006e28:	e06a      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e2e:	d066      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x152>
 8006e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e34:	d017      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006e36:	e063      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6818      	ldr	r0, [r3, #0]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	6899      	ldr	r1, [r3, #8]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	f000 faed 	bl	8007426 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e5a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	609a      	str	r2, [r3, #8]
      break;
 8006e64:	e04c      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6818      	ldr	r0, [r3, #0]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	6899      	ldr	r1, [r3, #8]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	f000 fad6 	bl	8007426 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	689a      	ldr	r2, [r3, #8]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e88:	609a      	str	r2, [r3, #8]
      break;
 8006e8a:	e039      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6818      	ldr	r0, [r3, #0]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	6859      	ldr	r1, [r3, #4]
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	461a      	mov	r2, r3
 8006e9a:	f000 fa4d 	bl	8007338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2150      	movs	r1, #80	; 0x50
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f000 faa4 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8006eaa:	e029      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6818      	ldr	r0, [r3, #0]
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	6859      	ldr	r1, [r3, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	461a      	mov	r2, r3
 8006eba:	f000 fa6b 	bl	8007394 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2160      	movs	r1, #96	; 0x60
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f000 fa94 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8006eca:	e019      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6818      	ldr	r0, [r3, #0]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	6859      	ldr	r1, [r3, #4]
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	461a      	mov	r2, r3
 8006eda:	f000 fa2d 	bl	8007338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2140      	movs	r1, #64	; 0x40
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f000 fa84 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8006eea:	e009      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	4610      	mov	r0, r2
 8006ef8:	f000 fa7b 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8006efc:	e000      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006efe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f1a:	b480      	push	{r7}
 8006f1c:	b083      	sub	sp, #12
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bc80      	pop	{r7}
 8006f2a:	4770      	bx	lr

08006f2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bc80      	pop	{r7}
 8006f3c:	4770      	bx	lr

08006f3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f46:	bf00      	nop
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bc80      	pop	{r7}
 8006f4e:	4770      	bx	lr

08006f50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bc80      	pop	{r7}
 8006f60:	4770      	bx	lr
	...

08006f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a29      	ldr	r2, [pc, #164]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d00b      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f82:	d007      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a26      	ldr	r2, [pc, #152]	; (8007020 <TIM_Base_SetConfig+0xbc>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d003      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a25      	ldr	r2, [pc, #148]	; (8007024 <TIM_Base_SetConfig+0xc0>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d108      	bne.n	8006fa6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a1c      	ldr	r2, [pc, #112]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d00b      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fb4:	d007      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a19      	ldr	r2, [pc, #100]	; (8007020 <TIM_Base_SetConfig+0xbc>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d003      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a18      	ldr	r2, [pc, #96]	; (8007024 <TIM_Base_SetConfig+0xc0>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d108      	bne.n	8006fd8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	689a      	ldr	r2, [r3, #8]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a07      	ldr	r2, [pc, #28]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d103      	bne.n	800700c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	691a      	ldr	r2, [r3, #16]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	615a      	str	r2, [r3, #20]
}
 8007012:	bf00      	nop
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	bc80      	pop	{r7}
 800701a:	4770      	bx	lr
 800701c:	40012c00 	.word	0x40012c00
 8007020:	40000400 	.word	0x40000400
 8007024:	40000800 	.word	0x40000800

08007028 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	f023 0201 	bic.w	r2, r3, #1
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	699b      	ldr	r3, [r3, #24]
 800704e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f023 0303 	bic.w	r3, r3, #3
 800705e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f023 0302 	bic.w	r3, r3, #2
 8007070:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	4313      	orrs	r3, r2
 800707a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a1c      	ldr	r2, [pc, #112]	; (80070f0 <TIM_OC1_SetConfig+0xc8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d10c      	bne.n	800709e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	f023 0308 	bic.w	r3, r3, #8
 800708a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f023 0304 	bic.w	r3, r3, #4
 800709c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a13      	ldr	r2, [pc, #76]	; (80070f0 <TIM_OC1_SetConfig+0xc8>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d111      	bne.n	80070ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	4313      	orrs	r3, r2
 80070be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	693a      	ldr	r2, [r7, #16]
 80070ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	685a      	ldr	r2, [r3, #4]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	621a      	str	r2, [r3, #32]
}
 80070e4:	bf00      	nop
 80070e6:	371c      	adds	r7, #28
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bc80      	pop	{r7}
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	40012c00 	.word	0x40012c00

080070f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	f023 0210 	bic.w	r2, r3, #16
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800712a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	021b      	lsls	r3, r3, #8
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	4313      	orrs	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f023 0320 	bic.w	r3, r3, #32
 800713e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	4313      	orrs	r3, r2
 800714a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a1d      	ldr	r2, [pc, #116]	; (80071c4 <TIM_OC2_SetConfig+0xd0>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d10d      	bne.n	8007170 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800715a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	011b      	lsls	r3, r3, #4
 8007162:	697a      	ldr	r2, [r7, #20]
 8007164:	4313      	orrs	r3, r2
 8007166:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800716e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a14      	ldr	r2, [pc, #80]	; (80071c4 <TIM_OC2_SetConfig+0xd0>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d113      	bne.n	80071a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800717e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007186:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	4313      	orrs	r3, r2
 8007192:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	621a      	str	r2, [r3, #32]
}
 80071ba:	bf00      	nop
 80071bc:	371c      	adds	r7, #28
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	40012c00 	.word	0x40012c00

080071c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f023 0303 	bic.w	r3, r3, #3
 80071fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	021b      	lsls	r3, r3, #8
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	4313      	orrs	r3, r2
 800721c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a1d      	ldr	r2, [pc, #116]	; (8007298 <TIM_OC3_SetConfig+0xd0>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d10d      	bne.n	8007242 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800722c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	021b      	lsls	r3, r3, #8
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	4313      	orrs	r3, r2
 8007238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007240:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a14      	ldr	r2, [pc, #80]	; (8007298 <TIM_OC3_SetConfig+0xd0>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d113      	bne.n	8007272 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	011b      	lsls	r3, r3, #4
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	011b      	lsls	r3, r3, #4
 800726c:	693a      	ldr	r2, [r7, #16]
 800726e:	4313      	orrs	r3, r2
 8007270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	697a      	ldr	r2, [r7, #20]
 800728a:	621a      	str	r2, [r3, #32]
}
 800728c:	bf00      	nop
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	bc80      	pop	{r7}
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	40012c00 	.word	0x40012c00

0800729c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	69db      	ldr	r3, [r3, #28]
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	021b      	lsls	r3, r3, #8
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	4313      	orrs	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	031b      	lsls	r3, r3, #12
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a0f      	ldr	r2, [pc, #60]	; (8007334 <TIM_OC4_SetConfig+0x98>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d109      	bne.n	8007310 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	019b      	lsls	r3, r3, #6
 800730a:	697a      	ldr	r2, [r7, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	621a      	str	r2, [r3, #32]
}
 800732a:	bf00      	nop
 800732c:	371c      	adds	r7, #28
 800732e:	46bd      	mov	sp, r7
 8007330:	bc80      	pop	{r7}
 8007332:	4770      	bx	lr
 8007334:	40012c00 	.word	0x40012c00

08007338 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6a1b      	ldr	r3, [r3, #32]
 8007348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	f023 0201 	bic.w	r2, r3, #1
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	011b      	lsls	r3, r3, #4
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	4313      	orrs	r3, r2
 800736c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f023 030a 	bic.w	r3, r3, #10
 8007374:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	4313      	orrs	r3, r2
 800737c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	621a      	str	r2, [r3, #32]
}
 800738a:	bf00      	nop
 800738c:	371c      	adds	r7, #28
 800738e:	46bd      	mov	sp, r7
 8007390:	bc80      	pop	{r7}
 8007392:	4770      	bx	lr

08007394 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6a1b      	ldr	r3, [r3, #32]
 80073a4:	f023 0210 	bic.w	r2, r3, #16
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	031b      	lsls	r3, r3, #12
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	4313      	orrs	r3, r2
 80073da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	697a      	ldr	r2, [r7, #20]
 80073e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	621a      	str	r2, [r3, #32]
}
 80073e8:	bf00      	nop
 80073ea:	371c      	adds	r7, #28
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bc80      	pop	{r7}
 80073f0:	4770      	bx	lr

080073f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007408:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	f043 0307 	orr.w	r3, r3, #7
 8007414:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	609a      	str	r2, [r3, #8]
}
 800741c:	bf00      	nop
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	bc80      	pop	{r7}
 8007424:	4770      	bx	lr

08007426 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007426:	b480      	push	{r7}
 8007428:	b087      	sub	sp, #28
 800742a:	af00      	add	r7, sp, #0
 800742c:	60f8      	str	r0, [r7, #12]
 800742e:	60b9      	str	r1, [r7, #8]
 8007430:	607a      	str	r2, [r7, #4]
 8007432:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007440:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	021a      	lsls	r2, r3, #8
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	431a      	orrs	r2, r3
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	4313      	orrs	r3, r2
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4313      	orrs	r3, r2
 8007452:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	609a      	str	r2, [r3, #8]
}
 800745a:	bf00      	nop
 800745c:	371c      	adds	r7, #28
 800745e:	46bd      	mov	sp, r7
 8007460:	bc80      	pop	{r7}
 8007462:	4770      	bx	lr

08007464 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007464:	b480      	push	{r7}
 8007466:	b087      	sub	sp, #28
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	f003 031f 	and.w	r3, r3, #31
 8007476:	2201      	movs	r2, #1
 8007478:	fa02 f303 	lsl.w	r3, r2, r3
 800747c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6a1a      	ldr	r2, [r3, #32]
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	43db      	mvns	r3, r3
 8007486:	401a      	ands	r2, r3
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6a1a      	ldr	r2, [r3, #32]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	f003 031f 	and.w	r3, r3, #31
 8007496:	6879      	ldr	r1, [r7, #4]
 8007498:	fa01 f303 	lsl.w	r3, r1, r3
 800749c:	431a      	orrs	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	621a      	str	r2, [r3, #32]
}
 80074a2:	bf00      	nop
 80074a4:	371c      	adds	r7, #28
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bc80      	pop	{r7}
 80074aa:	4770      	bx	lr

080074ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d101      	bne.n	80074c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c0:	2302      	movs	r3, #2
 80074c2:	e032      	b.n	800752a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074fc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	4313      	orrs	r3, r2
 8007506:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	bc80      	pop	{r7}
 8007532:	4770      	bx	lr

08007534 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	bc80      	pop	{r7}
 8007544:	4770      	bx	lr

08007546 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800754e:	bf00      	nop
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	bc80      	pop	{r7}
 8007556:	4770      	bx	lr

08007558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d101      	bne.n	800756a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e03f      	b.n	80075ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007570:	b2db      	uxtb	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d106      	bne.n	8007584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fc fa26 	bl	80039d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2224      	movs	r2, #36	; 0x24
 8007588:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800759a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 f90b 	bl	80077b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	691a      	ldr	r2, [r3, #16]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	695a      	ldr	r2, [r3, #20]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2220      	movs	r2, #32
 80075dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2220      	movs	r2, #32
 80075e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3708      	adds	r7, #8
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}

080075f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075f2:	b580      	push	{r7, lr}
 80075f4:	b088      	sub	sp, #32
 80075f6:	af02      	add	r7, sp, #8
 80075f8:	60f8      	str	r0, [r7, #12]
 80075fa:	60b9      	str	r1, [r7, #8]
 80075fc:	603b      	str	r3, [r7, #0]
 80075fe:	4613      	mov	r3, r2
 8007600:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007602:	2300      	movs	r3, #0
 8007604:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800760c:	b2db      	uxtb	r3, r3
 800760e:	2b20      	cmp	r3, #32
 8007610:	f040 8083 	bne.w	800771a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d002      	beq.n	8007620 <HAL_UART_Transmit+0x2e>
 800761a:	88fb      	ldrh	r3, [r7, #6]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d101      	bne.n	8007624 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e07b      	b.n	800771c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800762a:	2b01      	cmp	r3, #1
 800762c:	d101      	bne.n	8007632 <HAL_UART_Transmit+0x40>
 800762e:	2302      	movs	r3, #2
 8007630:	e074      	b.n	800771c <HAL_UART_Transmit+0x12a>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2201      	movs	r2, #1
 8007636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2221      	movs	r2, #33	; 0x21
 8007644:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007648:	f7fc fb20 	bl	8003c8c <HAL_GetTick>
 800764c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	88fa      	ldrh	r2, [r7, #6]
 8007652:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	88fa      	ldrh	r2, [r7, #6]
 8007658:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800765a:	e042      	b.n	80076e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007672:	d122      	bne.n	80076ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2200      	movs	r2, #0
 800767c:	2180      	movs	r1, #128	; 0x80
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f000 f850 	bl	8007724 <UART_WaitOnFlagUntilTimeout>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e046      	b.n	800771c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	881b      	ldrh	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d103      	bne.n	80076b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	3302      	adds	r3, #2
 80076ae:	60bb      	str	r3, [r7, #8]
 80076b0:	e017      	b.n	80076e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	3301      	adds	r3, #1
 80076b6:	60bb      	str	r3, [r7, #8]
 80076b8:	e013      	b.n	80076e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	2200      	movs	r2, #0
 80076c2:	2180      	movs	r1, #128	; 0x80
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f82d 	bl	8007724 <UART_WaitOnFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e023      	b.n	800771c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	1c5a      	adds	r2, r3, #1
 80076d8:	60ba      	str	r2, [r7, #8]
 80076da:	781a      	ldrb	r2, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1b7      	bne.n	800765c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2200      	movs	r2, #0
 80076f4:	2140      	movs	r1, #64	; 0x40
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f000 f814 	bl	8007724 <UART_WaitOnFlagUntilTimeout>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e00a      	b.n	800771c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8007716:	2300      	movs	r3, #0
 8007718:	e000      	b.n	800771c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800771a:	2302      	movs	r3, #2
  }
}
 800771c:	4618      	mov	r0, r3
 800771e:	3718      	adds	r7, #24
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	603b      	str	r3, [r7, #0]
 8007730:	4613      	mov	r3, r2
 8007732:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007734:	e02c      	b.n	8007790 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773c:	d028      	beq.n	8007790 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d007      	beq.n	8007754 <UART_WaitOnFlagUntilTimeout+0x30>
 8007744:	f7fc faa2 	bl	8003c8c <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	69ba      	ldr	r2, [r7, #24]
 8007750:	429a      	cmp	r2, r3
 8007752:	d21d      	bcs.n	8007790 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007762:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	695a      	ldr	r2, [r3, #20]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0201 	bic.w	r2, r2, #1
 8007772:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2220      	movs	r2, #32
 8007778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2220      	movs	r2, #32
 8007780:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	e00f      	b.n	80077b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	4013      	ands	r3, r2
 800779a:	68ba      	ldr	r2, [r7, #8]
 800779c:	429a      	cmp	r2, r3
 800779e:	bf0c      	ite	eq
 80077a0:	2301      	moveq	r3, #1
 80077a2:	2300      	movne	r3, #0
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	461a      	mov	r2, r3
 80077a8:	79fb      	ldrb	r3, [r7, #7]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d0c3      	beq.n	8007736 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077ae:	2300      	movs	r3, #0
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	691b      	ldr	r3, [r3, #16]
 80077c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68da      	ldr	r2, [r3, #12]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	689a      	ldr	r2, [r3, #8]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80077f2:	f023 030c 	bic.w	r3, r3, #12
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	6812      	ldr	r2, [r2, #0]
 80077fa:	68f9      	ldr	r1, [r7, #12]
 80077fc:	430b      	orrs	r3, r1
 80077fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	699a      	ldr	r2, [r3, #24]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	430a      	orrs	r2, r1
 8007814:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a52      	ldr	r2, [pc, #328]	; (8007964 <UART_SetConfig+0x1ac>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d14e      	bne.n	80078be <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007820:	f7fe fa48 	bl	8005cb4 <HAL_RCC_GetPCLK2Freq>
 8007824:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007826:	68ba      	ldr	r2, [r7, #8]
 8007828:	4613      	mov	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	009a      	lsls	r2, r3, #2
 8007830:	441a      	add	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	fbb2 f3f3 	udiv	r3, r2, r3
 800783c:	4a4a      	ldr	r2, [pc, #296]	; (8007968 <UART_SetConfig+0x1b0>)
 800783e:	fba2 2303 	umull	r2, r3, r2, r3
 8007842:	095b      	lsrs	r3, r3, #5
 8007844:	0119      	lsls	r1, r3, #4
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	4613      	mov	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4413      	add	r3, r2
 800784e:	009a      	lsls	r2, r3, #2
 8007850:	441a      	add	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	fbb2 f2f3 	udiv	r2, r2, r3
 800785c:	4b42      	ldr	r3, [pc, #264]	; (8007968 <UART_SetConfig+0x1b0>)
 800785e:	fba3 0302 	umull	r0, r3, r3, r2
 8007862:	095b      	lsrs	r3, r3, #5
 8007864:	2064      	movs	r0, #100	; 0x64
 8007866:	fb00 f303 	mul.w	r3, r0, r3
 800786a:	1ad3      	subs	r3, r2, r3
 800786c:	011b      	lsls	r3, r3, #4
 800786e:	3332      	adds	r3, #50	; 0x32
 8007870:	4a3d      	ldr	r2, [pc, #244]	; (8007968 <UART_SetConfig+0x1b0>)
 8007872:	fba2 2303 	umull	r2, r3, r2, r3
 8007876:	095b      	lsrs	r3, r3, #5
 8007878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800787c:	4419      	add	r1, r3
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	009a      	lsls	r2, r3, #2
 8007888:	441a      	add	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	fbb2 f2f3 	udiv	r2, r2, r3
 8007894:	4b34      	ldr	r3, [pc, #208]	; (8007968 <UART_SetConfig+0x1b0>)
 8007896:	fba3 0302 	umull	r0, r3, r3, r2
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	2064      	movs	r0, #100	; 0x64
 800789e:	fb00 f303 	mul.w	r3, r0, r3
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	011b      	lsls	r3, r3, #4
 80078a6:	3332      	adds	r3, #50	; 0x32
 80078a8:	4a2f      	ldr	r2, [pc, #188]	; (8007968 <UART_SetConfig+0x1b0>)
 80078aa:	fba2 2303 	umull	r2, r3, r2, r3
 80078ae:	095b      	lsrs	r3, r3, #5
 80078b0:	f003 020f 	and.w	r2, r3, #15
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	440a      	add	r2, r1
 80078ba:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80078bc:	e04d      	b.n	800795a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80078be:	f7fe f9e5 	bl	8005c8c <HAL_RCC_GetPCLK1Freq>
 80078c2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078c4:	68ba      	ldr	r2, [r7, #8]
 80078c6:	4613      	mov	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4413      	add	r3, r2
 80078cc:	009a      	lsls	r2, r3, #2
 80078ce:	441a      	add	r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078da:	4a23      	ldr	r2, [pc, #140]	; (8007968 <UART_SetConfig+0x1b0>)
 80078dc:	fba2 2303 	umull	r2, r3, r2, r3
 80078e0:	095b      	lsrs	r3, r3, #5
 80078e2:	0119      	lsls	r1, r3, #4
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	4613      	mov	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	4413      	add	r3, r2
 80078ec:	009a      	lsls	r2, r3, #2
 80078ee:	441a      	add	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80078fa:	4b1b      	ldr	r3, [pc, #108]	; (8007968 <UART_SetConfig+0x1b0>)
 80078fc:	fba3 0302 	umull	r0, r3, r3, r2
 8007900:	095b      	lsrs	r3, r3, #5
 8007902:	2064      	movs	r0, #100	; 0x64
 8007904:	fb00 f303 	mul.w	r3, r0, r3
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	011b      	lsls	r3, r3, #4
 800790c:	3332      	adds	r3, #50	; 0x32
 800790e:	4a16      	ldr	r2, [pc, #88]	; (8007968 <UART_SetConfig+0x1b0>)
 8007910:	fba2 2303 	umull	r2, r3, r2, r3
 8007914:	095b      	lsrs	r3, r3, #5
 8007916:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800791a:	4419      	add	r1, r3
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	009b      	lsls	r3, r3, #2
 8007922:	4413      	add	r3, r2
 8007924:	009a      	lsls	r2, r3, #2
 8007926:	441a      	add	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007932:	4b0d      	ldr	r3, [pc, #52]	; (8007968 <UART_SetConfig+0x1b0>)
 8007934:	fba3 0302 	umull	r0, r3, r3, r2
 8007938:	095b      	lsrs	r3, r3, #5
 800793a:	2064      	movs	r0, #100	; 0x64
 800793c:	fb00 f303 	mul.w	r3, r0, r3
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	011b      	lsls	r3, r3, #4
 8007944:	3332      	adds	r3, #50	; 0x32
 8007946:	4a08      	ldr	r2, [pc, #32]	; (8007968 <UART_SetConfig+0x1b0>)
 8007948:	fba2 2303 	umull	r2, r3, r2, r3
 800794c:	095b      	lsrs	r3, r3, #5
 800794e:	f003 020f 	and.w	r2, r3, #15
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	440a      	add	r2, r1
 8007958:	609a      	str	r2, [r3, #8]
}
 800795a:	bf00      	nop
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	40013800 	.word	0x40013800
 8007968:	51eb851f 	.word	0x51eb851f

0800796c <__errno>:
 800796c:	4b01      	ldr	r3, [pc, #4]	; (8007974 <__errno+0x8>)
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	20000038 	.word	0x20000038

08007978 <__libc_init_array>:
 8007978:	b570      	push	{r4, r5, r6, lr}
 800797a:	2500      	movs	r5, #0
 800797c:	4e0c      	ldr	r6, [pc, #48]	; (80079b0 <__libc_init_array+0x38>)
 800797e:	4c0d      	ldr	r4, [pc, #52]	; (80079b4 <__libc_init_array+0x3c>)
 8007980:	1ba4      	subs	r4, r4, r6
 8007982:	10a4      	asrs	r4, r4, #2
 8007984:	42a5      	cmp	r5, r4
 8007986:	d109      	bne.n	800799c <__libc_init_array+0x24>
 8007988:	f000 fc36 	bl	80081f8 <_init>
 800798c:	2500      	movs	r5, #0
 800798e:	4e0a      	ldr	r6, [pc, #40]	; (80079b8 <__libc_init_array+0x40>)
 8007990:	4c0a      	ldr	r4, [pc, #40]	; (80079bc <__libc_init_array+0x44>)
 8007992:	1ba4      	subs	r4, r4, r6
 8007994:	10a4      	asrs	r4, r4, #2
 8007996:	42a5      	cmp	r5, r4
 8007998:	d105      	bne.n	80079a6 <__libc_init_array+0x2e>
 800799a:	bd70      	pop	{r4, r5, r6, pc}
 800799c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079a0:	4798      	blx	r3
 80079a2:	3501      	adds	r5, #1
 80079a4:	e7ee      	b.n	8007984 <__libc_init_array+0xc>
 80079a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079aa:	4798      	blx	r3
 80079ac:	3501      	adds	r5, #1
 80079ae:	e7f2      	b.n	8007996 <__libc_init_array+0x1e>
 80079b0:	080087bc 	.word	0x080087bc
 80079b4:	080087bc 	.word	0x080087bc
 80079b8:	080087bc 	.word	0x080087bc
 80079bc:	080087c0 	.word	0x080087c0

080079c0 <memcpy>:
 80079c0:	b510      	push	{r4, lr}
 80079c2:	1e43      	subs	r3, r0, #1
 80079c4:	440a      	add	r2, r1
 80079c6:	4291      	cmp	r1, r2
 80079c8:	d100      	bne.n	80079cc <memcpy+0xc>
 80079ca:	bd10      	pop	{r4, pc}
 80079cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079d4:	e7f7      	b.n	80079c6 <memcpy+0x6>

080079d6 <memset>:
 80079d6:	4603      	mov	r3, r0
 80079d8:	4402      	add	r2, r0
 80079da:	4293      	cmp	r3, r2
 80079dc:	d100      	bne.n	80079e0 <memset+0xa>
 80079de:	4770      	bx	lr
 80079e0:	f803 1b01 	strb.w	r1, [r3], #1
 80079e4:	e7f9      	b.n	80079da <memset+0x4>
	...

080079e8 <siprintf>:
 80079e8:	b40e      	push	{r1, r2, r3}
 80079ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079ee:	b500      	push	{lr}
 80079f0:	b09c      	sub	sp, #112	; 0x70
 80079f2:	ab1d      	add	r3, sp, #116	; 0x74
 80079f4:	9002      	str	r0, [sp, #8]
 80079f6:	9006      	str	r0, [sp, #24]
 80079f8:	9107      	str	r1, [sp, #28]
 80079fa:	9104      	str	r1, [sp, #16]
 80079fc:	4808      	ldr	r0, [pc, #32]	; (8007a20 <siprintf+0x38>)
 80079fe:	4909      	ldr	r1, [pc, #36]	; (8007a24 <siprintf+0x3c>)
 8007a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a04:	9105      	str	r1, [sp, #20]
 8007a06:	6800      	ldr	r0, [r0, #0]
 8007a08:	a902      	add	r1, sp, #8
 8007a0a:	9301      	str	r3, [sp, #4]
 8007a0c:	f000 f866 	bl	8007adc <_svfiprintf_r>
 8007a10:	2200      	movs	r2, #0
 8007a12:	9b02      	ldr	r3, [sp, #8]
 8007a14:	701a      	strb	r2, [r3, #0]
 8007a16:	b01c      	add	sp, #112	; 0x70
 8007a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a1c:	b003      	add	sp, #12
 8007a1e:	4770      	bx	lr
 8007a20:	20000038 	.word	0x20000038
 8007a24:	ffff0208 	.word	0xffff0208

08007a28 <__ssputs_r>:
 8007a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a2c:	688e      	ldr	r6, [r1, #8]
 8007a2e:	4682      	mov	sl, r0
 8007a30:	429e      	cmp	r6, r3
 8007a32:	460c      	mov	r4, r1
 8007a34:	4690      	mov	r8, r2
 8007a36:	4699      	mov	r9, r3
 8007a38:	d837      	bhi.n	8007aaa <__ssputs_r+0x82>
 8007a3a:	898a      	ldrh	r2, [r1, #12]
 8007a3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a40:	d031      	beq.n	8007aa6 <__ssputs_r+0x7e>
 8007a42:	2302      	movs	r3, #2
 8007a44:	6825      	ldr	r5, [r4, #0]
 8007a46:	6909      	ldr	r1, [r1, #16]
 8007a48:	1a6f      	subs	r7, r5, r1
 8007a4a:	6965      	ldr	r5, [r4, #20]
 8007a4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a50:	fb95 f5f3 	sdiv	r5, r5, r3
 8007a54:	f109 0301 	add.w	r3, r9, #1
 8007a58:	443b      	add	r3, r7
 8007a5a:	429d      	cmp	r5, r3
 8007a5c:	bf38      	it	cc
 8007a5e:	461d      	movcc	r5, r3
 8007a60:	0553      	lsls	r3, r2, #21
 8007a62:	d530      	bpl.n	8007ac6 <__ssputs_r+0x9e>
 8007a64:	4629      	mov	r1, r5
 8007a66:	f000 fb2d 	bl	80080c4 <_malloc_r>
 8007a6a:	4606      	mov	r6, r0
 8007a6c:	b950      	cbnz	r0, 8007a84 <__ssputs_r+0x5c>
 8007a6e:	230c      	movs	r3, #12
 8007a70:	f04f 30ff 	mov.w	r0, #4294967295
 8007a74:	f8ca 3000 	str.w	r3, [sl]
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a7e:	81a3      	strh	r3, [r4, #12]
 8007a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a84:	463a      	mov	r2, r7
 8007a86:	6921      	ldr	r1, [r4, #16]
 8007a88:	f7ff ff9a 	bl	80079c0 <memcpy>
 8007a8c:	89a3      	ldrh	r3, [r4, #12]
 8007a8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a96:	81a3      	strh	r3, [r4, #12]
 8007a98:	6126      	str	r6, [r4, #16]
 8007a9a:	443e      	add	r6, r7
 8007a9c:	6026      	str	r6, [r4, #0]
 8007a9e:	464e      	mov	r6, r9
 8007aa0:	6165      	str	r5, [r4, #20]
 8007aa2:	1bed      	subs	r5, r5, r7
 8007aa4:	60a5      	str	r5, [r4, #8]
 8007aa6:	454e      	cmp	r6, r9
 8007aa8:	d900      	bls.n	8007aac <__ssputs_r+0x84>
 8007aaa:	464e      	mov	r6, r9
 8007aac:	4632      	mov	r2, r6
 8007aae:	4641      	mov	r1, r8
 8007ab0:	6820      	ldr	r0, [r4, #0]
 8007ab2:	f000 faa1 	bl	8007ff8 <memmove>
 8007ab6:	68a3      	ldr	r3, [r4, #8]
 8007ab8:	2000      	movs	r0, #0
 8007aba:	1b9b      	subs	r3, r3, r6
 8007abc:	60a3      	str	r3, [r4, #8]
 8007abe:	6823      	ldr	r3, [r4, #0]
 8007ac0:	441e      	add	r6, r3
 8007ac2:	6026      	str	r6, [r4, #0]
 8007ac4:	e7dc      	b.n	8007a80 <__ssputs_r+0x58>
 8007ac6:	462a      	mov	r2, r5
 8007ac8:	f000 fb56 	bl	8008178 <_realloc_r>
 8007acc:	4606      	mov	r6, r0
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d1e2      	bne.n	8007a98 <__ssputs_r+0x70>
 8007ad2:	6921      	ldr	r1, [r4, #16]
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	f000 faa9 	bl	800802c <_free_r>
 8007ada:	e7c8      	b.n	8007a6e <__ssputs_r+0x46>

08007adc <_svfiprintf_r>:
 8007adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae0:	461d      	mov	r5, r3
 8007ae2:	898b      	ldrh	r3, [r1, #12]
 8007ae4:	b09d      	sub	sp, #116	; 0x74
 8007ae6:	061f      	lsls	r7, r3, #24
 8007ae8:	4680      	mov	r8, r0
 8007aea:	460c      	mov	r4, r1
 8007aec:	4616      	mov	r6, r2
 8007aee:	d50f      	bpl.n	8007b10 <_svfiprintf_r+0x34>
 8007af0:	690b      	ldr	r3, [r1, #16]
 8007af2:	b96b      	cbnz	r3, 8007b10 <_svfiprintf_r+0x34>
 8007af4:	2140      	movs	r1, #64	; 0x40
 8007af6:	f000 fae5 	bl	80080c4 <_malloc_r>
 8007afa:	6020      	str	r0, [r4, #0]
 8007afc:	6120      	str	r0, [r4, #16]
 8007afe:	b928      	cbnz	r0, 8007b0c <_svfiprintf_r+0x30>
 8007b00:	230c      	movs	r3, #12
 8007b02:	f8c8 3000 	str.w	r3, [r8]
 8007b06:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0a:	e0c8      	b.n	8007c9e <_svfiprintf_r+0x1c2>
 8007b0c:	2340      	movs	r3, #64	; 0x40
 8007b0e:	6163      	str	r3, [r4, #20]
 8007b10:	2300      	movs	r3, #0
 8007b12:	9309      	str	r3, [sp, #36]	; 0x24
 8007b14:	2320      	movs	r3, #32
 8007b16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b1a:	2330      	movs	r3, #48	; 0x30
 8007b1c:	f04f 0b01 	mov.w	fp, #1
 8007b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b24:	9503      	str	r5, [sp, #12]
 8007b26:	4637      	mov	r7, r6
 8007b28:	463d      	mov	r5, r7
 8007b2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007b2e:	b10b      	cbz	r3, 8007b34 <_svfiprintf_r+0x58>
 8007b30:	2b25      	cmp	r3, #37	; 0x25
 8007b32:	d13e      	bne.n	8007bb2 <_svfiprintf_r+0xd6>
 8007b34:	ebb7 0a06 	subs.w	sl, r7, r6
 8007b38:	d00b      	beq.n	8007b52 <_svfiprintf_r+0x76>
 8007b3a:	4653      	mov	r3, sl
 8007b3c:	4632      	mov	r2, r6
 8007b3e:	4621      	mov	r1, r4
 8007b40:	4640      	mov	r0, r8
 8007b42:	f7ff ff71 	bl	8007a28 <__ssputs_r>
 8007b46:	3001      	adds	r0, #1
 8007b48:	f000 80a4 	beq.w	8007c94 <_svfiprintf_r+0x1b8>
 8007b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b4e:	4453      	add	r3, sl
 8007b50:	9309      	str	r3, [sp, #36]	; 0x24
 8007b52:	783b      	ldrb	r3, [r7, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f000 809d 	beq.w	8007c94 <_svfiprintf_r+0x1b8>
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b64:	9304      	str	r3, [sp, #16]
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8007b6e:	462f      	mov	r7, r5
 8007b70:	2205      	movs	r2, #5
 8007b72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007b76:	4850      	ldr	r0, [pc, #320]	; (8007cb8 <_svfiprintf_r+0x1dc>)
 8007b78:	f000 fa30 	bl	8007fdc <memchr>
 8007b7c:	9b04      	ldr	r3, [sp, #16]
 8007b7e:	b9d0      	cbnz	r0, 8007bb6 <_svfiprintf_r+0xda>
 8007b80:	06d9      	lsls	r1, r3, #27
 8007b82:	bf44      	itt	mi
 8007b84:	2220      	movmi	r2, #32
 8007b86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b8a:	071a      	lsls	r2, r3, #28
 8007b8c:	bf44      	itt	mi
 8007b8e:	222b      	movmi	r2, #43	; 0x2b
 8007b90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b94:	782a      	ldrb	r2, [r5, #0]
 8007b96:	2a2a      	cmp	r2, #42	; 0x2a
 8007b98:	d015      	beq.n	8007bc6 <_svfiprintf_r+0xea>
 8007b9a:	462f      	mov	r7, r5
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	250a      	movs	r5, #10
 8007ba0:	9a07      	ldr	r2, [sp, #28]
 8007ba2:	4639      	mov	r1, r7
 8007ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ba8:	3b30      	subs	r3, #48	; 0x30
 8007baa:	2b09      	cmp	r3, #9
 8007bac:	d94d      	bls.n	8007c4a <_svfiprintf_r+0x16e>
 8007bae:	b1b8      	cbz	r0, 8007be0 <_svfiprintf_r+0x104>
 8007bb0:	e00f      	b.n	8007bd2 <_svfiprintf_r+0xf6>
 8007bb2:	462f      	mov	r7, r5
 8007bb4:	e7b8      	b.n	8007b28 <_svfiprintf_r+0x4c>
 8007bb6:	4a40      	ldr	r2, [pc, #256]	; (8007cb8 <_svfiprintf_r+0x1dc>)
 8007bb8:	463d      	mov	r5, r7
 8007bba:	1a80      	subs	r0, r0, r2
 8007bbc:	fa0b f000 	lsl.w	r0, fp, r0
 8007bc0:	4318      	orrs	r0, r3
 8007bc2:	9004      	str	r0, [sp, #16]
 8007bc4:	e7d3      	b.n	8007b6e <_svfiprintf_r+0x92>
 8007bc6:	9a03      	ldr	r2, [sp, #12]
 8007bc8:	1d11      	adds	r1, r2, #4
 8007bca:	6812      	ldr	r2, [r2, #0]
 8007bcc:	9103      	str	r1, [sp, #12]
 8007bce:	2a00      	cmp	r2, #0
 8007bd0:	db01      	blt.n	8007bd6 <_svfiprintf_r+0xfa>
 8007bd2:	9207      	str	r2, [sp, #28]
 8007bd4:	e004      	b.n	8007be0 <_svfiprintf_r+0x104>
 8007bd6:	4252      	negs	r2, r2
 8007bd8:	f043 0302 	orr.w	r3, r3, #2
 8007bdc:	9207      	str	r2, [sp, #28]
 8007bde:	9304      	str	r3, [sp, #16]
 8007be0:	783b      	ldrb	r3, [r7, #0]
 8007be2:	2b2e      	cmp	r3, #46	; 0x2e
 8007be4:	d10c      	bne.n	8007c00 <_svfiprintf_r+0x124>
 8007be6:	787b      	ldrb	r3, [r7, #1]
 8007be8:	2b2a      	cmp	r3, #42	; 0x2a
 8007bea:	d133      	bne.n	8007c54 <_svfiprintf_r+0x178>
 8007bec:	9b03      	ldr	r3, [sp, #12]
 8007bee:	3702      	adds	r7, #2
 8007bf0:	1d1a      	adds	r2, r3, #4
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	9203      	str	r2, [sp, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	bfb8      	it	lt
 8007bfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bfe:	9305      	str	r3, [sp, #20]
 8007c00:	4d2e      	ldr	r5, [pc, #184]	; (8007cbc <_svfiprintf_r+0x1e0>)
 8007c02:	2203      	movs	r2, #3
 8007c04:	7839      	ldrb	r1, [r7, #0]
 8007c06:	4628      	mov	r0, r5
 8007c08:	f000 f9e8 	bl	8007fdc <memchr>
 8007c0c:	b138      	cbz	r0, 8007c1e <_svfiprintf_r+0x142>
 8007c0e:	2340      	movs	r3, #64	; 0x40
 8007c10:	1b40      	subs	r0, r0, r5
 8007c12:	fa03 f000 	lsl.w	r0, r3, r0
 8007c16:	9b04      	ldr	r3, [sp, #16]
 8007c18:	3701      	adds	r7, #1
 8007c1a:	4303      	orrs	r3, r0
 8007c1c:	9304      	str	r3, [sp, #16]
 8007c1e:	7839      	ldrb	r1, [r7, #0]
 8007c20:	2206      	movs	r2, #6
 8007c22:	4827      	ldr	r0, [pc, #156]	; (8007cc0 <_svfiprintf_r+0x1e4>)
 8007c24:	1c7e      	adds	r6, r7, #1
 8007c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c2a:	f000 f9d7 	bl	8007fdc <memchr>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	d038      	beq.n	8007ca4 <_svfiprintf_r+0x1c8>
 8007c32:	4b24      	ldr	r3, [pc, #144]	; (8007cc4 <_svfiprintf_r+0x1e8>)
 8007c34:	bb13      	cbnz	r3, 8007c7c <_svfiprintf_r+0x1a0>
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	3307      	adds	r3, #7
 8007c3a:	f023 0307 	bic.w	r3, r3, #7
 8007c3e:	3308      	adds	r3, #8
 8007c40:	9303      	str	r3, [sp, #12]
 8007c42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c44:	444b      	add	r3, r9
 8007c46:	9309      	str	r3, [sp, #36]	; 0x24
 8007c48:	e76d      	b.n	8007b26 <_svfiprintf_r+0x4a>
 8007c4a:	fb05 3202 	mla	r2, r5, r2, r3
 8007c4e:	2001      	movs	r0, #1
 8007c50:	460f      	mov	r7, r1
 8007c52:	e7a6      	b.n	8007ba2 <_svfiprintf_r+0xc6>
 8007c54:	2300      	movs	r3, #0
 8007c56:	250a      	movs	r5, #10
 8007c58:	4619      	mov	r1, r3
 8007c5a:	3701      	adds	r7, #1
 8007c5c:	9305      	str	r3, [sp, #20]
 8007c5e:	4638      	mov	r0, r7
 8007c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c64:	3a30      	subs	r2, #48	; 0x30
 8007c66:	2a09      	cmp	r2, #9
 8007c68:	d903      	bls.n	8007c72 <_svfiprintf_r+0x196>
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d0c8      	beq.n	8007c00 <_svfiprintf_r+0x124>
 8007c6e:	9105      	str	r1, [sp, #20]
 8007c70:	e7c6      	b.n	8007c00 <_svfiprintf_r+0x124>
 8007c72:	fb05 2101 	mla	r1, r5, r1, r2
 8007c76:	2301      	movs	r3, #1
 8007c78:	4607      	mov	r7, r0
 8007c7a:	e7f0      	b.n	8007c5e <_svfiprintf_r+0x182>
 8007c7c:	ab03      	add	r3, sp, #12
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	4622      	mov	r2, r4
 8007c82:	4b11      	ldr	r3, [pc, #68]	; (8007cc8 <_svfiprintf_r+0x1ec>)
 8007c84:	a904      	add	r1, sp, #16
 8007c86:	4640      	mov	r0, r8
 8007c88:	f3af 8000 	nop.w
 8007c8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007c90:	4681      	mov	r9, r0
 8007c92:	d1d6      	bne.n	8007c42 <_svfiprintf_r+0x166>
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	065b      	lsls	r3, r3, #25
 8007c98:	f53f af35 	bmi.w	8007b06 <_svfiprintf_r+0x2a>
 8007c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c9e:	b01d      	add	sp, #116	; 0x74
 8007ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca4:	ab03      	add	r3, sp, #12
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	4622      	mov	r2, r4
 8007caa:	4b07      	ldr	r3, [pc, #28]	; (8007cc8 <_svfiprintf_r+0x1ec>)
 8007cac:	a904      	add	r1, sp, #16
 8007cae:	4640      	mov	r0, r8
 8007cb0:	f000 f882 	bl	8007db8 <_printf_i>
 8007cb4:	e7ea      	b.n	8007c8c <_svfiprintf_r+0x1b0>
 8007cb6:	bf00      	nop
 8007cb8:	08008780 	.word	0x08008780
 8007cbc:	08008786 	.word	0x08008786
 8007cc0:	0800878a 	.word	0x0800878a
 8007cc4:	00000000 	.word	0x00000000
 8007cc8:	08007a29 	.word	0x08007a29

08007ccc <_printf_common>:
 8007ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd0:	4691      	mov	r9, r2
 8007cd2:	461f      	mov	r7, r3
 8007cd4:	688a      	ldr	r2, [r1, #8]
 8007cd6:	690b      	ldr	r3, [r1, #16]
 8007cd8:	4606      	mov	r6, r0
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	bfb8      	it	lt
 8007cde:	4613      	movlt	r3, r2
 8007ce0:	f8c9 3000 	str.w	r3, [r9]
 8007ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ce8:	460c      	mov	r4, r1
 8007cea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cee:	b112      	cbz	r2, 8007cf6 <_printf_common+0x2a>
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	f8c9 3000 	str.w	r3, [r9]
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	0699      	lsls	r1, r3, #26
 8007cfa:	bf42      	ittt	mi
 8007cfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007d00:	3302      	addmi	r3, #2
 8007d02:	f8c9 3000 	strmi.w	r3, [r9]
 8007d06:	6825      	ldr	r5, [r4, #0]
 8007d08:	f015 0506 	ands.w	r5, r5, #6
 8007d0c:	d107      	bne.n	8007d1e <_printf_common+0x52>
 8007d0e:	f104 0a19 	add.w	sl, r4, #25
 8007d12:	68e3      	ldr	r3, [r4, #12]
 8007d14:	f8d9 2000 	ldr.w	r2, [r9]
 8007d18:	1a9b      	subs	r3, r3, r2
 8007d1a:	42ab      	cmp	r3, r5
 8007d1c:	dc29      	bgt.n	8007d72 <_printf_common+0xa6>
 8007d1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007d22:	6822      	ldr	r2, [r4, #0]
 8007d24:	3300      	adds	r3, #0
 8007d26:	bf18      	it	ne
 8007d28:	2301      	movne	r3, #1
 8007d2a:	0692      	lsls	r2, r2, #26
 8007d2c:	d42e      	bmi.n	8007d8c <_printf_common+0xc0>
 8007d2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d32:	4639      	mov	r1, r7
 8007d34:	4630      	mov	r0, r6
 8007d36:	47c0      	blx	r8
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d021      	beq.n	8007d80 <_printf_common+0xb4>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	68e5      	ldr	r5, [r4, #12]
 8007d40:	f003 0306 	and.w	r3, r3, #6
 8007d44:	2b04      	cmp	r3, #4
 8007d46:	bf18      	it	ne
 8007d48:	2500      	movne	r5, #0
 8007d4a:	f8d9 2000 	ldr.w	r2, [r9]
 8007d4e:	f04f 0900 	mov.w	r9, #0
 8007d52:	bf08      	it	eq
 8007d54:	1aad      	subeq	r5, r5, r2
 8007d56:	68a3      	ldr	r3, [r4, #8]
 8007d58:	6922      	ldr	r2, [r4, #16]
 8007d5a:	bf08      	it	eq
 8007d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d60:	4293      	cmp	r3, r2
 8007d62:	bfc4      	itt	gt
 8007d64:	1a9b      	subgt	r3, r3, r2
 8007d66:	18ed      	addgt	r5, r5, r3
 8007d68:	341a      	adds	r4, #26
 8007d6a:	454d      	cmp	r5, r9
 8007d6c:	d11a      	bne.n	8007da4 <_printf_common+0xd8>
 8007d6e:	2000      	movs	r0, #0
 8007d70:	e008      	b.n	8007d84 <_printf_common+0xb8>
 8007d72:	2301      	movs	r3, #1
 8007d74:	4652      	mov	r2, sl
 8007d76:	4639      	mov	r1, r7
 8007d78:	4630      	mov	r0, r6
 8007d7a:	47c0      	blx	r8
 8007d7c:	3001      	adds	r0, #1
 8007d7e:	d103      	bne.n	8007d88 <_printf_common+0xbc>
 8007d80:	f04f 30ff 	mov.w	r0, #4294967295
 8007d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d88:	3501      	adds	r5, #1
 8007d8a:	e7c2      	b.n	8007d12 <_printf_common+0x46>
 8007d8c:	2030      	movs	r0, #48	; 0x30
 8007d8e:	18e1      	adds	r1, r4, r3
 8007d90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d94:	1c5a      	adds	r2, r3, #1
 8007d96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d9a:	4422      	add	r2, r4
 8007d9c:	3302      	adds	r3, #2
 8007d9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007da2:	e7c4      	b.n	8007d2e <_printf_common+0x62>
 8007da4:	2301      	movs	r3, #1
 8007da6:	4622      	mov	r2, r4
 8007da8:	4639      	mov	r1, r7
 8007daa:	4630      	mov	r0, r6
 8007dac:	47c0      	blx	r8
 8007dae:	3001      	adds	r0, #1
 8007db0:	d0e6      	beq.n	8007d80 <_printf_common+0xb4>
 8007db2:	f109 0901 	add.w	r9, r9, #1
 8007db6:	e7d8      	b.n	8007d6a <_printf_common+0x9e>

08007db8 <_printf_i>:
 8007db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007dbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	7e09      	ldrb	r1, [r1, #24]
 8007dc4:	b085      	sub	sp, #20
 8007dc6:	296e      	cmp	r1, #110	; 0x6e
 8007dc8:	4617      	mov	r7, r2
 8007dca:	4606      	mov	r6, r0
 8007dcc:	4698      	mov	r8, r3
 8007dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dd0:	f000 80b3 	beq.w	8007f3a <_printf_i+0x182>
 8007dd4:	d822      	bhi.n	8007e1c <_printf_i+0x64>
 8007dd6:	2963      	cmp	r1, #99	; 0x63
 8007dd8:	d036      	beq.n	8007e48 <_printf_i+0x90>
 8007dda:	d80a      	bhi.n	8007df2 <_printf_i+0x3a>
 8007ddc:	2900      	cmp	r1, #0
 8007dde:	f000 80b9 	beq.w	8007f54 <_printf_i+0x19c>
 8007de2:	2958      	cmp	r1, #88	; 0x58
 8007de4:	f000 8083 	beq.w	8007eee <_printf_i+0x136>
 8007de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007df0:	e032      	b.n	8007e58 <_printf_i+0xa0>
 8007df2:	2964      	cmp	r1, #100	; 0x64
 8007df4:	d001      	beq.n	8007dfa <_printf_i+0x42>
 8007df6:	2969      	cmp	r1, #105	; 0x69
 8007df8:	d1f6      	bne.n	8007de8 <_printf_i+0x30>
 8007dfa:	6820      	ldr	r0, [r4, #0]
 8007dfc:	6813      	ldr	r3, [r2, #0]
 8007dfe:	0605      	lsls	r5, r0, #24
 8007e00:	f103 0104 	add.w	r1, r3, #4
 8007e04:	d52a      	bpl.n	8007e5c <_printf_i+0xa4>
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6011      	str	r1, [r2, #0]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	da03      	bge.n	8007e16 <_printf_i+0x5e>
 8007e0e:	222d      	movs	r2, #45	; 0x2d
 8007e10:	425b      	negs	r3, r3
 8007e12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007e16:	486f      	ldr	r0, [pc, #444]	; (8007fd4 <_printf_i+0x21c>)
 8007e18:	220a      	movs	r2, #10
 8007e1a:	e039      	b.n	8007e90 <_printf_i+0xd8>
 8007e1c:	2973      	cmp	r1, #115	; 0x73
 8007e1e:	f000 809d 	beq.w	8007f5c <_printf_i+0x1a4>
 8007e22:	d808      	bhi.n	8007e36 <_printf_i+0x7e>
 8007e24:	296f      	cmp	r1, #111	; 0x6f
 8007e26:	d020      	beq.n	8007e6a <_printf_i+0xb2>
 8007e28:	2970      	cmp	r1, #112	; 0x70
 8007e2a:	d1dd      	bne.n	8007de8 <_printf_i+0x30>
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	f043 0320 	orr.w	r3, r3, #32
 8007e32:	6023      	str	r3, [r4, #0]
 8007e34:	e003      	b.n	8007e3e <_printf_i+0x86>
 8007e36:	2975      	cmp	r1, #117	; 0x75
 8007e38:	d017      	beq.n	8007e6a <_printf_i+0xb2>
 8007e3a:	2978      	cmp	r1, #120	; 0x78
 8007e3c:	d1d4      	bne.n	8007de8 <_printf_i+0x30>
 8007e3e:	2378      	movs	r3, #120	; 0x78
 8007e40:	4865      	ldr	r0, [pc, #404]	; (8007fd8 <_printf_i+0x220>)
 8007e42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e46:	e055      	b.n	8007ef4 <_printf_i+0x13c>
 8007e48:	6813      	ldr	r3, [r2, #0]
 8007e4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e4e:	1d19      	adds	r1, r3, #4
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6011      	str	r1, [r2, #0]
 8007e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e08c      	b.n	8007f76 <_printf_i+0x1be>
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e62:	6011      	str	r1, [r2, #0]
 8007e64:	bf18      	it	ne
 8007e66:	b21b      	sxthne	r3, r3
 8007e68:	e7cf      	b.n	8007e0a <_printf_i+0x52>
 8007e6a:	6813      	ldr	r3, [r2, #0]
 8007e6c:	6825      	ldr	r5, [r4, #0]
 8007e6e:	1d18      	adds	r0, r3, #4
 8007e70:	6010      	str	r0, [r2, #0]
 8007e72:	0628      	lsls	r0, r5, #24
 8007e74:	d501      	bpl.n	8007e7a <_printf_i+0xc2>
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	e002      	b.n	8007e80 <_printf_i+0xc8>
 8007e7a:	0668      	lsls	r0, r5, #25
 8007e7c:	d5fb      	bpl.n	8007e76 <_printf_i+0xbe>
 8007e7e:	881b      	ldrh	r3, [r3, #0]
 8007e80:	296f      	cmp	r1, #111	; 0x6f
 8007e82:	bf14      	ite	ne
 8007e84:	220a      	movne	r2, #10
 8007e86:	2208      	moveq	r2, #8
 8007e88:	4852      	ldr	r0, [pc, #328]	; (8007fd4 <_printf_i+0x21c>)
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e90:	6865      	ldr	r5, [r4, #4]
 8007e92:	2d00      	cmp	r5, #0
 8007e94:	60a5      	str	r5, [r4, #8]
 8007e96:	f2c0 8095 	blt.w	8007fc4 <_printf_i+0x20c>
 8007e9a:	6821      	ldr	r1, [r4, #0]
 8007e9c:	f021 0104 	bic.w	r1, r1, #4
 8007ea0:	6021      	str	r1, [r4, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d13d      	bne.n	8007f22 <_printf_i+0x16a>
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	f040 808e 	bne.w	8007fc8 <_printf_i+0x210>
 8007eac:	4665      	mov	r5, ip
 8007eae:	2a08      	cmp	r2, #8
 8007eb0:	d10b      	bne.n	8007eca <_printf_i+0x112>
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	07db      	lsls	r3, r3, #31
 8007eb6:	d508      	bpl.n	8007eca <_printf_i+0x112>
 8007eb8:	6923      	ldr	r3, [r4, #16]
 8007eba:	6862      	ldr	r2, [r4, #4]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	bfde      	ittt	le
 8007ec0:	2330      	movle	r3, #48	; 0x30
 8007ec2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ec6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007eca:	ebac 0305 	sub.w	r3, ip, r5
 8007ece:	6123      	str	r3, [r4, #16]
 8007ed0:	f8cd 8000 	str.w	r8, [sp]
 8007ed4:	463b      	mov	r3, r7
 8007ed6:	aa03      	add	r2, sp, #12
 8007ed8:	4621      	mov	r1, r4
 8007eda:	4630      	mov	r0, r6
 8007edc:	f7ff fef6 	bl	8007ccc <_printf_common>
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	d14d      	bne.n	8007f80 <_printf_i+0x1c8>
 8007ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee8:	b005      	add	sp, #20
 8007eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eee:	4839      	ldr	r0, [pc, #228]	; (8007fd4 <_printf_i+0x21c>)
 8007ef0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007ef4:	6813      	ldr	r3, [r2, #0]
 8007ef6:	6821      	ldr	r1, [r4, #0]
 8007ef8:	1d1d      	adds	r5, r3, #4
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6015      	str	r5, [r2, #0]
 8007efe:	060a      	lsls	r2, r1, #24
 8007f00:	d50b      	bpl.n	8007f1a <_printf_i+0x162>
 8007f02:	07ca      	lsls	r2, r1, #31
 8007f04:	bf44      	itt	mi
 8007f06:	f041 0120 	orrmi.w	r1, r1, #32
 8007f0a:	6021      	strmi	r1, [r4, #0]
 8007f0c:	b91b      	cbnz	r3, 8007f16 <_printf_i+0x15e>
 8007f0e:	6822      	ldr	r2, [r4, #0]
 8007f10:	f022 0220 	bic.w	r2, r2, #32
 8007f14:	6022      	str	r2, [r4, #0]
 8007f16:	2210      	movs	r2, #16
 8007f18:	e7b7      	b.n	8007e8a <_printf_i+0xd2>
 8007f1a:	064d      	lsls	r5, r1, #25
 8007f1c:	bf48      	it	mi
 8007f1e:	b29b      	uxthmi	r3, r3
 8007f20:	e7ef      	b.n	8007f02 <_printf_i+0x14a>
 8007f22:	4665      	mov	r5, ip
 8007f24:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f28:	fb02 3311 	mls	r3, r2, r1, r3
 8007f2c:	5cc3      	ldrb	r3, [r0, r3]
 8007f2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007f32:	460b      	mov	r3, r1
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d1f5      	bne.n	8007f24 <_printf_i+0x16c>
 8007f38:	e7b9      	b.n	8007eae <_printf_i+0xf6>
 8007f3a:	6813      	ldr	r3, [r2, #0]
 8007f3c:	6825      	ldr	r5, [r4, #0]
 8007f3e:	1d18      	adds	r0, r3, #4
 8007f40:	6961      	ldr	r1, [r4, #20]
 8007f42:	6010      	str	r0, [r2, #0]
 8007f44:	0628      	lsls	r0, r5, #24
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	d501      	bpl.n	8007f4e <_printf_i+0x196>
 8007f4a:	6019      	str	r1, [r3, #0]
 8007f4c:	e002      	b.n	8007f54 <_printf_i+0x19c>
 8007f4e:	066a      	lsls	r2, r5, #25
 8007f50:	d5fb      	bpl.n	8007f4a <_printf_i+0x192>
 8007f52:	8019      	strh	r1, [r3, #0]
 8007f54:	2300      	movs	r3, #0
 8007f56:	4665      	mov	r5, ip
 8007f58:	6123      	str	r3, [r4, #16]
 8007f5a:	e7b9      	b.n	8007ed0 <_printf_i+0x118>
 8007f5c:	6813      	ldr	r3, [r2, #0]
 8007f5e:	1d19      	adds	r1, r3, #4
 8007f60:	6011      	str	r1, [r2, #0]
 8007f62:	681d      	ldr	r5, [r3, #0]
 8007f64:	6862      	ldr	r2, [r4, #4]
 8007f66:	2100      	movs	r1, #0
 8007f68:	4628      	mov	r0, r5
 8007f6a:	f000 f837 	bl	8007fdc <memchr>
 8007f6e:	b108      	cbz	r0, 8007f74 <_printf_i+0x1bc>
 8007f70:	1b40      	subs	r0, r0, r5
 8007f72:	6060      	str	r0, [r4, #4]
 8007f74:	6863      	ldr	r3, [r4, #4]
 8007f76:	6123      	str	r3, [r4, #16]
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f7e:	e7a7      	b.n	8007ed0 <_printf_i+0x118>
 8007f80:	6923      	ldr	r3, [r4, #16]
 8007f82:	462a      	mov	r2, r5
 8007f84:	4639      	mov	r1, r7
 8007f86:	4630      	mov	r0, r6
 8007f88:	47c0      	blx	r8
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	d0aa      	beq.n	8007ee4 <_printf_i+0x12c>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	079b      	lsls	r3, r3, #30
 8007f92:	d413      	bmi.n	8007fbc <_printf_i+0x204>
 8007f94:	68e0      	ldr	r0, [r4, #12]
 8007f96:	9b03      	ldr	r3, [sp, #12]
 8007f98:	4298      	cmp	r0, r3
 8007f9a:	bfb8      	it	lt
 8007f9c:	4618      	movlt	r0, r3
 8007f9e:	e7a3      	b.n	8007ee8 <_printf_i+0x130>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	464a      	mov	r2, r9
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	47c0      	blx	r8
 8007faa:	3001      	adds	r0, #1
 8007fac:	d09a      	beq.n	8007ee4 <_printf_i+0x12c>
 8007fae:	3501      	adds	r5, #1
 8007fb0:	68e3      	ldr	r3, [r4, #12]
 8007fb2:	9a03      	ldr	r2, [sp, #12]
 8007fb4:	1a9b      	subs	r3, r3, r2
 8007fb6:	42ab      	cmp	r3, r5
 8007fb8:	dcf2      	bgt.n	8007fa0 <_printf_i+0x1e8>
 8007fba:	e7eb      	b.n	8007f94 <_printf_i+0x1dc>
 8007fbc:	2500      	movs	r5, #0
 8007fbe:	f104 0919 	add.w	r9, r4, #25
 8007fc2:	e7f5      	b.n	8007fb0 <_printf_i+0x1f8>
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1ac      	bne.n	8007f22 <_printf_i+0x16a>
 8007fc8:	7803      	ldrb	r3, [r0, #0]
 8007fca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fd2:	e76c      	b.n	8007eae <_printf_i+0xf6>
 8007fd4:	08008791 	.word	0x08008791
 8007fd8:	080087a2 	.word	0x080087a2

08007fdc <memchr>:
 8007fdc:	b510      	push	{r4, lr}
 8007fde:	b2c9      	uxtb	r1, r1
 8007fe0:	4402      	add	r2, r0
 8007fe2:	4290      	cmp	r0, r2
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	d101      	bne.n	8007fec <memchr+0x10>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	e003      	b.n	8007ff4 <memchr+0x18>
 8007fec:	781c      	ldrb	r4, [r3, #0]
 8007fee:	3001      	adds	r0, #1
 8007ff0:	428c      	cmp	r4, r1
 8007ff2:	d1f6      	bne.n	8007fe2 <memchr+0x6>
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	bd10      	pop	{r4, pc}

08007ff8 <memmove>:
 8007ff8:	4288      	cmp	r0, r1
 8007ffa:	b510      	push	{r4, lr}
 8007ffc:	eb01 0302 	add.w	r3, r1, r2
 8008000:	d807      	bhi.n	8008012 <memmove+0x1a>
 8008002:	1e42      	subs	r2, r0, #1
 8008004:	4299      	cmp	r1, r3
 8008006:	d00a      	beq.n	800801e <memmove+0x26>
 8008008:	f811 4b01 	ldrb.w	r4, [r1], #1
 800800c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008010:	e7f8      	b.n	8008004 <memmove+0xc>
 8008012:	4283      	cmp	r3, r0
 8008014:	d9f5      	bls.n	8008002 <memmove+0xa>
 8008016:	1881      	adds	r1, r0, r2
 8008018:	1ad2      	subs	r2, r2, r3
 800801a:	42d3      	cmn	r3, r2
 800801c:	d100      	bne.n	8008020 <memmove+0x28>
 800801e:	bd10      	pop	{r4, pc}
 8008020:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008024:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008028:	e7f7      	b.n	800801a <memmove+0x22>
	...

0800802c <_free_r>:
 800802c:	b538      	push	{r3, r4, r5, lr}
 800802e:	4605      	mov	r5, r0
 8008030:	2900      	cmp	r1, #0
 8008032:	d043      	beq.n	80080bc <_free_r+0x90>
 8008034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008038:	1f0c      	subs	r4, r1, #4
 800803a:	2b00      	cmp	r3, #0
 800803c:	bfb8      	it	lt
 800803e:	18e4      	addlt	r4, r4, r3
 8008040:	f000 f8d0 	bl	80081e4 <__malloc_lock>
 8008044:	4a1e      	ldr	r2, [pc, #120]	; (80080c0 <_free_r+0x94>)
 8008046:	6813      	ldr	r3, [r2, #0]
 8008048:	4610      	mov	r0, r2
 800804a:	b933      	cbnz	r3, 800805a <_free_r+0x2e>
 800804c:	6063      	str	r3, [r4, #4]
 800804e:	6014      	str	r4, [r2, #0]
 8008050:	4628      	mov	r0, r5
 8008052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008056:	f000 b8c6 	b.w	80081e6 <__malloc_unlock>
 800805a:	42a3      	cmp	r3, r4
 800805c:	d90b      	bls.n	8008076 <_free_r+0x4a>
 800805e:	6821      	ldr	r1, [r4, #0]
 8008060:	1862      	adds	r2, r4, r1
 8008062:	4293      	cmp	r3, r2
 8008064:	bf01      	itttt	eq
 8008066:	681a      	ldreq	r2, [r3, #0]
 8008068:	685b      	ldreq	r3, [r3, #4]
 800806a:	1852      	addeq	r2, r2, r1
 800806c:	6022      	streq	r2, [r4, #0]
 800806e:	6063      	str	r3, [r4, #4]
 8008070:	6004      	str	r4, [r0, #0]
 8008072:	e7ed      	b.n	8008050 <_free_r+0x24>
 8008074:	4613      	mov	r3, r2
 8008076:	685a      	ldr	r2, [r3, #4]
 8008078:	b10a      	cbz	r2, 800807e <_free_r+0x52>
 800807a:	42a2      	cmp	r2, r4
 800807c:	d9fa      	bls.n	8008074 <_free_r+0x48>
 800807e:	6819      	ldr	r1, [r3, #0]
 8008080:	1858      	adds	r0, r3, r1
 8008082:	42a0      	cmp	r0, r4
 8008084:	d10b      	bne.n	800809e <_free_r+0x72>
 8008086:	6820      	ldr	r0, [r4, #0]
 8008088:	4401      	add	r1, r0
 800808a:	1858      	adds	r0, r3, r1
 800808c:	4282      	cmp	r2, r0
 800808e:	6019      	str	r1, [r3, #0]
 8008090:	d1de      	bne.n	8008050 <_free_r+0x24>
 8008092:	6810      	ldr	r0, [r2, #0]
 8008094:	6852      	ldr	r2, [r2, #4]
 8008096:	4401      	add	r1, r0
 8008098:	6019      	str	r1, [r3, #0]
 800809a:	605a      	str	r2, [r3, #4]
 800809c:	e7d8      	b.n	8008050 <_free_r+0x24>
 800809e:	d902      	bls.n	80080a6 <_free_r+0x7a>
 80080a0:	230c      	movs	r3, #12
 80080a2:	602b      	str	r3, [r5, #0]
 80080a4:	e7d4      	b.n	8008050 <_free_r+0x24>
 80080a6:	6820      	ldr	r0, [r4, #0]
 80080a8:	1821      	adds	r1, r4, r0
 80080aa:	428a      	cmp	r2, r1
 80080ac:	bf01      	itttt	eq
 80080ae:	6811      	ldreq	r1, [r2, #0]
 80080b0:	6852      	ldreq	r2, [r2, #4]
 80080b2:	1809      	addeq	r1, r1, r0
 80080b4:	6021      	streq	r1, [r4, #0]
 80080b6:	6062      	str	r2, [r4, #4]
 80080b8:	605c      	str	r4, [r3, #4]
 80080ba:	e7c9      	b.n	8008050 <_free_r+0x24>
 80080bc:	bd38      	pop	{r3, r4, r5, pc}
 80080be:	bf00      	nop
 80080c0:	20000210 	.word	0x20000210

080080c4 <_malloc_r>:
 80080c4:	b570      	push	{r4, r5, r6, lr}
 80080c6:	1ccd      	adds	r5, r1, #3
 80080c8:	f025 0503 	bic.w	r5, r5, #3
 80080cc:	3508      	adds	r5, #8
 80080ce:	2d0c      	cmp	r5, #12
 80080d0:	bf38      	it	cc
 80080d2:	250c      	movcc	r5, #12
 80080d4:	2d00      	cmp	r5, #0
 80080d6:	4606      	mov	r6, r0
 80080d8:	db01      	blt.n	80080de <_malloc_r+0x1a>
 80080da:	42a9      	cmp	r1, r5
 80080dc:	d903      	bls.n	80080e6 <_malloc_r+0x22>
 80080de:	230c      	movs	r3, #12
 80080e0:	6033      	str	r3, [r6, #0]
 80080e2:	2000      	movs	r0, #0
 80080e4:	bd70      	pop	{r4, r5, r6, pc}
 80080e6:	f000 f87d 	bl	80081e4 <__malloc_lock>
 80080ea:	4a21      	ldr	r2, [pc, #132]	; (8008170 <_malloc_r+0xac>)
 80080ec:	6814      	ldr	r4, [r2, #0]
 80080ee:	4621      	mov	r1, r4
 80080f0:	b991      	cbnz	r1, 8008118 <_malloc_r+0x54>
 80080f2:	4c20      	ldr	r4, [pc, #128]	; (8008174 <_malloc_r+0xb0>)
 80080f4:	6823      	ldr	r3, [r4, #0]
 80080f6:	b91b      	cbnz	r3, 8008100 <_malloc_r+0x3c>
 80080f8:	4630      	mov	r0, r6
 80080fa:	f000 f863 	bl	80081c4 <_sbrk_r>
 80080fe:	6020      	str	r0, [r4, #0]
 8008100:	4629      	mov	r1, r5
 8008102:	4630      	mov	r0, r6
 8008104:	f000 f85e 	bl	80081c4 <_sbrk_r>
 8008108:	1c43      	adds	r3, r0, #1
 800810a:	d124      	bne.n	8008156 <_malloc_r+0x92>
 800810c:	230c      	movs	r3, #12
 800810e:	4630      	mov	r0, r6
 8008110:	6033      	str	r3, [r6, #0]
 8008112:	f000 f868 	bl	80081e6 <__malloc_unlock>
 8008116:	e7e4      	b.n	80080e2 <_malloc_r+0x1e>
 8008118:	680b      	ldr	r3, [r1, #0]
 800811a:	1b5b      	subs	r3, r3, r5
 800811c:	d418      	bmi.n	8008150 <_malloc_r+0x8c>
 800811e:	2b0b      	cmp	r3, #11
 8008120:	d90f      	bls.n	8008142 <_malloc_r+0x7e>
 8008122:	600b      	str	r3, [r1, #0]
 8008124:	18cc      	adds	r4, r1, r3
 8008126:	50cd      	str	r5, [r1, r3]
 8008128:	4630      	mov	r0, r6
 800812a:	f000 f85c 	bl	80081e6 <__malloc_unlock>
 800812e:	f104 000b 	add.w	r0, r4, #11
 8008132:	1d23      	adds	r3, r4, #4
 8008134:	f020 0007 	bic.w	r0, r0, #7
 8008138:	1ac3      	subs	r3, r0, r3
 800813a:	d0d3      	beq.n	80080e4 <_malloc_r+0x20>
 800813c:	425a      	negs	r2, r3
 800813e:	50e2      	str	r2, [r4, r3]
 8008140:	e7d0      	b.n	80080e4 <_malloc_r+0x20>
 8008142:	684b      	ldr	r3, [r1, #4]
 8008144:	428c      	cmp	r4, r1
 8008146:	bf16      	itet	ne
 8008148:	6063      	strne	r3, [r4, #4]
 800814a:	6013      	streq	r3, [r2, #0]
 800814c:	460c      	movne	r4, r1
 800814e:	e7eb      	b.n	8008128 <_malloc_r+0x64>
 8008150:	460c      	mov	r4, r1
 8008152:	6849      	ldr	r1, [r1, #4]
 8008154:	e7cc      	b.n	80080f0 <_malloc_r+0x2c>
 8008156:	1cc4      	adds	r4, r0, #3
 8008158:	f024 0403 	bic.w	r4, r4, #3
 800815c:	42a0      	cmp	r0, r4
 800815e:	d005      	beq.n	800816c <_malloc_r+0xa8>
 8008160:	1a21      	subs	r1, r4, r0
 8008162:	4630      	mov	r0, r6
 8008164:	f000 f82e 	bl	80081c4 <_sbrk_r>
 8008168:	3001      	adds	r0, #1
 800816a:	d0cf      	beq.n	800810c <_malloc_r+0x48>
 800816c:	6025      	str	r5, [r4, #0]
 800816e:	e7db      	b.n	8008128 <_malloc_r+0x64>
 8008170:	20000210 	.word	0x20000210
 8008174:	20000214 	.word	0x20000214

08008178 <_realloc_r>:
 8008178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817a:	4607      	mov	r7, r0
 800817c:	4614      	mov	r4, r2
 800817e:	460e      	mov	r6, r1
 8008180:	b921      	cbnz	r1, 800818c <_realloc_r+0x14>
 8008182:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008186:	4611      	mov	r1, r2
 8008188:	f7ff bf9c 	b.w	80080c4 <_malloc_r>
 800818c:	b922      	cbnz	r2, 8008198 <_realloc_r+0x20>
 800818e:	f7ff ff4d 	bl	800802c <_free_r>
 8008192:	4625      	mov	r5, r4
 8008194:	4628      	mov	r0, r5
 8008196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008198:	f000 f826 	bl	80081e8 <_malloc_usable_size_r>
 800819c:	42a0      	cmp	r0, r4
 800819e:	d20f      	bcs.n	80081c0 <_realloc_r+0x48>
 80081a0:	4621      	mov	r1, r4
 80081a2:	4638      	mov	r0, r7
 80081a4:	f7ff ff8e 	bl	80080c4 <_malloc_r>
 80081a8:	4605      	mov	r5, r0
 80081aa:	2800      	cmp	r0, #0
 80081ac:	d0f2      	beq.n	8008194 <_realloc_r+0x1c>
 80081ae:	4631      	mov	r1, r6
 80081b0:	4622      	mov	r2, r4
 80081b2:	f7ff fc05 	bl	80079c0 <memcpy>
 80081b6:	4631      	mov	r1, r6
 80081b8:	4638      	mov	r0, r7
 80081ba:	f7ff ff37 	bl	800802c <_free_r>
 80081be:	e7e9      	b.n	8008194 <_realloc_r+0x1c>
 80081c0:	4635      	mov	r5, r6
 80081c2:	e7e7      	b.n	8008194 <_realloc_r+0x1c>

080081c4 <_sbrk_r>:
 80081c4:	b538      	push	{r3, r4, r5, lr}
 80081c6:	2300      	movs	r3, #0
 80081c8:	4c05      	ldr	r4, [pc, #20]	; (80081e0 <_sbrk_r+0x1c>)
 80081ca:	4605      	mov	r5, r0
 80081cc:	4608      	mov	r0, r1
 80081ce:	6023      	str	r3, [r4, #0]
 80081d0:	f7fb fc7e 	bl	8003ad0 <_sbrk>
 80081d4:	1c43      	adds	r3, r0, #1
 80081d6:	d102      	bne.n	80081de <_sbrk_r+0x1a>
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	b103      	cbz	r3, 80081de <_sbrk_r+0x1a>
 80081dc:	602b      	str	r3, [r5, #0]
 80081de:	bd38      	pop	{r3, r4, r5, pc}
 80081e0:	200004f8 	.word	0x200004f8

080081e4 <__malloc_lock>:
 80081e4:	4770      	bx	lr

080081e6 <__malloc_unlock>:
 80081e6:	4770      	bx	lr

080081e8 <_malloc_usable_size_r>:
 80081e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081ec:	1f18      	subs	r0, r3, #4
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bfbc      	itt	lt
 80081f2:	580b      	ldrlt	r3, [r1, r0]
 80081f4:	18c0      	addlt	r0, r0, r3
 80081f6:	4770      	bx	lr

080081f8 <_init>:
 80081f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fa:	bf00      	nop
 80081fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fe:	bc08      	pop	{r3}
 8008200:	469e      	mov	lr, r3
 8008202:	4770      	bx	lr

08008204 <_fini>:
 8008204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008206:	bf00      	nop
 8008208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800820a:	bc08      	pop	{r3}
 800820c:	469e      	mov	lr, r3
 800820e:	4770      	bx	lr
