// Seed: 2382046739
module module_0 ();
  wire id_1, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    output uwire id_4
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_8;
  wire id_17;
  assign id_2 = -1;
  logic [7:0] id_18, id_19;
  wire id_20;
  parameter id_21 = id_21;
  reg id_22, id_23;
  tri1 id_24 = 1;
  always id_22 = new;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign {id_10 || id_19[1'b0+:1], 1 - 1 + id_16, 1, id_22} = id_2;
  wire id_25, id_26;
endmodule
