# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MFCC_Blocks.srcs/sources_1/new/dct.vhd" \
"../../../../MFCC_Blocks.srcs/sim_1/new/dct_tb.vhd" \

# Do not sort compile order
nosort
