// Seed: 2534897697
module module_0;
  wire id_2 = (id_2);
  id_3 :
  assert property (@(1 or posedge 1) id_3 - 1)
  else;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3, id_4;
  assign id_2 = id_1[1];
endmodule
