# system info Nios2Computer_tb on 2025.01.28.08:55:30
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1738083308
#
#
# Files generated for Nios2Computer_tb on 2025.01.28.08:55:30
files:
filepath,kind,attributes,module,is_top
Nios2Computer/testbench/Nios2Computer_tb/simulation/Nios2Computer_tb.v,VERILOG,,Nios2Computer_tb,true
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer.v,VERILOG,,Nios2Computer,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_jtag_uart.v,VERILOG,,Nios2Computer_jtag_uart,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_led_pio.v,VERILOG,,Nios2Computer_led_pio,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu.v,VERILOG,,Nios2Computer_nios2_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_onchip_mem.hex,HEX,,Nios2Computer_onchip_mem,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_onchip_mem.v,VERILOG,,Nios2Computer_onchip_mem,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_sys_clk_timer.v,VERILOG,,Nios2Computer_sys_clk_timer,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_sysid.v,VERILOG,,Nios2Computer_sysid,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0.v,VERILOG,,Nios2Computer_mm_interconnect_0,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_irq_mapper.sv,SYSTEM_VERILOG,,Nios2Computer_irq_mapper,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu.sdc,SDC,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_bht_ram.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_dc_tag_ram.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_sysclk.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_tck.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_debug_slave_wrapper.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ic_tag_ram.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_mult_cell.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_nios2_waves.do,OTHER,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_ociram_default_contents.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_a.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.dat,DAT,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.hex,HEX,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_rf_ram_b.mif,MIF,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_nios2_cpu_cpu_test_bench.v,VERILOG,,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,Nios2Computer_nios2_cpu_cpu,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_router,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_router_001,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_router_002,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_router_004,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_demux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_demux_001,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_mux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_mux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_mux_002,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_cmd_mux_002,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_demux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_demux_002,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_mux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_mux,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_mux_001,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_rsp_mux_001,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Nios2Computer_mm_interconnect_0_avalon_st_adapter,false
Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Nios2Computer_tb.Nios2Computer_inst,Nios2Computer
Nios2Computer_tb.Nios2Computer_inst.jtag_uart,Nios2Computer_jtag_uart
Nios2Computer_tb.Nios2Computer_inst.led_pio,Nios2Computer_led_pio
Nios2Computer_tb.Nios2Computer_inst.nios2_cpu,Nios2Computer_nios2_cpu
Nios2Computer_tb.Nios2Computer_inst.nios2_cpu.cpu,Nios2Computer_nios2_cpu_cpu
Nios2Computer_tb.Nios2Computer_inst.onchip_mem,Nios2Computer_onchip_mem
Nios2Computer_tb.Nios2Computer_inst.sys_clk_timer,Nios2Computer_sys_clk_timer
Nios2Computer_tb.Nios2Computer_inst.sysid,Nios2Computer_sysid
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0,Nios2Computer_mm_interconnect_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_data_master_translator,altera_merlin_master_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_instruction_master_translator,altera_merlin_master_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_debug_mem_slave_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_data_master_agent,altera_merlin_master_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_instruction_master_agent,altera_merlin_master_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sys_clk_timer_s1_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.led_pio_s1_agent,altera_merlin_slave_agent
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.sys_clk_timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router,Nios2Computer_mm_interconnect_0_router
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_001,Nios2Computer_mm_interconnect_0_router_001
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_002,Nios2Computer_mm_interconnect_0_router_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_003,Nios2Computer_mm_interconnect_0_router_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_006,Nios2Computer_mm_interconnect_0_router_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_007,Nios2Computer_mm_interconnect_0_router_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_004,Nios2Computer_mm_interconnect_0_router_004
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.router_005,Nios2Computer_mm_interconnect_0_router_004
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_data_master_limiter,altera_merlin_traffic_limiter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.nios2_cpu_instruction_master_limiter,altera_merlin_traffic_limiter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_demux,Nios2Computer_mm_interconnect_0_cmd_demux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_demux_001,Nios2Computer_mm_interconnect_0_cmd_demux_001
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux,Nios2Computer_mm_interconnect_0_cmd_mux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux_001,Nios2Computer_mm_interconnect_0_cmd_mux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux_004,Nios2Computer_mm_interconnect_0_cmd_mux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux_005,Nios2Computer_mm_interconnect_0_cmd_mux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux_002,Nios2Computer_mm_interconnect_0_cmd_mux_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.cmd_mux_003,Nios2Computer_mm_interconnect_0_cmd_mux_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux,Nios2Computer_mm_interconnect_0_rsp_demux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux_001,Nios2Computer_mm_interconnect_0_rsp_demux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux_004,Nios2Computer_mm_interconnect_0_rsp_demux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux_005,Nios2Computer_mm_interconnect_0_rsp_demux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux_002,Nios2Computer_mm_interconnect_0_rsp_demux_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_demux_003,Nios2Computer_mm_interconnect_0_rsp_demux_002
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_mux,Nios2Computer_mm_interconnect_0_rsp_mux
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.rsp_mux_001,Nios2Computer_mm_interconnect_0_rsp_mux_001
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_001,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_002,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_003,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_004,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_005,Nios2Computer_mm_interconnect_0_avalon_st_adapter
Nios2Computer_tb.Nios2Computer_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Nios2Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2Computer_tb.Nios2Computer_inst.irq_mapper,Nios2Computer_irq_mapper
Nios2Computer_tb.Nios2Computer_inst.rst_controller,altera_reset_controller
Nios2Computer_tb.Nios2Computer_inst_clk_bfm,altera_avalon_clock_source
Nios2Computer_tb.Nios2Computer_inst_led_pio_ext_connection_bfm,altera_conduit_bfm
Nios2Computer_tb.Nios2Computer_inst_reset_bfm,altera_avalon_reset_source
