-- VHDL for IBM SMS ALD group CommonARSOpDecode
-- Title: CommonARSOpDecode
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/24/2020 7:55:29 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity CommonARSOpDecode is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_OP_REG_COM_C_BIT: in STD_LOGIC;
		PS_OP_REG_COM_NOT_C_BIT: in STD_LOGIC;
		PS_OP_REG_ARS_C_BIT: in STD_LOGIC;
		PS_OP_REG_ARS_NOT_C_BIT: in STD_LOGIC;
		MS_1401_DATA_MOVE_OP: in STD_LOGIC;
		MS_1401_CHAR_TEST_OP_CODE: in STD_LOGIC;
		MS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		MS_1401_I_O_MOVE_OP: in STD_LOGIC;
		MS_1401_I_O_LOAD_OP: in STD_LOGIC;
		MS_1401_M_OP_CODE: in STD_LOGIC;
		MS_1401_L_OP_CODE: in STD_LOGIC;
		PS_OP_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_REG_NOT_BUS: in STD_LOGIC_VECTOR (5 downTo 0);
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_RESET_ADD_OP_CODE: out STD_LOGIC;
		MS_RESET_ADD_OP_CODE: out STD_LOGIC;
		PS_RESET_SUBT_OP_CODE: out STD_LOGIC;
		MS_RESET_SUBT_OP_CODE: out STD_LOGIC;
		PS_ADD_OP_CODE: out STD_LOGIC;
		MS_ADD_OP_CODE: out STD_LOGIC;
		PS_SUBT_OP_CODE: out STD_LOGIC;
		MS_SUBT_OP_CODE: out STD_LOGIC;
		MS_MPLY_OP_CODE: out STD_LOGIC;
		PS_EDIT_OP_CODE: out STD_LOGIC;
		PS_MPLY_OP_CODE: out STD_LOGIC;
		PS_DIV_OP_CODE: out STD_LOGIC;
		MS_DIV_OP_CODE: out STD_LOGIC;
		MS_EDIT_OP_CODE: out STD_LOGIC;
		PS_COMPARE_OP_CODE: out STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: out STD_LOGIC;
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE: out STD_LOGIC;
		PS_BIT_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_COMPARE_OP_CODE: out STD_LOGIC;
		MS_MOVE_ZERO_SUP_OP_CODE: out STD_LOGIC;
		MS_BIT_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE: out STD_LOGIC;
		PS_CLEAR_OP_CODE: out STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE: out STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE: out STD_LOGIC;
		PS_STOP_DOT_BRANCH_OP_CODE: out STD_LOGIC;
		MS_SET_WORK_MARK_OP_CODE: out STD_LOGIC;
		PS_CLEAR_WORD_MARK_OP_CODE: out STD_LOGIC;
		MS_CLEAR_WORD_MARK_OP_CODE: out STD_LOGIC;
		MS_CLEAR_OP_CODE: out STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE: out STD_LOGIC;
		PS_DATA_MOVE_OP_CODE: out STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		PS_CHAR_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_COND_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_DATA_MOVE_OP_CODE: out STD_LOGIC;
		MS_CHAR_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1: out STD_LOGIC;
		MS_I_O_MOVE_OP_CODE: out STD_LOGIC;
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE: out STD_LOGIC;
		MS_I_O_LOAD_OP_CODE: out STD_LOGIC;
		PS_I_O_LOAD_OP_CODE: out STD_LOGIC;
		PS_ANY_M_OR_L_OR_U_OP: out STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_1: out STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE: out STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: out STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE: out STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_2: out STD_LOGIC;
		MS_INTERRUPT_TEST_OP_CODE: out STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_2: out STD_LOGIC;
		MS_TABLE_SEARCH_OP_CODE: out STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE: out STD_LOGIC;
		PS_ARS_NO_OP: out STD_LOGIC;
		PS_E_CH_STACKER_SEL_OP_CODE: out STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE: out STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE: out STD_LOGIC);
end CommonARSOpDecode;


ARCHITECTURE structural of CommonARSOpDecode is

	 signal PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B: STD_LOGIC;

	 signal XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_MS_UNIT_CTRL_OP_CODE: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_2_DOT_1_B: STD_LOGIC;

BEGIN

	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B;
	PS_OP_DCDR_B_DOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B;
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B;
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B;
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B;
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B;
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B;
	MS_UNIT_CTRL_OP_CODE <= 
		XX_MS_UNIT_CTRL_OP_CODE;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_4_DOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B;

Page_13_11_01_1: ENTITY ALD_13_11_01_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_B_BIT =>
		PS_OP_REG_NOT_BUS(5),
	PS_OP_REG_A_BIT =>
		PS_OP_REG_BUS(4),
	PS_OP_REG_NOT_8_BIT =>
		PS_OP_REG_NOT_BUS(3),
	PS_OP_REG_8_BIT =>
		PS_OP_REG_BUS(3),
	PS_OP_REG_NOT_A_BIT =>
		PS_OP_REG_NOT_BUS(4),
	PS_OP_REG_B_BIT =>
		PS_OP_REG_BUS(5),
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B
	);

Page_13_11_02_1: ENTITY ALD_13_11_02_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_4_BIT =>
		PS_OP_REG_NOT_BUS(2),
	PS_OP_REG_NOT_2_BIT =>
		PS_OP_REG_NOT_BUS(1),
	PS_OP_REG_NOT_1_BIT =>
		PS_OP_REG_NOT_BUS(0),
	PS_OP_REG_1_BIT =>
		PS_OP_REG_BUS(0),
	PS_OP_REG_2_BIT =>
		PS_OP_REG_BUS(1),
	PS_OP_REG_4_BIT =>
		PS_OP_REG_BUS(2),
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B
	);

Page_13_13_01_1: ENTITY ALD_13_13_01_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_RESET_ADD_OP_CODE =>
		PS_RESET_ADD_OP_CODE,
	MS_RESET_ADD_OP_CODE =>
		MS_RESET_ADD_OP_CODE,
	PS_RESET_SUBT_OP_CODE =>
		PS_RESET_SUBT_OP_CODE,
	MS_RESET_SUBT_OP_CODE =>
		MS_RESET_SUBT_OP_CODE,
	PS_ADD_OP_CODE =>
		PS_ADD_OP_CODE,
	MS_ADD_OP_CODE =>
		MS_ADD_OP_CODE,
	PS_SUBT_OP_CODE =>
		PS_SUBT_OP_CODE,
	MS_SUBT_OP_CODE =>
		MS_SUBT_OP_CODE
	);

Page_13_13_02_1: ENTITY ALD_13_13_02_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	MS_DIV_OP_CODE =>
		MS_DIV_OP_CODE,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	MS_EDIT_OP_CODE =>
		MS_EDIT_OP_CODE
	);

Page_13_13_03_1: ENTITY ALD_13_13_03_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_MOVE_ZERO_SUP_OP_CODE =>
		MS_MOVE_ZERO_SUP_OP_CODE,
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	MS_BIT_TEST_BRANCH_OP_CODE =>
		MS_BIT_TEST_BRANCH_OP_CODE,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	MS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE
	);

Page_13_13_04_1: ENTITY ALD_13_13_04_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	MS_SET_WORK_MARK_OP_CODE =>
		MS_SET_WORK_MARK_OP_CODE,
	PS_CLEAR_WORD_MARK_OP_CODE =>
		PS_CLEAR_WORD_MARK_OP_CODE,
	MS_CLEAR_WORD_MARK_OP_CODE =>
		MS_CLEAR_WORD_MARK_OP_CODE,
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	MS_UNIT_CTRL_OP_CODE =>
		XX_MS_UNIT_CTRL_OP_CODE
	);

Page_13_13_05_1: ENTITY ALD_13_13_05_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	MS_1401_DATA_MOVE_OP =>
		MS_1401_DATA_MOVE_OP,
	PS_OP_REG_ARS_NOT_C_BIT =>
		PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	MS_1401_CHAR_TEST_OP_CODE =>
		MS_1401_CHAR_TEST_OP_CODE,
	PS_OP_REG_ARS_C_BIT =>
		PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	MS_1401_COND_TEST_OP_CODE =>
		MS_1401_COND_TEST_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_COND_TEST_BRANCH_OP_CODE =>
		MS_COND_TEST_BRANCH_OP_CODE,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE
	);

Page_13_13_06_1: ENTITY ALD_13_13_06_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_ARS_C_BIT =>
		PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	MS_1401_I_O_MOVE_OP =>
		MS_1401_I_O_MOVE_OP,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	MS_1401_I_O_LOAD_OP =>
		MS_1401_I_O_LOAD_OP,
	MS_UNIT_CTRL_OP_CODE =>
		XX_MS_UNIT_CTRL_OP_CODE,
	PS_OP_REG_ARS_NOT_C_BIT =>
		PS_OP_REG_ARS_NOT_C_BIT,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE =>
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	PS_I_O_LOAD_OP_CODE =>
		PS_I_O_LOAD_OP_CODE,
	PS_ANY_M_OR_L_OR_U_OP =>
		PS_ANY_M_OR_L_OR_U_OP,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_BRANCH_ON_STATUS_CH_1 =>
		MS_BRANCH_ON_STATUS_CH_1
	);

Page_13_13_07_1: ENTITY ALD_13_13_07_1_ARS_OP_DECODE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_ARS_C_BIT =>
		PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_REG_ARS_NOT_C_BIT =>
		PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	MS_BRANCH_ON_STATUS_CH_2 =>
		MS_BRANCH_ON_STATUS_CH_2,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MS_INTERRUPT_TEST_OP_CODE =>
		MS_INTERRUPT_TEST_OP_CODE,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE
	);

Page_13_13_08_1: ENTITY ALD_13_13_08_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_REG_ARS_NOT_C_BIT =>
		PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	PS_E_CH_STACKER_SEL_OP_CODE =>
		PS_E_CH_STACKER_SEL_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE
	);


END;
