

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2'
================================================================
* Date:           Mon Aug 29 12:31:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.468 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       67|     1923|  0.377 us|  10.817 us|   67|  1923|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_548_2  |       65|     1921|         2|          1|          1|  64 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_156_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_177                  |       and|   0|  0|   2|           1|           1|
    |axi_last_V_fu_162_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln548_fu_150_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          39|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   11|         22|
    |j_fu_72                           |   9|          2|   11|         22|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |outYUV_blk_n                      |   9|          2|    1|          2|
    |sof_2_reg_130                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   27|         54|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_V_reg_189                |   1|   0|    1|          0|
    |icmp_ln548_reg_185                |   1|   0|    1|          0|
    |j_fu_72                           |  11|   0|   11|          0|
    |sof_2_reg_130                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_548_2|  return value|
|outYUV_dout            |   in|   24|     ap_fifo|                                             outYUV|       pointer|
|outYUV_num_data_valid  |   in|    5|     ap_fifo|                                             outYUV|       pointer|
|outYUV_fifo_cap        |   in|    5|     ap_fifo|                                             outYUV|       pointer|
|outYUV_empty_n         |   in|    1|     ap_fifo|                                             outYUV|       pointer|
|outYUV_read            |  out|    1|     ap_fifo|                                             outYUV|       pointer|
|m_axis_video_TREADY    |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA     |  out|   24|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                    |   in|    1|     ap_none|                                                sof|        scalar|
|cols                   |   in|   11|     ap_none|                                               cols|        scalar|
|sub                    |   in|   11|     ap_none|                                                sub|        scalar|
|m_axis_video_TVALID    |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST     |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP     |  out|    3|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB     |  out|    3|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER     |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST     |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID       |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------------------+--------------+

