# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 14:37:48  July 02, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Filter_gesamt_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F672C6
set_global_assignment -name TOP_LEVEL_ENTITY Filter_gesamt
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:37:48  JULY 02, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VECTOR_OUTPUT_FORMAT VWF
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_N25 -to clk
set_location_assignment PIN_Y21 -to output_high[7]
set_location_assignment PIN_T7 -to output_high[6]
set_location_assignment PIN_AB23 -to output_high[5]
set_location_assignment PIN_Y5 -to output_high[4]
set_location_assignment PIN_E1 -to output_high[3]
set_location_assignment PIN_U1 -to output_high[2]
set_location_assignment PIN_W21 -to output_high[1]
set_location_assignment PIN_V3 -to output_high[0]
set_location_assignment PIN_K2 -to output_low[7]
set_location_assignment PIN_U25 -to output_low[6]
set_location_assignment PIN_AA3 -to output_low[5]
set_location_assignment PIN_V1 -to output_low[4]
set_location_assignment PIN_V7 -to output_low[3]
set_location_assignment PIN_U23 -to output_low[2]
set_location_assignment PIN_AC2 -to output_low[1]
set_location_assignment PIN_P7 -to output_low[0]
set_location_assignment PIN_A22 -to input[13]
set_location_assignment PIN_C22 -to input[12]
set_location_assignment PIN_B23 -to input[11]
set_location_assignment PIN_A23 -to input[10]
set_location_assignment PIN_A21 -to input[9]
set_location_assignment PIN_B22 -to input[8]
set_location_assignment PIN_D13 -to input[7]
set_location_assignment PIN_B12 -to input[6]
set_location_assignment PIN_C11 -to input[5]
set_location_assignment PIN_A9 -to input[4]
set_location_assignment PIN_B7 -to input[2]
set_location_assignment PIN_C6 -to input[1]
set_location_assignment PIN_C5 -to input[0]
set_location_assignment PIN_P6 -to output_final[13]
set_location_assignment PIN_R5 -to output_final[12]
set_location_assignment PIN_U7 -to output_final[11]
set_location_assignment PIN_P3 -to output_final[10]
set_location_assignment PIN_V6 -to output_final[9]
set_location_assignment PIN_V5 -to output_final[8]
set_location_assignment PIN_AA5 -to output_final[7]
set_location_assignment PIN_Y4 -to output_final[6]
set_location_assignment PIN_T2 -to output_final[5]
set_location_assignment PIN_U3 -to output_final[4]
set_location_assignment PIN_AD3 -to output_final[3]
set_location_assignment PIN_AE3 -to output_final[2]
set_location_assignment PIN_AA1 -to output_final[1]
set_location_assignment PIN_AB1 -to output_final[0]
set_location_assignment PIN_A8 -to input[3]
set_location_assignment PIN_F7 -to user_reserve_1
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_VCC -to user_reserve_1
set_location_assignment PIN_T24 -to user_reserve_2
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_GROUND -to user_reserve_2
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name VHDL_FILE Subsystem/Taster.vhd
set_global_assignment -name VHDL_FILE Subsystem/clockdivider.vhd
set_global_assignment -name VHDL_FILE ../Bandsperre/DFF_14_bit_1.vhd
set_global_assignment -name VHDL_FILE ../Bandpass/DFF_14_bit.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_mult5.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_mult4.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_mult3.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_constant5.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_constant4.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_constant3.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_add_sub3.vhd
set_global_assignment -name VHDL_FILE ../Hochpass/lpm_add_sub2.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_mult2.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_mult1.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_mult0.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_constant2.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_constant1.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_constant0.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_add_sub0.vhd
set_global_assignment -name VHDL_FILE ../Tiefpass/lpm_add_sub1.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Filter_gesamt.vwf
set_global_assignment -name VHDL_FILE Subsystem/choose.vhd
set_global_assignment -name VHDL_FILE Subsystem/Entprell.vhd
set_global_assignment -name VHDL_FILE Subsystem/Anzeige.vhd
set_global_assignment -name BDF_FILE Filter_gesamt.bdf
set_global_assignment -name VHDL_FILE ../Bandsperre/Bandsperre.vhd
set_global_assignment -name VHDL_FILE ../Bandpass/Bandpass.vhd
set_global_assignment -name BDF_FILE ../Hochpass/Hochpass.bdf
set_global_assignment -name BDF_FILE ../Tiefpass/Tiefpass.bdf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "E:/DigitaleFilter/gesamt/Filter_gesamt.vwf"
set_location_assignment PIN_AE19 -to dip[1]
set_location_assignment PIN_AE18 -to dip[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_location_assignment PIN_AE19 -to dip_schalter[1]
set_location_assignment PIN_AE18 -to dip_schalter[0]