$date
	Wed Apr 09 09:30:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 8 ! y_o [7:0] $end
$var reg 8 " a_i [7:0] $end
$var reg 8 # b_i [7:0] $end
$var reg 1 $ sel_i $end
$scope module mux1 $end
$var wire 8 % a_i [7:0] $end
$var wire 8 & b_i [7:0] $end
$var wire 1 $ sel_i $end
$var wire 8 ' y_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10101010 '
b10001 &
b10101010 %
0$
b10001 #
b10101010 "
b10101010 !
$end
#5000
b10001 !
b10001 '
1$
#10000
b10101010 !
b10101010 '
0$
#15000
b10001 !
b10001 '
1$
#20000
