<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Base ARM implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="ARMBaseInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   27</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;ARMGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>ARMBaseRegisterInfo;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>ARMSubtarget;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html">   35</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classARMGenInstrInfo.html">ARMGenInstrInfo</a> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// Can be only subclassed.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                <span class="keywordtype">unsigned</span> LoadImmOpc, <span class="keywordtype">unsigned</span> LoadOpc) <span class="keyword">const</span>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// two elements:</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// - %1:sub1, sub0</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// - %2&lt;:0&gt;, sub1</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// \pre MI.isRegSequenceLike().</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a>(</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs) <span class="keyword">const override</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// - %1:sub1, sub0</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// \pre MI.isExtractSubregLike().</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                  <a class="code" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InputReg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// \p [out] BaseReg and \p [out] InsertedReg contain</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// the equivalent inputs of INSERT_SUBREG.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// - BaseReg: %0:sub0</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// - InsertedReg: %1:sub1, sub3</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// \pre MI.isInsertSubregLike().</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                            <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                            <a class="code" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InsertedReg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// Commutes the operands in the given instruction.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af76e71e7ea189719baa6f8819724fac5">commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// If the specific machine instruction is an instruction that moves/copies</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// registers as machine operands.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a5f980b4f1b8eb48ba77ce0a596a83cbc">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Return whether the target has an explicit NOP encoding.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a324c804be47df2ecc6a140dc77f886bf">hasNOP</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// Return the non-pre/post incrementing version of &#39;Opc&#39;. Return 0</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// if there is not such an opcode.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a4a56aca1de4d2a1803737110206c47eb">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                      <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const override</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a6eee7070fff6a9c948e5896bb155e3ab">  121</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6eee7070fff6a9c948e5896bb155e3ab">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9c27deca75181d5b0986eb74bc38a1b1">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6769b286c60f2ddb73d5c01ab2951f9f">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aa2351273089a9b61efc8258cc7778093">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a1b0989b431ac4ebde3936d535004cb88">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// Predication support.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a82cd49093b0102e0d11c6a3e60731ea5">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">  149</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">getPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordtype">int</span> PIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> PIdx != -1 ? (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(PIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                      : <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ac6d61a8fec7e62b7b19947fe5820860d">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">SubsumesPredicate</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7f7d2d9c972d5b2756a04e22b194fd90">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a8845a1756d587750a29c60cb382aa4e4">isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// CPSR defined in instruction</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a05e40e0592f6a3d97d6a86534e42f955">isCPSRDefined</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7b9224464691cac5c21fb64c140c9957">isAddrMode3OpImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a58232ab068af02447fe7ed4d8bc04bd5">isAddrMode3OpMinusReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Load, scaled register offset</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7d6b50586c6d9ae77f7294920382c365">isLdstScaledReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// Load, scaled register offset, not plus LSL2</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9eea907c314c2427934e68e16a46cf57">isLdstScaledRegNotPlusLsl2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// Minus reg for ldstso addr mode</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad72bbe2381d08b2e0bb74f88fc05ae51">isLdstSoMinusReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">// Scaled register offset in address mode 2</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad186b6631d6b9048445d2034eb58f0b7">isAm2ScaledReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// Load multiple, base reg in list</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6f0b3068c26928cdc77a4250f73fb34a">isLDMBaseRegInList</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// get LDM variable defs size</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a47f7f8a180a8ec53b3a5512a035d174e">getLDMVariableDefsSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// GetInstSize - Returns the size of the specified MachineInstr.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6395fc391c48db81db6a83fef912ac07">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7ead1391feda8ed6ce0a1ba30122340f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3ef446a11654fd9a45853aa1efd29d72">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a04416122daee6ebdebae0a2b61dc4423">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                     <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#acbf7b5fa8848e1abd4a6c991cd6da64f">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                    <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9e907f70e18fb67696cf3430f77c7149">copyToCPSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                  <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> KillSrc,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#acf6de9364e750aa1c6f072cf746e26be">copyFromCPSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">bool</span> KillSrc,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a02776b2fa1dd9f5d835e3c3832643e9b">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#abe2c3303ec55393902e579d316051289">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#afe08501833a78c86e99338e6fef0137c">shouldSink</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a01e7fb3f9a4a27fef3923283389756c1">reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7a4e4e4a8fa157eb9945d44717359bb1">duplicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <span class="keyword">const override</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a396ce0a5b70320d155c9959a080d543f">AddDReg</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                     <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">unsigned</span> State,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a5a480d1fb65446ff93ffc9f140e213ab">produceSameValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// determine if two loads are loading from the same base address. It should</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// only return true if the base pointers are the same and the only</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// differences between the two addresses is the offset. It also returns the</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// offsets by reference.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                               int64_t &amp;Offset2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// should be scheduled togther. On some targets if two loads are loading from</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                               int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                               <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a8309c88679a02fd91da5aa351a737e8d">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                           <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <span class="keywordtype">unsigned</span> NumT,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraT, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                           <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">  273</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                 <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">return</span> NumCycles == 1;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9e67eded3410916d5eb1b9710d9edb50">extraSizeToPredicateInstructions</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="keywordtype">unsigned</span> NumInsts) <span class="keyword">const override</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#abc518a7d70c64758e7102bd60baab4bd">predictBranchSizeForIfCvt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const override</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// can be analyzed.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7205eae5bcb820874106e3b3e37d149c">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// optimizeCompareInstr - Convert the instruction to set the zero flag so</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// that we can remove a &quot;comparison with zero&quot;; Remove a redundant CMP</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// instruction if the flags can be updated in the same way by an earlier</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// instruction such as SUB.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a61d975bae0275d3737380e196b484b74">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af882e4e0e248f1f833eb8f4e00b06c62">analyzeSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <span class="keywordtype">unsigned</span> &amp;TrueOp,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                     <span class="keywordtype">unsigned</span> &amp;FalseOp, <span class="keywordtype">bool</span> &amp;Optimizable) <span class="keyword">const override</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adc8ce01d6b1046fd856de9c663a0871f">optimizeSelect</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                               <a class="code" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;SeenMIs,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                               <span class="keywordtype">bool</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// FoldImmediate - &#39;Reg&#39; is known to be defined by a move immediate</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// instruction, try to fold the immediate into the use instruction.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a1e41f859a963d4258d78795e08297f7a">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a41289ca8ad61ff8ab86bc82a0afd8e1c">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// VFP/NEON execution domains.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span>  std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad0d0b95162803bce3077da0508daa9a7">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a5b3180edf81915b106633986034d7a01">setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Domain) <span class="keyword">const override</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a51539193cc8ad7ae2884993bbb57ddea">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <span class="keyword">const override</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aec0904aef5bec338f4fea047c49455aa">breakPartialRegDependency</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// Get the number of addresses by LDM or VLDM or zero for unknown.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a54d24a65d052560ecdc9cbd2194a5730">getNumLDMAddresses</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a31eba269056d6cd7830101118d1d9547">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ae3b8142ae1da479687097277072cf97d">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a5cd1f16c5f15b23dfbd3f66027fc4dc1">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">int</span> getVLDMDefCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                      <span class="keywordtype">unsigned</span> DefClass,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                      <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordtype">int</span> getLDMDefCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                     <span class="keywordtype">unsigned</span> DefClass,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                     <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordtype">int</span> getVSTMUseCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                      <span class="keywordtype">unsigned</span> UseClass,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                      <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">int</span> getSTMUseCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                     <span class="keywordtype">unsigned</span> UseClass,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                     <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                        <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordtype">int</span> getOperandLatencyImpl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID, <span class="keywordtype">unsigned</span> DefAdj,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefMO, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI, <span class="keywordtype">unsigned</span> UseIdx,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID, <span class="keywordtype">unsigned</span> UseAdj) <span class="keyword">const</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordtype">unsigned</span> getPredicationCost(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordtype">int</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">bool</span> hasHighOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                             <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">bool</span> hasLowDefLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                        <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  /// verifyInstruction - Perform target specific instruction verification.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> verifyInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> expandLoadStackGuard(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">void</span> expandMEMCPY(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// Identify instructions that can be folded into a MOVCC instruction, and</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">  /// return the defining instruction.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *canFoldIntoMOVCC(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// Modeling special VFP / NEON fp MLA / MLS hazards.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// MLx table.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> MLxEntryMap;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  /// stalls when scheduled together with fp MLA / MLS opcodes.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 16&gt;</a> MLxHazardOpcodes;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">  423</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">return</span> MLxEntryMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(Opcode);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// isFpMLxInstruction - This version also returns the multiply opcode and the</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// addition / subtraction opcode to expand to. Return true for &#39;HasLane&#39; for</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// the MLX instructions with an extra lane operand.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;MulOpc,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                          <span class="keywordtype">unsigned</span> &amp;AddSubOpc, <span class="keywordtype">bool</span> &amp;NegAcc,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                          <span class="keywordtype">bool</span> &amp;HasLane) <span class="keyword">const</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// canCauseFpMLxStall - Return true if an instruction of the specified opcode</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// will cause stalls when scheduled after (within 4-cycle window) a fp</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// MLA / MLS instruction.</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">  437</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">canCauseFpMLxStall</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">return</span> MLxHazardOpcodes.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(Opcode);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// executed in one cycle less.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adf279a75270e2561fb5ce6d4128ad4f4">isSwiftFastImmShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// Returns predicate register associated with the given frame instruction.</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">  446</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">getFramePred</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isFrameInstr(MI));</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// Operands of ADJCALLSTACKDOWN/ADJCALLSTACKUP:</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">// - argument declared in the pattern:</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="comment">// 0 - frame size</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// 1 - arg of CALLSEQ_START/CALLSEQ_END</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="comment">// 2 - predicate code (like ARMCC::AL)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// - added by predOps:</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// 3 - predicate reg</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;RegImmPair&gt;</a> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a91b025b08707893bd71784e373d78e6d">isAddImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                      <a class="code" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;};</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/// Get the operands corresponding to the given \p Pred value. By default, the</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/// predicate register is assumed to be 0 (no register), but you can pass in a</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/// \p PredReg if that is not the case.</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">  465</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> std::array&lt;MachineOperand, 2&gt; <a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                                    <span class="keywordtype">unsigned</span> PredReg = 0) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">return</span> {{<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(static_cast&lt;int64_t&gt;(Pred)),</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;           <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(PredReg, <span class="keyword">false</span>)}};</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/// Get the operand corresponding to the conditional code result. By default,</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/// this is 0 (no register).</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">  473</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>(<span class="keywordtype">unsigned</span> CCReg = 0) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(CCReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/// Get the operand corresponding to the conditional code result for Thumb1.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/// This operand will always refer to CPSR and it will have the Define flag set.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/// You can optionally set the Dead flag by means of \p isDead.</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">  480</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">t1CondCodeOp</a>(<span class="keywordtype">bool</span> isDead = <span class="keyword">false</span>) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(ARM::CPSR,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                   <span class="comment">/*Define*/</span> <span class="keyword">true</span>, <span class="comment">/*Implicit*/</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                   <span class="comment">/*Kill*/</span> <span class="keyword">false</span>, isDead);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  487</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">return</span> Opc == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">ARM::B</a> || Opc == ARM::tB || Opc == ARM::t2B;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// This table shows the VPT instruction variants, i.e. the different</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// mask field encodings, see also B5.6. Predication/conditional execution in</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// the ArmARM.</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21a">  494</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21a">VPTMaskValue</a> {</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">  495</a></span>&#160;  <a class="code" href="classT.html">T</a>     =  8, <span class="comment">// 0b1000</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">  496</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>    =  4, <span class="comment">// 0b0100</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">  497</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">TE</a>    = 12, <span class="comment">// 0b1100</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaf7efd22115fe5c86da2e69dfde645cc7">  498</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaf7efd22115fe5c86da2e69dfde645cc7">TTT</a>   =  2, <span class="comment">// 0b0010</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa42359f61eca95979df15c4762fef2b9d">  499</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa42359f61eca95979df15c4762fef2b9d">TTE</a>   =  6, <span class="comment">// 0b0110</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa9a4ed8cfea567134a73288468d3e2e95">  500</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa9a4ed8cfea567134a73288468d3e2e95">TEE</a>   = 10, <span class="comment">// 0b1010</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa25882efc6e2fedd5d66647977ec755ea">  501</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa25882efc6e2fedd5d66647977ec755ea">TET</a>   = 14, <span class="comment">// 0b1110</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aad323b30aff23f17e5fe9d5a727e3c3aa">  502</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aad323b30aff23f17e5fe9d5a727e3c3aa">TTTT</a>  =  1, <span class="comment">// 0b0001</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab35247545402cbd3005daaf84627e9df">  503</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab35247545402cbd3005daaf84627e9df">TTTE</a>  =  3, <span class="comment">// 0b0011</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa293bec6d74547259ce38c29e62316447">  504</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa293bec6d74547259ce38c29e62316447">TTEE</a>  =  5, <span class="comment">// 0b0101</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa5b818af7be51c69c8b4fee1dbd1046fa">  505</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa5b818af7be51c69c8b4fee1dbd1046fa">TTET</a>  =  7, <span class="comment">// 0b0111</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa3a62fd809a65eefec254689982597f17">  506</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa3a62fd809a65eefec254689982597f17">TEEE</a>  =  9, <span class="comment">// 0b1001</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab166e67e7f9fa606b453818e2e79fc92">  507</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab166e67e7f9fa606b453818e2e79fc92">TEET</a>  = 11, <span class="comment">// 0b1011</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaa5ddda958a96efaa216ed58209488481">  508</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaa5ddda958a96efaa216ed58209488481">TETT</a>  = 13, <span class="comment">// 0b1101</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa0f8c3929792a0d11864daebf29958602">  509</a></span>&#160;  <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa0f8c3929792a0d11864daebf29958602">TETE</a>  = 15  <span class="comment">// 0b1111</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;};</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">  512</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">isVPTOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::MVE_VPTv16i8 || Opc == ARM::MVE_VPTv16u8 ||</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;         Opc == ARM::MVE_VPTv16s8 || Opc == ARM::MVE_VPTv8i16 ||</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;         Opc == ARM::MVE_VPTv8u16 || Opc == ARM::MVE_VPTv8s16 ||</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;         Opc == ARM::MVE_VPTv4i32 || Opc == ARM::MVE_VPTv4u32 ||</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;         Opc == ARM::MVE_VPTv4s32 || Opc == ARM::MVE_VPTv4f32 ||</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;         Opc == ARM::MVE_VPTv8f16 || Opc == ARM::MVE_VPTv16i8r ||</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;         Opc == ARM::MVE_VPTv16u8r || Opc == ARM::MVE_VPTv16s8r ||</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;         Opc == ARM::MVE_VPTv8i16r || Opc == ARM::MVE_VPTv8u16r ||</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;         Opc == ARM::MVE_VPTv8s16r || Opc == ARM::MVE_VPTv4i32r ||</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;         Opc == ARM::MVE_VPTv4u32r || Opc == ARM::MVE_VPTv4s32r ||</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;         Opc == ARM::MVE_VPTv4f32r || Opc == ARM::MVE_VPTv8f16r ||</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;         Opc == ARM::MVE_VPST;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad109cb93def9508543bd15a7d4e18d30">  528</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ad109cb93def9508543bd15a7d4e18d30">VCMPOpcodeToVPT</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPf32:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4f32;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPf16:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8f16;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi8:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16i8;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi16:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8i16;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi32:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4i32;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu8:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16u8;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu16:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8u16;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu32:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4u32;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs8:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16s8;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs16:</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8s16;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs32:</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4s32;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPf32r:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4f32r;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPf16r:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8f16r;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi8r:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16i8r;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi16r:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8i16r;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPi32r:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4i32r;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu8r:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16u8r;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu16r:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8u16r;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPu32r:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4u32r;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs8r:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv16s8r;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs16r:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv8s16r;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCMPs32r:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">return</span> ARM::MVE_VPTv4s32r;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa66305962c0042c0ef4d8f881a282d72">  581</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aa66305962c0042c0ef4d8f881a282d72">VCTPOpcodeToLSTP</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">bool</span> IsDoLoop) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vctp opcode&quot;</span>);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP8:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> IsDoLoop ? ARM::MVE_DLSTP_8 : ARM::MVE_WLSTP_8;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP16:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> IsDoLoop ? ARM::MVE_DLSTP_16 : ARM::MVE_WLSTP_16;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP32:</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">return</span> IsDoLoop ? ARM::MVE_DLSTP_32 : ARM::MVE_WLSTP_32;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP64:</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> IsDoLoop ? ARM::MVE_DLSTP_64 : ARM::MVE_WLSTP_64;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4f66af023fa40f98af11e396b74792eb">  599</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4f66af023fa40f98af11e396b74792eb">isVCTP</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP8:</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP16:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP32:</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">case</span> ARM::MVE_VCTP64:</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab2016a1d41e8858131d47fdf41414a1d">  613</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ab2016a1d41e8858131d47fdf41414a1d">isLoopStart</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == ARM::t2DoLoopStart ||</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;         MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == ARM::t2WhileLoopStart;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  619</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::Bcc || Opc == ARM::tBcc || Opc == ARM::t2Bcc;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">  623</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">isJumpTableBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::BR_JTr || Opc == ARM::BR_JTm_i12 ||</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;         Opc == ARM::BR_JTm_rs || Opc == ARM::BR_JTadd || Opc == ARM::tBR_JTr ||</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;         Opc == ARM::t2BR_JT;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;}</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  630</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;}</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">  634</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">isPopOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::tPOP_RET || Opc == ARM::LDMIA_RET ||</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;         Opc == ARM::t2LDMIA_RET || Opc == ARM::tPOP || Opc == ARM::LDMIA_UPD ||</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;         Opc == ARM::t2LDMIA_UPD || Opc == ARM::VLDMDIA_UPD;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;}</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">  640</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">isPushOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::tPUSH || Opc == ARM::t2STMDB_UPD ||</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;         Opc == ARM::STMDB_UPD || Opc == ARM::VSTMDDB_UPD;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/// isValidCoprocessorNumber - decide whether an explicit coprocessor</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/// number is legal in generic instructions like CDP. The answer can</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/// vary with the subtarget.</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">  648</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">isValidCoprocessorNumber</a>(<span class="keywordtype">unsigned</span> Num,</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&amp; featureBits) {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Armv8-A disallows everything *other* than 111x (CP14 and CP15).</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (featureBits[ARM::HasV8Ops] &amp;&amp; (Num &amp; 0xE) != 0xE)</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="comment">// Armv7 disallows 101x (CP10 and CP11), which clash with VFP/NEON.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordflow">if</span> (featureBits[ARM::HasV7Ops] &amp;&amp; (Num &amp; 0xE) == 0xA)</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">// Armv8.1-M also disallows 100x (CP8,CP9) and 111x (CP14,CP15)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="comment">// which clash with MVE.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> (featureBits[ARM::HasV8_1MMainlineOps] &amp;&amp;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      ((Num &amp; 0xE) == 0x8 || (Num &amp; 0xE) == 0xE))</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;}</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/// getInstrPredicate - If instruction is predicated, returns its predicate</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/// condition, otherwise returns AL. It also returns the condition code</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/// register by reference.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code" href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">getInstrPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;PredReg);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ab3f9bea613d044657b6538b7c8105bb1">getMatchingCondBranchOpcode</a>(<span class="keywordtype">unsigned</span> Opc);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/// Map pseudo instructions that imply an &#39;S&#39; bit onto real opcodes. Whether</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/// the instruction is encoded with an &#39;S&#39; bit is determined by the optional</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/// CPSR def operand.</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">convertAddSubFlagsOpcode</a>(<span class="keywordtype">unsigned</span> OldOpc);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">/// code.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">emitARMRegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                             <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                             <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">emitT2RegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                            <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                            <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII, <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">emitThumbRegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                               <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;TII,</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                               <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/// Tries to add registers to the reglist of a given base-updating</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/// push/pop instruction to adjust the stack by an additional</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/// NumBytes. This can save a few bytes per function in code-size, but</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/// obviously generates more memory traffic. As such, it only takes</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/// effect in functions being optimised for size.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">tryFoldSPUpdateIntoPushPop</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                                <span class="keywordtype">unsigned</span> NumBytes);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/// rewriteARMFrameIndex / rewriteT2FrameIndex -</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/// Rewrite MI to access &#39;Offset&#39; bytes from the FP. Return false if the</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/// offset could not be handled directly in MI, and return the left-over</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/// portion by reference.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                          <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">rewriteT2FrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                         <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII,</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/// Return true if Reg is defd between From and To</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">registerDefinedBetween</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>,</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> To,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/// Search backwards from a tBcc to find a tCMPi8 against 0, meaning</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/// we can convert them to a tCBZ or tCBNZ. Return nullptr if not found.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">findCMPToFoldIntoCBZ</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br,</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#ae7bc392573220746bf1ef1f95fa98b46">addUnpredicatedMveVpredNOp</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a70d46437057045954d6bcdd452f65a88">addUnpredicatedMveVpredROp</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> DestReg);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a1aa408e30d1bdfe5eccc8979992ffefd">addPredicatedMveVpredNOp</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> Cond);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a9319edf6358dba177eeb1356563ae053">addPredicatedMveVpredROp</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> Cond,</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                              <span class="keywordtype">unsigned</span> Inactive);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/// Returns the number of instructions required to materialize the given</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/// constant in a register, or 3 if a literal pool load is needed.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/// If ForCodesize is specified, an approximate cost in bytes is returned.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">ConstantMaterializationCost</a>(<span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget,</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                     <span class="keywordtype">bool</span> ForCodesize = <span class="keyword">false</span>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/// Returns true if Val1 has a lower Constant Materialization Cost than Val2.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/// Uses the cost from ConstantMaterializationCost, first with ForCodesize as</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/// specified. If the scores are equal, return the comparison for !ForCodesize.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a122c7e75b4c26911d3e027c230357c8b">HasLowerConstantMaterializationCost</a>(<span class="keywordtype">unsigned</span> Val1, <span class="keywordtype">unsigned</span> Val2,</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget,</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                         <span class="keywordtype">bool</span> ForCodesize = <span class="keyword">false</span>);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</span></div><div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad72bbe2381d08b2e0bb74f88fc05ae51"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad72bbe2381d08b2e0bb74f88fc05ae51">llvm::ARMBaseInstrInfo::isLdstSoMinusReg</a></div><div class="ttdeci">bool isLdstSoMinusReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00609">ARMBaseInstrInfo.cpp:609</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3790c110e8f9d3ffde8dfde05bd53edb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">llvm::ARMBaseInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01990">ARMBaseInstrInfo.cpp:1990</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad537aedc883659240d215cd8613f7f9e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">llvm::ARMBaseInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02112">ARMBaseInstrInfo.cpp:2112</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_abc8556ad731efc2f7a407169624d812e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const override</div><div class="ttdoc">Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05294">ARMBaseInstrInfo.cpp:5294</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_abc518a7d70c64758e7102bd60baab4bd"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abc518a7d70c64758e7102bd60baab4bd">llvm::ARMBaseInstrInfo::predictBranchSizeForIfCvt</a></div><div class="ttdeci">unsigned predictBranchSizeForIfCvt(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02089">ARMBaseInstrInfo.cpp:2089</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3b22fcc0d7dad53d3f9458e12b85dd09"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">llvm::ARMBaseInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01266">ARMBaseInstrInfo.cpp:1266</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a75925d9ebd5a8017581c9d07316be793"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const</div><div class="ttdoc">Find the index of the first operand in the operand list that is used to represent the predicate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01020">MachineInstr.cpp:1020</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a8309c88679a02fd91da5aa351a737e8d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8309c88679a02fd91da5aa351a737e8d">llvm::ARMBaseInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01946">ARMBaseInstrInfo.cpp:1946</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa0f8c3929792a0d11864daebf29958602"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa0f8c3929792a0d11864daebf29958602">llvm::TETE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00509">ARMBaseInstrInfo.h:509</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7f7d2d9c972d5b2756a04e22b194fd90"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7f7d2d9c972d5b2756a04e22b194fd90">llvm::ARMBaseInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00545">ARMBaseInstrInfo.cpp:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aab166e67e7f9fa606b453818e2e79fc92"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab166e67e7f9fa606b453818e2e79fc92">llvm::TEET</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00507">ARMBaseInstrInfo.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_abe2c3303ec55393902e579d316051289"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abe2c3303ec55393902e579d316051289">llvm::ARMBaseInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01564">ARMBaseInstrInfo.cpp:1564</a></div></div>
<div class="ttc" id="classNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00113">ItaniumDemangle.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a82cd49093b0102e0d11c6a3e60731ea5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a82cd49093b0102e0d11c6a3e60731ea5">llvm::ARMBaseInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00482">ARMBaseInstrInfo.cpp:482</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a51539193cc8ad7ae2884993bbb57ddea"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a51539193cc8ad7ae2884993bbb57ddea">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr &amp;, unsigned, const TargetRegisterInfo *) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05131">ARMBaseInstrInfo.cpp:5131</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9eea907c314c2427934e68e16a46cf57"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9eea907c314c2427934e68e16a46cf57">llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2</a></div><div class="ttdeci">bool isLdstScaledRegNotPlusLsl2(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00595">ARMBaseInstrInfo.cpp:595</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa25882efc6e2fedd5d66647977ec755ea"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa25882efc6e2fedd5d66647977ec755ea">llvm::TET</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00501">ARMBaseInstrInfo.h:501</a></div></div>
<div class="ttc" id="namespacellvm_html_a66436eae766ca32356bb075ec31ac449"><div class="ttname"><a href="namespacellvm.html#a66436eae766ca32356bb075ec31ac449">llvm::tryFoldSPUpdateIntoPushPop</a></div><div class="ttdeci">bool tryFoldSPUpdateIntoPushPop(const ARMSubtarget &amp;Subtarget, MachineFunction &amp;MF, MachineInstr *MI, unsigned NumBytes)</div><div class="ttdoc">Tries to add registers to the reglist of a given base-updating push/pop instruction to adjust the sta...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02395">ARMBaseInstrInfo.cpp:2395</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa293bec6d74547259ce38c29e62316447"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa293bec6d74547259ce38c29e62316447">llvm::TTEE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00504">ARMBaseInstrInfo.h:504</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaf7efd22115fe5c86da2e69dfde645cc7"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaf7efd22115fe5c86da2e69dfde645cc7">llvm::TTT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00498">ARMBaseInstrInfo.h:498</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aab35247545402cbd3005daaf84627e9df"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aab35247545402cbd3005daaf84627e9df">llvm::TTTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00503">ARMBaseInstrInfo.h:503</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa9a4ed8cfea567134a73288468d3e2e95"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa9a4ed8cfea567134a73288468d3e2e95">llvm::TEE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00500">ARMBaseInstrInfo.h:500</a></div></div>
<div class="ttc" id="namespacellvm_html_a3e2a565237b7880c7a6834517a5287b0"><div class="ttname"><a href="namespacellvm.html#a3e2a565237b7880c7a6834517a5287b0">llvm::registerDefinedBetween</a></div><div class="ttdeci">bool registerDefinedBetween(unsigned Reg, MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Return true if Reg is defd between From and To. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05376">ARMBaseInstrInfo.cpp:5376</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a31eba269056d6cd7830101118d1d9547"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a31eba269056d6cd7830101118d1d9547">llvm::ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05320">ARMBaseInstrInfo.cpp:5320</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a05e40e0592f6a3d97d6a86534e42f955"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a05e40e0592f6a3d97d6a86534e42f955">llvm::ARMBaseInstrInfo::isCPSRDefined</a></div><div class="ttdeci">static bool isCPSRDefined(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00560">ARMBaseInstrInfo.cpp:560</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa42359f61eca95979df15c4762fef2b9d"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa42359f61eca95979df15c4762fef2b9d">llvm::TTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00499">ARMBaseInstrInfo.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adea3c2409dae7b27a172ba7a8b6d17b5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a></div><div class="ttdeci">bool isFpMLxInstruction(unsigned Opcode) const</div><div class="ttdoc">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00423">ARMBaseInstrInfo.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a8a3ea3c557d071ba55dbd5fbd1fcc8be"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">llvm::ARMBaseInstrInfo::getFramePred</a></div><div class="ttdeci">unsigned getFramePred(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns predicate register associated with the given frame instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00446">ARMBaseInstrInfo.h:446</a></div></div>
<div class="ttc" id="namespacellvm_html_a70d46437057045954d6bcdd452f65a88"><div class="ttname"><a href="namespacellvm.html#a70d46437057045954d6bcdd452f65a88">llvm::addUnpredicatedMveVpredROp</a></div><div class="ttdeci">void addUnpredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, unsigned DestReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00813">ARMBaseInstrInfo.cpp:813</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a32fb714dc42507917fed431c24b79020"><div class="ttname"><a href="namespacellvm.html#a32fb714dc42507917fed431c24b79020">llvm::isVPTOpcode</a></div><div class="ttdeci">static bool isVPTOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00512">ARMBaseInstrInfo.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7205eae5bcb820874106e3b3e37d149c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7205eae5bcb820874106e3b3e37d149c">llvm::ARMBaseInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdoc">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if h...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02674">ARMBaseInstrInfo.cpp:2674</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a1b0989b431ac4ebde3936d535004cb88"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1b0989b431ac4ebde3936d535004cb88">llvm::ARMBaseInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00476">ARMBaseInstrInfo.cpp:476</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a704420ac69ea3ab0e4dbb6f0769ee29a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">llvm::ARMBaseInstrInfo::getPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getPredicate(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00149">ARMBaseInstrInfo.h:149</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aad323b30aff23f17e5fe9d5a727e3c3aa"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aad323b30aff23f17e5fe9d5a727e3c3aa">llvm::TTTT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00502">ARMBaseInstrInfo.h:502</a></div></div>
<div class="ttc" id="namespacellvm_html_ab11b48c88bcdaeec5e09e88357665247"><div class="ttname"><a href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00230">Thumb2InstrInfo.cpp:230</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00097">ARMBaseRegisterInfo.h:97</a></div></div>
<div class="ttc" id="namespacellvm_html_aa74e4894fee993892fcd8ce9b66cc6bd"><div class="ttname"><a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a></div><div class="ttdeci">bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdoc">rewriteARMFrameIndex / rewriteT2FrameIndex - Rewrite MI to access &amp;#39;Offset&amp;#39; bytes from the FP...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02517">ARMBaseInstrInfo.cpp:2517</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aa2351273089a9b61efc8258cc7778093"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aa2351273089a9b61efc8258cc7778093">llvm::ARMBaseInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00428">ARMBaseInstrInfo.cpp:428</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a396ce0a5b70320d155c9959a080d543f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a396ce0a5b70320d155c9959a080d543f">llvm::ARMBaseInstrInfo::AddDReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; AddDReg(MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01013">ARMBaseInstrInfo.cpp:1013</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a5b3180edf81915b106633986034d7a01"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5b3180edf81915b106633986034d7a01">llvm::ARMBaseInstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04923">ARMBaseInstrInfo.cpp:4923</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9e67eded3410916d5eb1b9710d9edb50"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9e67eded3410916d5eb1b9710d9edb50">llvm::ARMBaseInstrInfo::extraSizeToPredicateInstructions</a></div><div class="ttdeci">unsigned extraSizeToPredicateInstructions(const MachineFunction &amp;MF, unsigned NumInsts) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02080">ARMBaseInstrInfo.cpp:2080</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad186b6631d6b9048445d2034eb58f0b7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad186b6631d6b9048445d2034eb58f0b7">llvm::ARMBaseInstrInfo::isAm2ScaledReg</a></div><div class="ttdeci">bool isAm2ScaledReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00616">ARMBaseInstrInfo.cpp:616</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a0ad9487a0d4aa007a5d851ca141f8ac1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">llvm::ARMBaseInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01025">ARMBaseInstrInfo.cpp:1025</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a1b4105078d9414276e67bb58a5f27306"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00123">ARMBaseInstrInfo.cpp:123</a></div></div>
<div class="ttc" id="namespacellvm_html_ad109cb93def9508543bd15a7d4e18d30"><div class="ttname"><a href="namespacellvm.html#ad109cb93def9508543bd15a7d4e18d30">llvm::VCMPOpcodeToVPT</a></div><div class="ttdeci">static unsigned VCMPOpcodeToVPT(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00528">ARMBaseInstrInfo.h:528</a></div></div>
<div class="ttc" id="classARMGenInstrInfo_html"><div class="ttname"><a href="classARMGenInstrInfo.html">ARMGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ac624f59926b6618a1da5645cae8bc2c5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdoc">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction w...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01916">ARMBaseInstrInfo.cpp:1916</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6769b286c60f2ddb73d5c01ab2951f9f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6769b286c60f2ddb73d5c01ab2951f9f">llvm::ARMBaseInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00401">ARMBaseInstrInfo.cpp:401</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af882e4e0e248f1f833eb8f4e00b06c62"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af882e4e0e248f1f833eb8f4e00b06c62">llvm::ARMBaseInstrInfo::analyzeSelect</a></div><div class="ttdeci">bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02209">ARMBaseInstrInfo.cpp:2209</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ac6d61a8fec7e62b7b19947fe5820860d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac6d61a8fec7e62b7b19947fe5820860d">llvm::ARMBaseInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00498">ARMBaseInstrInfo.cpp:498</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a1e41f859a963d4258d78795e08297f7a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1e41f859a963d4258d78795e08297f7a">llvm::ARMBaseInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdoc">FoldImmediate - &amp;#39;Reg&amp;#39; is known to be defined by a move immediate instruction, try to fold the immedia...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03179">ARMBaseInstrInfo.cpp:3179</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1ad73bdbf4299e0a2a33854fe76c585"><div class="ttname"><a href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">llvm::predOps</a></div><div class="ttdeci">static std::array&lt; MachineOperand, 2 &gt; predOps(ARMCC::CondCodes Pred, unsigned PredReg=0)</div><div class="ttdoc">Get the operands corresponding to the given Pred value. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00465">ARMBaseInstrInfo.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af76e71e7ea189719baa6f8819724fac5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af76e71e7ea189719baa6f8819724fac5">llvm::ARMBaseInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02145">ARMBaseInstrInfo.cpp:2145</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a324c804be47df2ecc6a140dc77f886bf"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a324c804be47df2ecc6a140dc77f886bf">llvm::ARMBaseInstrInfo::hasNOP</a></div><div class="ttdeci">bool hasNOP() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05226">ARMBaseInstrInfo.cpp:5226</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a41289ca8ad61ff8ab86bc82a0afd8e1c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a41289ca8ad61ff8ab86bc82a0afd8e1c">llvm::ARMBaseInstrInfo::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03629">ARMBaseInstrInfo.cpp:3629</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6eee7070fff6a9c948e5896bb155e3ab"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6eee7070fff6a9c948e5896bb155e3ab">llvm::ARMBaseInstrInfo::getSubtarget</a></div><div class="ttdeci">const ARMSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00121">ARMBaseInstrInfo.h:121</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3f9bea613d044657b6538b7c8105bb1"><div class="ttname"><a href="namespacellvm.html#ab3f9bea613d044657b6538b7c8105bb1">llvm::getMatchingCondBranchOpcode</a></div><div class="ttdeci">unsigned getMatchingCondBranchOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02134">ARMBaseInstrInfo.cpp:2134</a></div></div>
<div class="ttc" id="PeepholeOptimizer_8cpp_html_ad153312ce0e21a9c411b560bd535b1b7"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPairAndIdx RegSubRegPairAndIdx</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00102">PeepholeOptimizer.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3191456b85282bb1bb504bcc48856d1f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">llvm::ARMBaseInstrInfo::canCauseFpMLxStall</a></div><div class="ttdeci">bool canCauseFpMLxStall(unsigned Opcode) const</div><div class="ttdoc">canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when sch...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00437">ARMBaseInstrInfo.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00633">MachineFunction.h:633</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7bc392573220746bf1ef1f95fa98b46"><div class="ttname"><a href="namespacellvm.html#ae7bc392573220746bf1ef1f95fa98b46">llvm::addUnpredicatedMveVpredNOp</a></div><div class="ttdeci">void addUnpredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00808">ARMBaseInstrInfo.cpp:808</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00354">AArch64InstrInfo.h:354</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa3a62fd809a65eefec254689982597f17"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa3a62fd809a65eefec254689982597f17">llvm::TEEE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00506">ARMBaseInstrInfo.h:506</a></div></div>
<div class="ttc" id="namespacellvm_html_a1aa408e30d1bdfe5eccc8979992ffefd"><div class="ttname"><a href="namespacellvm.html#a1aa408e30d1bdfe5eccc8979992ffefd">llvm::addPredicatedMveVpredNOp</a></div><div class="ttdeci">void addPredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB, unsigned Cond)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00819">ARMBaseInstrInfo.cpp:819</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ac0158188ba4a3924c0284491250b3474"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">llvm::ARMBaseInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00519">ARMBaseInstrInfo.cpp:519</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a5f980b4f1b8eb48ba77ce0a596a83cbc"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5f980b4f1b8eb48ba77ce0a596a83cbc">llvm::ARMBaseInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is an instruction that moves/copies value from one register to an...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00997">ARMBaseInstrInfo.cpp:997</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ab1ec5f3b915078525275298dc021f58c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdoc">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are lo...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01835">ARMBaseInstrInfo.cpp:1835</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a04416122daee6ebdebae0a2b61dc4423"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a04416122daee6ebdebae0a2b61dc4423">llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01495">ARMBaseInstrInfo.cpp:1495</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a83de3f9ab24662688a50952de742a4dd"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">llvm::ARMBaseInstrInfo::expandLoadStackGuardBase</a></div><div class="ttdeci">void expandLoadStackGuardBase(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04762">ARMBaseInstrInfo.cpp:4762</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6395fc391c48db81db6a83fef912ac07"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6395fc391c48db81db6a83fef912ac07">llvm::ARMBaseInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Returns the size of the specified MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00700">ARMBaseInstrInfo.cpp:700</a></div></div>
<div class="ttc" id="namespacellvm_html_a6b37f55b5ab197bb725692f21204c9bc"><div class="ttname"><a href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">llvm::isJumpTableBranchOpcode</a></div><div class="ttdeci">static bool isJumpTableBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00623">ARMBaseInstrInfo.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7b9224464691cac5c21fb64c140c9957"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7b9224464691cac5c21fb64c140c9957">llvm::ARMBaseInstrInfo::isAddrMode3OpImm</a></div><div class="ttdeci">bool isAddrMode3OpImm(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00567">ARMBaseInstrInfo.cpp:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_af38d3efc162ab4c4fc14f9220c142b91"><div class="ttname"><a href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">llvm::convertAddSubFlagsOpcode</a></div><div class="ttdeci">unsigned convertAddSubFlagsOpcode(unsigned OldOpc)</div><div class="ttdoc">Map pseudo instructions that imply an &amp;#39;S&amp;#39; bit onto real opcodes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02347">ARMBaseInstrInfo.cpp:2347</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaa5ddda958a96efaa216ed58209488481"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaa5ddda958a96efaa216ed58209488481">llvm::TETT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00508">ARMBaseInstrInfo.h:508</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a079add9cf3b7069c79b91a3d8c7c28a3"><div class="ttname"><a href="namespacellvm.html#a079add9cf3b7069c79b91a3d8c7c28a3">llvm::findCMPToFoldIntoCBZ</a></div><div class="ttdeci">MachineInstr * findCMPToFoldIntoCBZ(MachineInstr *Br, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Search backwards from a tBcc to find a tCMPi8 against 0, meaning we can convert them to a tCBZ or tCB...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05386">ARMBaseInstrInfo.cpp:5386</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="namespacellvm_html_a7a773fc6638b01ad5de06ed564abcde4"><div class="ttname"><a href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdoc">emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of instructions to materializea des...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02354">ARMBaseInstrInfo.cpp:2354</a></div></div>
<div class="ttc" id="namespacellvm_html_a50c843da9e4176e8fc4cd669e8b496dc"><div class="ttname"><a href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr &amp;MI, unsigned &amp;PredReg)</div><div class="ttdoc">getInstrPredicate - If instruction is predicated, returns its predicate condition, otherwise returns AL. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02122">ARMBaseInstrInfo.cpp:2122</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_html_a93c284935cf56d611bbd9c16a2bffbb9"><div class="ttname"><a href="namespacellvm.html#a93c284935cf56d611bbd9c16a2bffbb9">llvm::isValidCoprocessorNumber</a></div><div class="ttdeci">static bool isValidCoprocessorNumber(unsigned Num, const FeatureBitset &amp;featureBits)</div><div class="ttdoc">isValidCoprocessorNumber - decide whether an explicit coprocessor number is legal in generic instruct...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00648">ARMBaseInstrInfo.h:648</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_html_aabff304f51525ece8028bf8e9b1c3614"><div class="ttname"><a href="namespacellvm.html#aabff304f51525ece8028bf8e9b1c3614">llvm::ConstantMaterializationCost</a></div><div class="ttdeci">unsigned ConstantMaterializationCost(unsigned Val, const ARMSubtarget *Subtarget, bool ForCodesize=false)</div><div class="ttdoc">Returns the number of instructions required to materialize the given constant in a register...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05417">ARMBaseInstrInfo.cpp:5417</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad0d0b95162803bce3077da0508daa9a7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad0d0b95162803bce3077da0508daa9a7">llvm::ARMBaseInstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const override</div><div class="ttdoc">VFP/NEON execution domains. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04833">ARMBaseInstrInfo.cpp:4833</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ae3b8142ae1da479687097277072cf97d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ae3b8142ae1da479687097277072cf97d">llvm::ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05326">ARMBaseInstrInfo.cpp:5326</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00371">AArch64InstrInfo.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a01e7fb3f9a4a27fef3923283389756c1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a01e7fb3f9a4a27fef3923283389756c1">llvm::ARMBaseInstrInfo::reMaterialize</a></div><div class="ttdeci">void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01689">ARMBaseInstrInfo.cpp:1689</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00352">AArch64InstrInfo.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a4600f410854a2540949d8bfb93c9c348"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">llvm::ARMBaseInstrInfo::getUnindexedOpcode</a></div><div class="ttdeci">virtual unsigned getUnindexedOpcode(unsigned Opc) const =0</div></div>
<div class="ttc" id="namespacellvm_html_abe8df4f8a083c55c90986859a35b43e7"><div class="ttname"><a href="namespacellvm.html#abe8df4f8a083c55c90986859a35b43e7">llvm::rewriteT2FrameIndex</a></div><div class="ttdeci">bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00473">Thumb2InstrInfo.cpp:473</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a47f7f8a180a8ec53b3a5512a035d174e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a47f7f8a180a8ec53b3a5512a035d174e">llvm::ARMBaseInstrInfo::getLDMVariableDefsSize</a></div><div class="ttdeci">unsigned getLDMVariableDefsSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03793">ARMBaseInstrInfo.cpp:3793</a></div></div>
<div class="ttc" id="BlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="namespacellvm_html_ac185ac23ce865ff964fd0999a1bc346d"><div class="ttname"><a href="namespacellvm.html#ac185ac23ce865ff964fd0999a1bc346d">llvm::t1CondCodeOp</a></div><div class="ttdeci">static MachineOperand t1CondCodeOp(bool isDead=false)</div><div class="ttdoc">Get the operand corresponding to the conditional code result for Thumb1. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00480">ARMBaseInstrInfo.h:480</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9c27deca75181d5b0986eb74bc38a1b1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9c27deca75181d5b0986eb74bc38a1b1">llvm::ARMBaseInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00311">ARMBaseInstrInfo.cpp:311</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00450">TargetInstrInfo.h:450</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aec0904aef5bec338f4fea047c49455aa"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aec0904aef5bec338f4fea047c49455aa">llvm::ARMBaseInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineInstr &amp;, unsigned, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05192">ARMBaseInstrInfo.cpp:5192</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_html_a139d94c9f05d52dab00ed111ce058523"><div class="ttname"><a href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">llvm::isPushOpcode</a></div><div class="ttdeci">static bool isPushOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00640">ARMBaseInstrInfo.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a02776b2fa1dd9f5d835e3c3832643e9b"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a02776b2fa1dd9f5d835e3c3832643e9b">llvm::ARMBaseInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00830">ARMBaseInstrInfo.cpp:830</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a54d24a65d052560ecdc9cbd2194a5730"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a54d24a65d052560ecdc9cbd2194a5730">llvm::ARMBaseInstrInfo::getNumLDMAddresses</a></div><div class="ttdeci">unsigned getNumLDMAddresses(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the number of addresses by LDM or VLDM or zero for unknown. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03575">ARMBaseInstrInfo.cpp:3575</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7ead1391feda8ed6ce0a1ba30122340f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7ead1391feda8ed6ce0a1ba30122340f">llvm::ARMBaseInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01439">ARMBaseInstrInfo.cpp:1439</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="namespacellvm_html_ab2016a1d41e8858131d47fdf41414a1d"><div class="ttname"><a href="namespacellvm.html#ab2016a1d41e8858131d47fdf41414a1d">llvm::isLoopStart</a></div><div class="ttdeci">static bool isLoopStart(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00613">ARMBaseInstrInfo.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9e907f70e18fb67696cf3430f77c7149"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9e907f70e18fb67696cf3430f77c7149">llvm::ARMBaseInstrInfo::copyToCPSR</a></div><div class="ttdeci">void copyToCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00788">ARMBaseInstrInfo.cpp:788</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adc8ce01d6b1046fd856de9c663a0871f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adc8ce01d6b1046fd856de9c663a0871f">llvm::ARMBaseInstrInfo::optimizeSelect</a></div><div class="ttdeci">MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr *&gt; &amp;SeenMIs, bool) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02231">ARMBaseInstrInfo.cpp:2231</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a5cd1f16c5f15b23dfbd3f66027fc4dc1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5cd1f16c5f15b23dfbd3f66027fc4dc1">llvm::ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05335">ARMBaseInstrInfo.cpp:5335</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7e82ffc3423eb67eef1e1a43f0b75ce7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">llvm::ARMBaseInstrInfo::ARMBaseInstrInfo</a></div><div class="ttdeci">ARMBaseInstrInfo(const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00109">ARMBaseInstrInfo.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7a4e4e4a8fa157eb9945d44717359bb1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7a4e4e4a8fa157eb9945d44717359bb1">llvm::ARMBaseInstrInfo::duplicate</a></div><div class="ttdeci">MachineInstr &amp; duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01717">ARMBaseInstrInfo.cpp:1717</a></div></div>
<div class="ttc" id="namespacellvm_html_a84c8853f87c6f19f9e75130f6b05d763"><div class="ttname"><a href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">llvm::isPopOpcode</a></div><div class="ttdeci">static bool isPopOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00634">ARMBaseInstrInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a8845a1756d587750a29c60cb382aa4e4"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a8845a1756d587750a29c60cb382aa4e4">llvm::ARMBaseInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdoc">isPredicable - Return true if the specified instruction can be predicated. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00654">ARMBaseInstrInfo.cpp:654</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="namespacellvm_html_a122c7e75b4c26911d3e027c230357c8b"><div class="ttname"><a href="namespacellvm.html#a122c7e75b4c26911d3e027c230357c8b">llvm::HasLowerConstantMaterializationCost</a></div><div class="ttdeci">bool HasLowerConstantMaterializationCost(unsigned Val1, unsigned Val2, const ARMSubtarget *Subtarget, bool ForCodesize=false)</div><div class="ttdoc">Returns true if Val1 has a lower Constant Materialization Cost than Val2. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05448">ARMBaseInstrInfo.cpp:5448</a></div></div>
<div class="ttc" id="namespacellvm_html_ad2c3e98260a6eb6daa3ba1da72a45e05"><div class="ttname"><a href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">llvm::condCodeOp</a></div><div class="ttdeci">static MachineOperand condCodeOp(unsigned CCReg=0)</div><div class="ttdoc">Get the operand corresponding to the conditional code result. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00473">ARMBaseInstrInfo.h:473</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6f0b3068c26928cdc77a4250f73fb34a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6f0b3068c26928cdc77a4250f73fb34a">llvm::ARMBaseInstrInfo::isLDMBaseRegInList</a></div><div class="ttdeci">bool isLDMBaseRegInList(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03783">ARMBaseInstrInfo.cpp:3783</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_afc76a889f289a0e841775d80aa0338ba"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const override</div><div class="ttdoc">Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05271">ARMBaseInstrInfo.cpp:5271</a></div></div>
<div class="ttc" id="namespacellvm_html_a9319edf6358dba177eeb1356563ae053"><div class="ttname"><a href="namespacellvm.html#a9319edf6358dba177eeb1356563ae053">llvm::addPredicatedMveVpredROp</a></div><div class="ttdeci">void addPredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, unsigned Cond, unsigned Inactive)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00824">ARMBaseInstrInfo.cpp:824</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9e5fe767e3d27e618ad4a592d8c57a8e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">llvm::ARMBaseInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04248">ARMBaseInstrInfo.cpp:4248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_aa66305962c0042c0ef4d8f881a282d72"><div class="ttname"><a href="namespacellvm.html#aa66305962c0042c0ef4d8f881a282d72">llvm::VCTPOpcodeToLSTP</a></div><div class="ttdeci">static unsigned VCTPOpcodeToLSTP(unsigned Opcode, bool IsDoLoop)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00581">ARMBaseInstrInfo.h:581</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aba7f60edec8e7b982c598aa278f9420c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const override</div><div class="ttdoc">Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05244">ARMBaseInstrInfo.cpp:5244</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a55e712ae067b39367dd8df27c7fa5b39"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00273">ARMBaseInstrInfo.h:273</a></div></div>
<div class="ttc" id="namespacellvm_html_a2f579047ef7bc054db950296ab1850dc"><div class="ttname"><a href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">llvm::emitThumbRegPlusImmediate</a></div><div class="ttdeci">void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, const TargetInstrInfo &amp;TII, const ARMBaseRegisterInfo &amp;MRI, unsigned MIFlags=0)</div><div class="ttdoc">emitThumbRegPlusImmediate - Emits a series of instructions to materialize a destreg = basereg + immed...</div><div class="ttdef"><b>Definition:</b> <a href="ThumbRegisterInfo_8cpp_source.html#l00186">ThumbRegisterInfo.cpp:186</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a61d975bae0275d3737380e196b484b74"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a61d975bae0275d3737380e196b484b74">llvm::ARMBaseInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdoc">optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a &quot;comparis...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02881">ARMBaseInstrInfo.cpp:2881</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_html_a4f66af023fa40f98af11e396b74792eb"><div class="ttname"><a href="namespacellvm.html#a4f66af023fa40f98af11e396b74792eb">llvm::isVCTP</a></div><div class="ttdeci">static bool isVCTP(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00599">ARMBaseInstrInfo.h:599</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adf279a75270e2561fb5ce6d4128ad4f4"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adf279a75270e2561fb5ce6d4128ad4f4">llvm::ARMBaseInstrInfo::isSwiftFastImmShift</a></div><div class="ttdeci">bool isSwiftFastImmShift(const MachineInstr *MI) const</div><div class="ttdoc">Returns true if the instruction has a shift by immediate that can be executed in one cycle less...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05230">ARMBaseInstrInfo.cpp:5230</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a53408c95a7bfb5443b43fb2134c3eb23"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">llvm::DenseMapBase::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">Return 1 if the specified key is in the map, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00145">DenseMap.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_acbf7b5fa8848e1abd4a6c991cd6da64f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acbf7b5fa8848e1abd4a6c991cd6da64f">llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01252">ARMBaseInstrInfo.cpp:1252</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a58232ab068af02447fe7ed4d8bc04bd5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a58232ab068af02447fe7ed4d8bc04bd5">llvm::ARMBaseInstrInfo::isAddrMode3OpMinusReg</a></div><div class="ttdeci">bool isAddrMode3OpMinusReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00575">ARMBaseInstrInfo.cpp:575</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_acf6de9364e750aa1c6f072cf746e26be"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acf6de9364e750aa1c6f072cf746e26be">llvm::ARMBaseInstrInfo::copyFromCPSR</a></div><div class="ttdeci">void copyFromCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned DestReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00768">ARMBaseInstrInfo.cpp:768</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a624af1a09f6ec191f88dfd2b26c3e54a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00134">ARMBaseInstrInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_afe08501833a78c86e99338e6fef0137c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#afe08501833a78c86e99338e6fef0137c">llvm::ARMBaseInstrInfo::shouldSink</a></div><div class="ttdeci">bool shouldSink(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03161">ARMBaseInstrInfo.cpp:3161</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aead1976618a69142c927e6abe9b307f5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">llvm::ARMBaseInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const ARMBaseRegisterInfo &amp; getRegisterInfo() const =0</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7d6b50586c6d9ae77f7294920382c365"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7d6b50586c6d9ae77f7294920382c365">llvm::ARMBaseInstrInfo::isLdstScaledReg</a></div><div class="ttdeci">bool isLdstScaledReg(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00587">ARMBaseInstrInfo.cpp:587</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a91b025b08707893bd71784e373d78e6d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a91b025b08707893bd71784e373d78e6d">llvm::ARMBaseInstrInfo::isAddImmediate</a></div><div class="ttdeci">Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l05348">ARMBaseInstrInfo.cpp:5348</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21a"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21a">llvm::VPTMaskValue</a></div><div class="ttdeci">VPTMaskValue</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00494">ARMBaseInstrInfo.h:494</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a5a480d1fb65446ff93ffc9f140e213ab"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5a480d1fb65446ff93ffc9f140e213ab">llvm::ARMBaseInstrInfo::produceSameValue</a></div><div class="ttdeci">bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01741">ARMBaseInstrInfo.cpp:1741</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">llvm::TE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00497">ARMBaseInstrInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a4a56aca1de4d2a1803737110206c47eb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a4a56aca1de4d2a1803737110206c47eb">llvm::ARMBaseInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00141">ARMBaseInstrInfo.cpp:141</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa5b818af7be51c69c8b4fee1dbd1046fa"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa5b818af7be51c69c8b4fee1dbd1046fa">llvm::TTET</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00505">ARMBaseInstrInfo.h:505</a></div></div>
<div class="ttc" id="MCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3ef446a11654fd9a45853aa1efd29d72"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3ef446a11654fd9a45853aa1efd29d72">llvm::ARMBaseInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01202">ARMBaseInstrInfo.cpp:1202</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
