Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 06:01:02 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_419_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 ModCount101_instance/count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No29_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.274ns (8.288%)  route 3.032ns (91.712%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 6.968 - 4.000 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.699ns (routing 1.576ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.429ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=33004, routed)       2.699     3.650    ModCount101_instance/clk
    SLR Crossing[1->0]   
    SLICE_X138Y197       FDCE                                         r  ModCount101_instance/count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.729 r  ModCount101_instance/count_reg[1]_rep__5/Q
                         net (fo=136, routed)         2.095     5.824    ModCount101_instance/Y_reg[29]_4
    SLICE_X119Y135       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.923 r  ModCount101_instance/Y[2]_i_2__7/O
                         net (fo=1, routed)           0.887     6.810    ModCount101_instance/Y[2]_i_2__7_n_0
    SLICE_X125Y154       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.906 r  ModCount101_instance/Y[2]_i_1__6/O
                         net (fo=1, routed)           0.050     6.956    Delay1No29_instance/Y_reg[33]_1[2]
    SLICE_X125Y154       FDCE                                         r  Delay1No29_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=33004, routed)       2.308     6.968    Delay1No29_instance/clk
    SLR Crossing[1->0]   
    SLICE_X125Y154       FDCE                                         r  Delay1No29_instance/Y_reg[2]/C
                         clock pessimism              0.438     7.406    
                         clock uncertainty           -0.035     7.370    
    SLICE_X125Y154       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.395    Delay1No29_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  0.440    




