INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.srcs/sources_1/new/lab3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/UET Courses/4th semester/Digital Design/Lab/Lab 3/lab3/lab3.srcs/sources_1/new/lab3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_tb
