<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.11.04.12:40:37"
 outputDirectory="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP2C35F672C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_50" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sdram_controller" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sdram_controller_addr"
       direction="output"
       role="addr"
       width="12" />
   <port name="sdram_controller_ba" direction="output" role="ba" width="2" />
   <port
       name="sdram_controller_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port name="sdram_controller_cke" direction="output" role="cke" width="1" />
   <port name="sdram_controller_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_controller_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_controller_dqm" direction="output" role="dqm" width="2" />
   <port
       name="sdram_controller_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port name="sdram_controller_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="pio_in_sw" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_in_sw_export" direction="input" role="export" width="18" />
  </interface>
  <interface name="pio_in_key_edge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_in_key_edge_export"
       direction="input"
       role="export"
       width="3" />
  </interface>
  <interface name="pio_in_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_in_ext_export" direction="input" role="export" width="8" />
  </interface>
  <interface name="pio_out_red" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_out_red_export" direction="output" role="export" width="18" />
  </interface>
  <interface name="pio_out_green" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_out_green_export"
       direction="output"
       role="export"
       width="9" />
  </interface>
  <interface name="pio_out_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_out_ext_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="pio_en_mux" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_en_mux_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="pio_direc" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_direc_export" direction="output" role="export" width="4" />
  </interface>
  <interface name="pio_direc_ram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_direc_ram_export"
       direction="output"
       role="export"
       width="6" />
  </interface>
  <interface name="pio_wr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_wr_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="pio_sel_salida" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_sel_salida_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="pio_datos" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_datos_export" direction="output" role="export" width="32" />
  </interface>
  <interface name="pio_compara_int_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_compara_int_0_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pio_compara_int_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_compara_int_1_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pio_compara_int_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_compara_int_2_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pio_compara_int_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_compara_int_3_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pio_compara_int_4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_compara_int_4_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pio_captura_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_captura_0_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_captura_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_captura_1_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_captura_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_captura_2_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_captura_3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_captura_3_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_captura_4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_captura_4_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_in_32" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_in_32_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="lcd" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lcd_RS" direction="output" role="RS" width="1" />
   <port name="lcd_RW" direction="output" role="RW" width="1" />
   <port name="lcd_data" direction="bidir" role="data" width="8" />
   <port name="lcd_E" direction="output" role="E" width="1" />
  </interface>
  <interface name="dm9000a" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="dm9000a_iOSC_50" direction="input" role="iOSC_50" width="1" />
   <port
       name="dm9000a_ENET_DATA"
       direction="bidir"
       role="ENET_DATA"
       width="16" />
   <port name="dm9000a_ENET_CMD" direction="output" role="ENET_CMD" width="1" />
   <port
       name="dm9000a_ENET_RD_N"
       direction="output"
       role="ENET_RD_N"
       width="1" />
   <port
       name="dm9000a_ENET_WR_N"
       direction="output"
       role="ENET_WR_N"
       width="1" />
   <port
       name="dm9000a_ENET_CS_N"
       direction="output"
       role="ENET_CS_N"
       width="1" />
   <port
       name="dm9000a_ENET_RST_N"
       direction="output"
       role="ENET_RST_N"
       width="1" />
   <port name="dm9000a_ENET_CLK" direction="output" role="ENET_CLK" width="1" />
   <port name="dm9000a_ENET_INT" direction="input" role="ENET_INT" width="1" />
  </interface>
  <interface name="pio_async_reset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_async_reset_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="clock_100" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_100_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram_clock" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clock_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="NIOSIImicro:1.0:AUTO_CLK_50_CLOCK_DOMAIN=-1,AUTO_CLK_50_CLOCK_RATE=-1,AUTO_CLK_50_RESET_DOMAIN=-1,AUTO_DEVICE=EP2C35F672C6,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1415101208,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=16779296,breakOffset=32,breakSlave=cpu.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;pio_datos.s1&apos; start=&apos;0x1001000&apos; end=&apos;0x1001020&apos; /&gt;&lt;slave name=&apos;pio_sel_salida.s1&apos; start=&apos;0x1001020&apos; end=&apos;0x1001040&apos; /&gt;&lt;slave name=&apos;pio_wr.s1&apos; start=&apos;0x1001040&apos; end=&apos;0x1001060&apos; /&gt;&lt;slave name=&apos;pio_direc_ram.s1&apos; start=&apos;0x1001060&apos; end=&apos;0x1001080&apos; /&gt;&lt;slave name=&apos;pio_direc.s1&apos; start=&apos;0x1001080&apos; end=&apos;0x10010A0&apos; /&gt;&lt;slave name=&apos;pio_en_mux.s1&apos; start=&apos;0x10010A0&apos; end=&apos;0x10010C0&apos; /&gt;&lt;slave name=&apos;pio_async_reset.s1&apos; start=&apos;0x10010C0&apos; end=&apos;0x10010E0&apos; /&gt;&lt;slave name=&apos;pio_out_ext.s1&apos; start=&apos;0x10010E0&apos; end=&apos;0x1001100&apos; /&gt;&lt;slave name=&apos;pio_out_green.s1&apos; start=&apos;0x1001100&apos; end=&apos;0x1001120&apos; /&gt;&lt;slave name=&apos;pio_out_red.s1&apos; start=&apos;0x1001120&apos; end=&apos;0x1001140&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x1001140&apos; end=&apos;0x1001160&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1001160&apos; end=&apos;0x1001180&apos; /&gt;&lt;slave name=&apos;lcd.control_slave&apos; start=&apos;0x1001180&apos; end=&apos;0x1001190&apos; /&gt;&lt;slave name=&apos;pio_in_32.s1&apos; start=&apos;0x1001190&apos; end=&apos;0x10011A0&apos; /&gt;&lt;slave name=&apos;pio_captura_4.s1&apos; start=&apos;0x10011A0&apos; end=&apos;0x10011B0&apos; /&gt;&lt;slave name=&apos;pio_captura_3.s1&apos; start=&apos;0x10011B0&apos; end=&apos;0x10011C0&apos; /&gt;&lt;slave name=&apos;pio_captura_2.s1&apos; start=&apos;0x10011C0&apos; end=&apos;0x10011D0&apos; /&gt;&lt;slave name=&apos;pio_captura_1.s1&apos; start=&apos;0x10011D0&apos; end=&apos;0x10011E0&apos; /&gt;&lt;slave name=&apos;pio_captura_0.s1&apos; start=&apos;0x10011E0&apos; end=&apos;0x10011F0&apos; /&gt;&lt;slave name=&apos;pio_compara_int_4.s1&apos; start=&apos;0x10011F0&apos; end=&apos;0x1001200&apos; /&gt;&lt;slave name=&apos;pio_compara_int_3.s1&apos; start=&apos;0x1001200&apos; end=&apos;0x1001210&apos; /&gt;&lt;slave name=&apos;pio_compara_int_2.s1&apos; start=&apos;0x1001210&apos; end=&apos;0x1001220&apos; /&gt;&lt;slave name=&apos;pio_compara_int_1.s1&apos; start=&apos;0x1001220&apos; end=&apos;0x1001230&apos; /&gt;&lt;slave name=&apos;pio_compara_int_0.s1&apos; start=&apos;0x1001230&apos; end=&apos;0x1001240&apos; /&gt;&lt;slave name=&apos;pio_in_ext.s1&apos; start=&apos;0x1001240&apos; end=&apos;0x1001250&apos; /&gt;&lt;slave name=&apos;pio_in_key_edge.s1&apos; start=&apos;0x1001250&apos; end=&apos;0x1001260&apos; /&gt;&lt;slave name=&apos;pio_in_sw.s1&apos; start=&apos;0x1001260&apos; end=&apos;0x1001270&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x1001270&apos; end=&apos;0x1001280&apos; /&gt;&lt;slave name=&apos;DM9000A.avalon_slave_0&apos; start=&apos;0x1001288&apos; end=&apos;0x1001290&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;slave name=&apos;uart.avalon_jtag_slave&apos; start=&apos;0x1001298&apos; end=&apos;0x10012A0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=4,dcache_lineSize_derived=4,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=8388640,exceptionOffset=32,exceptionSlave=sdram.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=65535,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=8388608,resetOffset=0,resetSlave=sdram.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altpll:13.0:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=1,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=-3000,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -3000 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 50.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 -3.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 50.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1410946789516913.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT=)(altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=22,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=NIOSIImicro_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608)(altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=4999,mult=0,period=100,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=10000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0)(altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=9)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=6)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_lcd_16207:13.0.1.99.2:)(altera_avalon_sysid_qsys:13.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=305419896,timestamp=1415101208)(dm9000a:1.0.1:AUTO_CLK_CLOCK_RATE=50000000)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(interrupt:13.0:irqNumber=14)(interrupt:13.0:irqNumber=13)(interrupt:13.0:irqNumber=4)(interrupt:13.0:irqNumber=2)(interrupt:13.0:irqNumber=0)(interrupt:13.0:irqNumber=1)(interrupt:13.0:irqNumber=5)(interrupt:13.0:irqNumber=11)(interrupt:13.0:irqNumber=7)(interrupt:13.0:irqNumber=8)(interrupt:13.0:irqNumber=9)(interrupt:13.0:irqNumber=10)(interrupt:13.0:irqNumber=3)(interrupt:13.0:irqNumber=12)(interrupt:13.0:irqNumber=15)(interrupt:13.0:irqNumber=6)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01000800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001270,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001298,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001160,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001140,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001260,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001250,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001240,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001120,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001100,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010010e0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010010c0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010010a0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001080,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001060,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001040,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001020,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001230,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001220,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001210,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001200,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011f0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011e0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011d0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011c0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011b0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x010011a0,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001190,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001180,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001290,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001288,defaultConnection=false)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01000800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x01001290,defaultConnection=false)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)"
   instancePathKey="NIOSIImicro"
   kind="NIOSIImicro"
   version="1.0"
   name="NIOSIImicro">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_GENERATION_ID" value="1415101208" />
  <parameter name="AUTO_CLK_50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_50_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/NIOSIImicro.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_timer_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_sw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_key_edge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_red.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_green.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_en_mux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_direc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_direc_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_datos.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_compara_int_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_lcd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_system_id.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/DM9000A_IF.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/Pablo/PFC/NIOSIImicro.qsys" attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/altera_avalon_lcd_16207_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file path="C:/Users/Pablo/PFC/ip/DM9000A/DM9000A_IF_hw.tcl" attributes="" />
   <file path="C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v" attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 0 starting:NIOSIImicro "NIOSIImicro"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>69</b> modules, <b>223</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_jtag_debug_module_translator.avalon_anti_slave_0 and cpu.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces system_id_control_slave_translator.avalon_anti_slave_0 and system_id.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pll_pll_slave_translator.avalon_anti_slave_0 and pll.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_1_s1_translator.avalon_anti_slave_0 and timer_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_in_sw_s1_translator.avalon_anti_slave_0 and pio_in_sw.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_in_key_edge_s1_translator.avalon_anti_slave_0 and pio_in_key_edge.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_in_ext_s1_translator.avalon_anti_slave_0 and pio_in_ext.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_out_red_s1_translator.avalon_anti_slave_0 and pio_out_red.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_out_green_s1_translator.avalon_anti_slave_0 and pio_out_green.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_out_ext_s1_translator.avalon_anti_slave_0 and pio_out_ext.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_async_reset_s1_translator.avalon_anti_slave_0 and pio_async_reset.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_en_mux_s1_translator.avalon_anti_slave_0 and pio_en_mux.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_direc_s1_translator.avalon_anti_slave_0 and pio_direc.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_direc_ram_s1_translator.avalon_anti_slave_0 and pio_direc_ram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_wr_s1_translator.avalon_anti_slave_0 and pio_wr.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_sel_salida_s1_translator.avalon_anti_slave_0 and pio_sel_salida.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_datos_s1_translator.avalon_anti_slave_0 and pio_datos.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_compara_int_0_s1_translator.avalon_anti_slave_0 and pio_compara_int_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_compara_int_1_s1_translator.avalon_anti_slave_0 and pio_compara_int_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_compara_int_2_s1_translator.avalon_anti_slave_0 and pio_compara_int_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_compara_int_3_s1_translator.avalon_anti_slave_0 and pio_compara_int_3.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_compara_int_4_s1_translator.avalon_anti_slave_0 and pio_compara_int_4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_captura_0_s1_translator.avalon_anti_slave_0 and pio_captura_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_captura_1_s1_translator.avalon_anti_slave_0 and pio_captura_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_captura_2_s1_translator.avalon_anti_slave_0 and pio_captura_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_captura_3_s1_translator.avalon_anti_slave_0 and pio_captura_3.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_captura_4_s1_translator.avalon_anti_slave_0 and pio_captura_4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_in_32_s1_translator.avalon_anti_slave_0 and pio_in_32.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces lcd_control_slave_translator.avalon_anti_slave_0 and lcd.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DM9000A_avalon_slave_0_translator.avalon_anti_slave_0 and DM9000A.avalon_slave_0</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>140</b> modules, <b>603</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>175</b> modules, <b>708</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>176</b> modules, <b>712</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>177</b> modules, <b>715</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>179</b> modules, <b>719</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>248</b> modules, <b>861</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>250</b> modules, <b>867</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Info"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>252</b> modules, <b>877</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>252</b> modules, <b>878</b> connections]]></message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>252</b> modules, <b>878</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>253</b> modules, <b>881</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/NIOSIImicro_cpu</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altpll</b> "<b>submodules/NIOSIImicro_pll</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/NIOSIImicro_sdram</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/NIOSIImicro_uart</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/NIOSIImicro_timer_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/NIOSIImicro_timer_1</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_in_sw</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_in_key_edge</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_in_ext</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_out_red</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_out_green</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_out_ext</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_en_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_direc</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_direc_ram</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_en_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_direc</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_datos</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_in_32</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_lcd_16207</b> "<b>submodules/NIOSIImicro_lcd</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/NIOSIImicro_system_id</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>dm9000a</b> "<b>submodules/DM9000A_IF</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NIOSIImicro_pio_en_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_addr_router</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NIOSIImicro_id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOSIImicro_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOSIImicro_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOSIImicro_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NIOSIImicro_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro"><![CDATA["<b>NIOSIImicro</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/NIOSIImicro_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 221 starting:altera_nios2_qsys "submodules/NIOSIImicro_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'NIOSIImicro_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOSIImicro_cpu --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0002_cpu_gen//NIOSIImicro_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:19 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:19 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:20 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:20 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:24 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:27 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:28 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'NIOSIImicro_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 220 starting:altpll "submodules/NIOSIImicro_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0003_sopcgen/NIOSIImicro_pll.v --source=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0003_sopcgen/NIOSIImicro_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.192s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 219 starting:altera_avalon_new_sdram_controller "submodules/NIOSIImicro_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NIOSIImicro_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSIImicro_sdram --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0005_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0005_sdram_gen//NIOSIImicro_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NIOSIImicro_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 218 starting:altera_avalon_jtag_uart "submodules/NIOSIImicro_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'NIOSIImicro_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSIImicro_uart --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0006_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0006_uart_gen//NIOSIImicro_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'NIOSIImicro_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>uart</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 217 starting:altera_avalon_timer "submodules/NIOSIImicro_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'NIOSIImicro_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0007_timer_0_gen//NIOSIImicro_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'NIOSIImicro_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 216 starting:altera_avalon_timer "submodules/NIOSIImicro_timer_1"</message>
   <message level="Info" culprit="timer_1">Starting RTL generation for module 'NIOSIImicro_timer_1'</message>
   <message level="Info" culprit="timer_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_1 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0008_timer_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0008_timer_1_gen//NIOSIImicro_timer_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1">Done RTL generation for module 'NIOSIImicro_timer_1'</message>
   <message level="Info" culprit="timer_1"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 215 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_sw"</message>
   <message level="Info" culprit="pio_in_sw">Starting RTL generation for module 'NIOSIImicro_pio_in_sw'</message>
   <message level="Info" culprit="pio_in_sw">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_sw --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0009_pio_in_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0009_pio_in_sw_gen//NIOSIImicro_pio_in_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_sw">Done RTL generation for module 'NIOSIImicro_pio_in_sw'</message>
   <message level="Info" culprit="pio_in_sw"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_sw</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 214 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_key_edge"</message>
   <message level="Info" culprit="pio_in_key_edge">Starting RTL generation for module 'NIOSIImicro_pio_in_key_edge'</message>
   <message level="Info" culprit="pio_in_key_edge">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_key_edge --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0010_pio_in_key_edge_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0010_pio_in_key_edge_gen//NIOSIImicro_pio_in_key_edge_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_key_edge">Done RTL generation for module 'NIOSIImicro_pio_in_key_edge'</message>
   <message level="Info" culprit="pio_in_key_edge"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_key_edge</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 213 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_ext"</message>
   <message level="Info" culprit="pio_in_ext">Starting RTL generation for module 'NIOSIImicro_pio_in_ext'</message>
   <message level="Info" culprit="pio_in_ext">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0011_pio_in_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0011_pio_in_ext_gen//NIOSIImicro_pio_in_ext_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_ext">Done RTL generation for module 'NIOSIImicro_pio_in_ext'</message>
   <message level="Info" culprit="pio_in_ext"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_ext</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 212 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_red"</message>
   <message level="Info" culprit="pio_out_red">Starting RTL generation for module 'NIOSIImicro_pio_out_red'</message>
   <message level="Info" culprit="pio_out_red">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_red --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0012_pio_out_red_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0012_pio_out_red_gen//NIOSIImicro_pio_out_red_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_red">Done RTL generation for module 'NIOSIImicro_pio_out_red'</message>
   <message level="Info" culprit="pio_out_red"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_red</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 211 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_green"</message>
   <message level="Info" culprit="pio_out_green">Starting RTL generation for module 'NIOSIImicro_pio_out_green'</message>
   <message level="Info" culprit="pio_out_green">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_green --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0013_pio_out_green_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0013_pio_out_green_gen//NIOSIImicro_pio_out_green_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_green">Done RTL generation for module 'NIOSIImicro_pio_out_green'</message>
   <message level="Info" culprit="pio_out_green"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_green</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 210 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_ext"</message>
   <message level="Info" culprit="pio_out_ext">Starting RTL generation for module 'NIOSIImicro_pio_out_ext'</message>
   <message level="Info" culprit="pio_out_ext">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0014_pio_out_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0014_pio_out_ext_gen//NIOSIImicro_pio_out_ext_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_ext">Done RTL generation for module 'NIOSIImicro_pio_out_ext'</message>
   <message level="Info" culprit="pio_out_ext"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_ext</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 209 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_en_mux"</message>
   <message level="Info" culprit="pio_en_mux">Starting RTL generation for module 'NIOSIImicro_pio_en_mux'</message>
   <message level="Info" culprit="pio_en_mux">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_en_mux --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0015_pio_en_mux_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0015_pio_en_mux_gen//NIOSIImicro_pio_en_mux_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_en_mux">Done RTL generation for module 'NIOSIImicro_pio_en_mux'</message>
   <message level="Info" culprit="pio_en_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_en_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 208 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_direc"</message>
   <message level="Info" culprit="pio_direc">Starting RTL generation for module 'NIOSIImicro_pio_direc'</message>
   <message level="Info" culprit="pio_direc">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0016_pio_direc_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0016_pio_direc_gen//NIOSIImicro_pio_direc_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_direc">Done RTL generation for module 'NIOSIImicro_pio_direc'</message>
   <message level="Info" culprit="pio_direc"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_direc</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 207 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_direc_ram"</message>
   <message level="Info" culprit="pio_direc_ram">Starting RTL generation for module 'NIOSIImicro_pio_direc_ram'</message>
   <message level="Info" culprit="pio_direc_ram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc_ram --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0017_pio_direc_ram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0017_pio_direc_ram_gen//NIOSIImicro_pio_direc_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_direc_ram">Done RTL generation for module 'NIOSIImicro_pio_direc_ram'</message>
   <message level="Info" culprit="pio_direc_ram"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_direc_ram</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 204 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_datos"</message>
   <message level="Info" culprit="pio_datos">Starting RTL generation for module 'NIOSIImicro_pio_datos'</message>
   <message level="Info" culprit="pio_datos">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_datos --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0018_pio_datos_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0018_pio_datos_gen//NIOSIImicro_pio_datos_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_datos">Done RTL generation for module 'NIOSIImicro_pio_datos'</message>
   <message level="Info" culprit="pio_datos"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_datos</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 203 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_compara_int_0"</message>
   <message level="Info" culprit="pio_compara_int_0">Starting RTL generation for module 'NIOSIImicro_pio_compara_int_0'</message>
   <message level="Info" culprit="pio_compara_int_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_compara_int_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0019_pio_compara_int_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0019_pio_compara_int_0_gen//NIOSIImicro_pio_compara_int_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_compara_int_0">Done RTL generation for module 'NIOSIImicro_pio_compara_int_0'</message>
   <message level="Info" culprit="pio_compara_int_0"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_compara_int_0</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 193 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_32"</message>
   <message level="Info" culprit="pio_in_32">Starting RTL generation for module 'NIOSIImicro_pio_in_32'</message>
   <message level="Info" culprit="pio_in_32">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_32 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0020_pio_in_32_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0020_pio_in_32_gen//NIOSIImicro_pio_in_32_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_32">Done RTL generation for module 'NIOSIImicro_pio_in_32'</message>
   <message level="Info" culprit="pio_in_32"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_32</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 192 starting:altera_avalon_lcd_16207 "submodules/NIOSIImicro_lcd"</message>
   <message level="Info" culprit="lcd">Starting RTL generation for module 'NIOSIImicro_lcd'</message>
   <message level="Info" culprit="lcd">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=NIOSIImicro_lcd --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0021_lcd_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0021_lcd_gen//NIOSIImicro_lcd_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="lcd">Done RTL generation for module 'NIOSIImicro_lcd'</message>
   <message level="Info" culprit="lcd"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_lcd_16207</b> "<b>lcd</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 191 starting:altera_avalon_sysid_qsys "submodules/NIOSIImicro_system_id"</message>
   <message level="Info" culprit="system_id"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>system_id</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 190 starting:dm9000a "submodules/DM9000A_IF"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v --source=C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.625s</message>
   <message level="Info" culprit="DM9000A"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>dm9000a</b> "<b>DM9000A</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 188 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_instruction_master_translator"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 186 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_jtag_debug_module_translator"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 151 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 150 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 83 starting:altera_merlin_router "submodules/NIOSIImicro_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 82 starting:altera_merlin_router "submodules/NIOSIImicro_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 81 starting:altera_merlin_router "submodules/NIOSIImicro_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 80 starting:altera_merlin_router "submodules/NIOSIImicro_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 78 starting:altera_merlin_router "submodules/NIOSIImicro_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 48 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 47 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 46 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 44 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 43 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 42 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 39 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 36 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_rsp_xbar_demux_003"</message>
   <message level="Info" culprit="rsp_xbar_demux_003"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 6 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 5 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="NIOSIImicro">queue size: 0 starting:altera_irq_mapper "submodules/NIOSIImicro_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=16779296,breakOffset=32,breakSlave=cpu.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=25,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;pio_datos.s1&apos; start=&apos;0x1001000&apos; end=&apos;0x1001020&apos; /&gt;&lt;slave name=&apos;pio_sel_salida.s1&apos; start=&apos;0x1001020&apos; end=&apos;0x1001040&apos; /&gt;&lt;slave name=&apos;pio_wr.s1&apos; start=&apos;0x1001040&apos; end=&apos;0x1001060&apos; /&gt;&lt;slave name=&apos;pio_direc_ram.s1&apos; start=&apos;0x1001060&apos; end=&apos;0x1001080&apos; /&gt;&lt;slave name=&apos;pio_direc.s1&apos; start=&apos;0x1001080&apos; end=&apos;0x10010A0&apos; /&gt;&lt;slave name=&apos;pio_en_mux.s1&apos; start=&apos;0x10010A0&apos; end=&apos;0x10010C0&apos; /&gt;&lt;slave name=&apos;pio_async_reset.s1&apos; start=&apos;0x10010C0&apos; end=&apos;0x10010E0&apos; /&gt;&lt;slave name=&apos;pio_out_ext.s1&apos; start=&apos;0x10010E0&apos; end=&apos;0x1001100&apos; /&gt;&lt;slave name=&apos;pio_out_green.s1&apos; start=&apos;0x1001100&apos; end=&apos;0x1001120&apos; /&gt;&lt;slave name=&apos;pio_out_red.s1&apos; start=&apos;0x1001120&apos; end=&apos;0x1001140&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x1001140&apos; end=&apos;0x1001160&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1001160&apos; end=&apos;0x1001180&apos; /&gt;&lt;slave name=&apos;lcd.control_slave&apos; start=&apos;0x1001180&apos; end=&apos;0x1001190&apos; /&gt;&lt;slave name=&apos;pio_in_32.s1&apos; start=&apos;0x1001190&apos; end=&apos;0x10011A0&apos; /&gt;&lt;slave name=&apos;pio_captura_4.s1&apos; start=&apos;0x10011A0&apos; end=&apos;0x10011B0&apos; /&gt;&lt;slave name=&apos;pio_captura_3.s1&apos; start=&apos;0x10011B0&apos; end=&apos;0x10011C0&apos; /&gt;&lt;slave name=&apos;pio_captura_2.s1&apos; start=&apos;0x10011C0&apos; end=&apos;0x10011D0&apos; /&gt;&lt;slave name=&apos;pio_captura_1.s1&apos; start=&apos;0x10011D0&apos; end=&apos;0x10011E0&apos; /&gt;&lt;slave name=&apos;pio_captura_0.s1&apos; start=&apos;0x10011E0&apos; end=&apos;0x10011F0&apos; /&gt;&lt;slave name=&apos;pio_compara_int_4.s1&apos; start=&apos;0x10011F0&apos; end=&apos;0x1001200&apos; /&gt;&lt;slave name=&apos;pio_compara_int_3.s1&apos; start=&apos;0x1001200&apos; end=&apos;0x1001210&apos; /&gt;&lt;slave name=&apos;pio_compara_int_2.s1&apos; start=&apos;0x1001210&apos; end=&apos;0x1001220&apos; /&gt;&lt;slave name=&apos;pio_compara_int_1.s1&apos; start=&apos;0x1001220&apos; end=&apos;0x1001230&apos; /&gt;&lt;slave name=&apos;pio_compara_int_0.s1&apos; start=&apos;0x1001230&apos; end=&apos;0x1001240&apos; /&gt;&lt;slave name=&apos;pio_in_ext.s1&apos; start=&apos;0x1001240&apos; end=&apos;0x1001250&apos; /&gt;&lt;slave name=&apos;pio_in_key_edge.s1&apos; start=&apos;0x1001250&apos; end=&apos;0x1001260&apos; /&gt;&lt;slave name=&apos;pio_in_sw.s1&apos; start=&apos;0x1001260&apos; end=&apos;0x1001270&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x1001270&apos; end=&apos;0x1001280&apos; /&gt;&lt;slave name=&apos;DM9000A.avalon_slave_0&apos; start=&apos;0x1001288&apos; end=&apos;0x1001290&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;slave name=&apos;uart.avalon_jtag_slave&apos; start=&apos;0x1001298&apos; end=&apos;0x10012A0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=4,dcache_lineSize_derived=4,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=8388640,exceptionOffset=32,exceptionSlave=sdram.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=25,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=65535,is_hardcopy_compatible=false,manuallyAssignCpuID=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=8388608,resetOffset=0,resetSlave=sdram.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="NIOSIImicro:.:cpu"
   kind="altera_nios2_qsys"
   version="13.0"
   name="NIOSIImicro_cpu">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="65535" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="cpu.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;pio_datos.s1&apos; start=&apos;0x1001000&apos; end=&apos;0x1001020&apos; /&gt;&lt;slave name=&apos;pio_sel_salida.s1&apos; start=&apos;0x1001020&apos; end=&apos;0x1001040&apos; /&gt;&lt;slave name=&apos;pio_wr.s1&apos; start=&apos;0x1001040&apos; end=&apos;0x1001060&apos; /&gt;&lt;slave name=&apos;pio_direc_ram.s1&apos; start=&apos;0x1001060&apos; end=&apos;0x1001080&apos; /&gt;&lt;slave name=&apos;pio_direc.s1&apos; start=&apos;0x1001080&apos; end=&apos;0x10010A0&apos; /&gt;&lt;slave name=&apos;pio_en_mux.s1&apos; start=&apos;0x10010A0&apos; end=&apos;0x10010C0&apos; /&gt;&lt;slave name=&apos;pio_async_reset.s1&apos; start=&apos;0x10010C0&apos; end=&apos;0x10010E0&apos; /&gt;&lt;slave name=&apos;pio_out_ext.s1&apos; start=&apos;0x10010E0&apos; end=&apos;0x1001100&apos; /&gt;&lt;slave name=&apos;pio_out_green.s1&apos; start=&apos;0x1001100&apos; end=&apos;0x1001120&apos; /&gt;&lt;slave name=&apos;pio_out_red.s1&apos; start=&apos;0x1001120&apos; end=&apos;0x1001140&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x1001140&apos; end=&apos;0x1001160&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x1001160&apos; end=&apos;0x1001180&apos; /&gt;&lt;slave name=&apos;lcd.control_slave&apos; start=&apos;0x1001180&apos; end=&apos;0x1001190&apos; /&gt;&lt;slave name=&apos;pio_in_32.s1&apos; start=&apos;0x1001190&apos; end=&apos;0x10011A0&apos; /&gt;&lt;slave name=&apos;pio_captura_4.s1&apos; start=&apos;0x10011A0&apos; end=&apos;0x10011B0&apos; /&gt;&lt;slave name=&apos;pio_captura_3.s1&apos; start=&apos;0x10011B0&apos; end=&apos;0x10011C0&apos; /&gt;&lt;slave name=&apos;pio_captura_2.s1&apos; start=&apos;0x10011C0&apos; end=&apos;0x10011D0&apos; /&gt;&lt;slave name=&apos;pio_captura_1.s1&apos; start=&apos;0x10011D0&apos; end=&apos;0x10011E0&apos; /&gt;&lt;slave name=&apos;pio_captura_0.s1&apos; start=&apos;0x10011E0&apos; end=&apos;0x10011F0&apos; /&gt;&lt;slave name=&apos;pio_compara_int_4.s1&apos; start=&apos;0x10011F0&apos; end=&apos;0x1001200&apos; /&gt;&lt;slave name=&apos;pio_compara_int_3.s1&apos; start=&apos;0x1001200&apos; end=&apos;0x1001210&apos; /&gt;&lt;slave name=&apos;pio_compara_int_2.s1&apos; start=&apos;0x1001210&apos; end=&apos;0x1001220&apos; /&gt;&lt;slave name=&apos;pio_compara_int_1.s1&apos; start=&apos;0x1001220&apos; end=&apos;0x1001230&apos; /&gt;&lt;slave name=&apos;pio_compara_int_0.s1&apos; start=&apos;0x1001230&apos; end=&apos;0x1001240&apos; /&gt;&lt;slave name=&apos;pio_in_ext.s1&apos; start=&apos;0x1001240&apos; end=&apos;0x1001250&apos; /&gt;&lt;slave name=&apos;pio_in_key_edge.s1&apos; start=&apos;0x1001250&apos; end=&apos;0x1001260&apos; /&gt;&lt;slave name=&apos;pio_in_sw.s1&apos; start=&apos;0x1001260&apos; end=&apos;0x1001270&apos; /&gt;&lt;slave name=&apos;pll.pll_slave&apos; start=&apos;0x1001270&apos; end=&apos;0x1001280&apos; /&gt;&lt;slave name=&apos;DM9000A.avalon_slave_0&apos; start=&apos;0x1001288&apos; end=&apos;0x1001290&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;slave name=&apos;uart.avalon_jtag_slave&apos; start=&apos;0x1001298&apos; end=&apos;0x10012A0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="4" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="8388640" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="4" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; /&gt;&lt;slave name=&apos;cpu.jtag_debug_module&apos; start=&apos;0x1000800&apos; end=&apos;0x1001000&apos; /&gt;&lt;slave name=&apos;system_id.control_slave&apos; start=&apos;0x1001290&apos; end=&apos;0x1001298&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="8388608" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="16779296" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="cpu" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 221 starting:altera_nios2_qsys "submodules/NIOSIImicro_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'NIOSIImicro_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOSIImicro_cpu --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0002_cpu_gen//NIOSIImicro_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:19 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:19 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:20 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:20 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:21 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:22 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:24 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:27 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2014.11.04 12:40:28 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'NIOSIImicro_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:13.0:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=1,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=-3000,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=NO,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -3000 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 50.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 -3.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 50.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1410946789516913.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone II,INVALID_LOCK_MULTIPLIER=5,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=1,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="NIOSIImicro:.:pll"
   kind="altpll"
   version="13.0"
   name="NIOSIImicro_pll">
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 1 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 0 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 1 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 0 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_ENA_CHECK 0 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 0 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 50.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 -3.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 2 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#BANDWIDTH_USE_CUSTOM 0 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 50.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 ns PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone II} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1410946789516913.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="PLL_TYPE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#VALID_LOCK_MULTIPLIER 1 CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#INVALID_LOCK_MULTIPLIER 5 CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone II} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -3000 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#GATE_LOCK_SIGNAL NO CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#VALID_LOCK_MULTIPLIER 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#INVALID_LOCK_MULTIPLIER 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="CLK2_PHASE_SHIFT" value="-3000" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="WIDTH_CLOCK" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="GATE_LOCK_SIGNAL" value="NO" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="5" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="1" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DIVIDE_BY" value="1" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pll.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pll" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 220 starting:altpll "submodules/NIOSIImicro_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0003_sopcgen/NIOSIImicro_pll.v --source=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0003_sopcgen/NIOSIImicro_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.192s</message>
   <message level="Info" culprit="pll"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altpll</b> "<b>pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:13.0.1.99.2:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=22,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=NIOSIImicro_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=12,size=8388608"
   instancePathKey="NIOSIImicro:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="13.0.1.99.2"
   name="NIOSIImicro_sdram">
  <parameter name="dataWidth" value="16" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TAC" value="5.5" />
  <parameter name="bankWidth" value="2" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="addressWidth" value="22" />
  <parameter name="TWR" value="14.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="columnWidth" value="8" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="casLatency" value="3" />
  <parameter name="rowWidth" value="12" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="TMRD" value="3" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="size" value="8388608" />
  <parameter name="componentName" value="NIOSIImicro_sdram" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="sdram" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 219 starting:altera_avalon_new_sdram_controller "submodules/NIOSIImicro_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NIOSIImicro_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSIImicro_sdram --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0005_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0005_sdram_gen//NIOSIImicro_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NIOSIImicro_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:13.0.1.99.2:allowMultipleConnections=false,avalonSpec=2.0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="NIOSIImicro:.:uart"
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   name="NIOSIImicro_uart">
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="uart" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 218 starting:altera_avalon_jtag_uart "submodules/NIOSIImicro_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'NIOSIImicro_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSIImicro_uart --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0006_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0006_uart_gen//NIOSIImicro_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'NIOSIImicro_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=4999,mult=0,period=100,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=10000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0"
   instancePathKey="NIOSIImicro:.:timer_0"
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   name="NIOSIImicro_timer_0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="mult" value="0" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="ticksPerSec" value="10000" />
  <parameter name="snapshot" value="true" />
  <parameter name="periodUnitsString" value="us" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="100" />
  <parameter name="loadValue" value="4999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="resetOutput" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="timer_0" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 217 starting:altera_avalon_timer "submodules/NIOSIImicro_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'NIOSIImicro_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0007_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0007_timer_0_gen//NIOSIImicro_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'NIOSIImicro_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:13.0.1.99.2:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0"
   instancePathKey="NIOSIImicro:.:timer_1"
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   name="NIOSIImicro_timer_1">
  <parameter name="alwaysRun" value="false" />
  <parameter name="mult" value="0" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="ticksPerSec" value="1000" />
  <parameter name="snapshot" value="true" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="1" />
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="resetOutput" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_timer_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="timer_1" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 216 starting:altera_avalon_timer "submodules/NIOSIImicro_timer_1"</message>
   <message level="Info" culprit="timer_1">Starting RTL generation for module 'NIOSIImicro_timer_1'</message>
   <message level="Info" culprit="timer_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSIImicro_timer_1 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0008_timer_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0008_timer_1_gen//NIOSIImicro_timer_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1">Done RTL generation for module 'NIOSIImicro_timer_1'</message>
   <message level="Info" culprit="timer_1"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18"
   instancePathKey="NIOSIImicro:.:pio_in_sw"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_in_sw">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="18" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_sw.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_in_sw" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 215 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_sw"</message>
   <message level="Info" culprit="pio_in_sw">Starting RTL generation for module 'NIOSIImicro_pio_in_sw'</message>
   <message level="Info" culprit="pio_in_sw">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_sw --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0009_pio_in_sw_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0009_pio_in_sw_gen//NIOSIImicro_pio_in_sw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_sw">Done RTL generation for module 'NIOSIImicro_pio_in_sw'</message>
   <message level="Info" culprit="pio_in_sw"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_sw</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3"
   instancePathKey="NIOSIImicro:.:pio_in_key_edge"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_in_key_edge">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="3" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_key_edge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_in_key_edge" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 214 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_key_edge"</message>
   <message level="Info" culprit="pio_in_key_edge">Starting RTL generation for module 'NIOSIImicro_pio_in_key_edge'</message>
   <message level="Info" culprit="pio_in_key_edge">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_key_edge --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0010_pio_in_key_edge_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0010_pio_in_key_edge_gen//NIOSIImicro_pio_in_key_edge_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_key_edge">Done RTL generation for module 'NIOSIImicro_pio_in_key_edge'</message>
   <message level="Info" culprit="pio_in_key_edge"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_key_edge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="NIOSIImicro:.:pio_in_ext"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_in_ext">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="8" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_ext.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_in_ext" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 213 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_ext"</message>
   <message level="Info" culprit="pio_in_ext">Starting RTL generation for module 'NIOSIImicro_pio_in_ext'</message>
   <message level="Info" culprit="pio_in_ext">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0011_pio_in_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0011_pio_in_ext_gen//NIOSIImicro_pio_in_ext_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_ext">Done RTL generation for module 'NIOSIImicro_pio_in_ext'</message>
   <message level="Info" culprit="pio_in_ext"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_ext</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=18"
   instancePathKey="NIOSIImicro:.:pio_out_red"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_out_red">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="18" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_red.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_out_red" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 212 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_red"</message>
   <message level="Info" culprit="pio_out_red">Starting RTL generation for module 'NIOSIImicro_pio_out_red'</message>
   <message level="Info" culprit="pio_out_red">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_red --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0012_pio_out_red_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0012_pio_out_red_gen//NIOSIImicro_pio_out_red_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_red">Done RTL generation for module 'NIOSIImicro_pio_out_red'</message>
   <message level="Info" culprit="pio_out_red"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_red</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=9"
   instancePathKey="NIOSIImicro:.:pio_out_green"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_out_green">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="9" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_green.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_out_green" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 211 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_green"</message>
   <message level="Info" culprit="pio_out_green">Starting RTL generation for module 'NIOSIImicro_pio_out_green'</message>
   <message level="Info" culprit="pio_out_green">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_green --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0013_pio_out_green_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0013_pio_out_green_gen//NIOSIImicro_pio_out_green_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_green">Done RTL generation for module 'NIOSIImicro_pio_out_green'</message>
   <message level="Info" culprit="pio_out_green"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_green</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="NIOSIImicro:.:pio_out_ext"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_out_ext">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="8" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_out_ext.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_out_ext" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 210 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_out_ext"</message>
   <message level="Info" culprit="pio_out_ext">Starting RTL generation for module 'NIOSIImicro_pio_out_ext'</message>
   <message level="Info" culprit="pio_out_ext">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_out_ext --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0014_pio_out_ext_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0014_pio_out_ext_gen//NIOSIImicro_pio_out_ext_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_out_ext">Done RTL generation for module 'NIOSIImicro_pio_out_ext'</message>
   <message level="Info" culprit="pio_out_ext"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_out_ext</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="NIOSIImicro:.:pio_en_mux"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_en_mux">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="1" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_en_mux.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_en_mux,pio_wr,pio_async_reset" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 209 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_en_mux"</message>
   <message level="Info" culprit="pio_en_mux">Starting RTL generation for module 'NIOSIImicro_pio_en_mux'</message>
   <message level="Info" culprit="pio_en_mux">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_en_mux --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0015_pio_en_mux_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0015_pio_en_mux_gen//NIOSIImicro_pio_en_mux_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_en_mux">Done RTL generation for module 'NIOSIImicro_pio_en_mux'</message>
   <message level="Info" culprit="pio_en_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_en_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="NIOSIImicro:.:pio_direc"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_direc">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="4" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_direc.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_direc,pio_sel_salida" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 208 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_direc"</message>
   <message level="Info" culprit="pio_direc">Starting RTL generation for module 'NIOSIImicro_pio_direc'</message>
   <message level="Info" culprit="pio_direc">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0016_pio_direc_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0016_pio_direc_gen//NIOSIImicro_pio_direc_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_direc">Done RTL generation for module 'NIOSIImicro_pio_direc'</message>
   <message level="Info" culprit="pio_direc"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_direc</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=6"
   instancePathKey="NIOSIImicro:.:pio_direc_ram"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_direc_ram">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="6" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_direc_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_direc_ram" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 207 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_direc_ram"</message>
   <message level="Info" culprit="pio_direc_ram">Starting RTL generation for module 'NIOSIImicro_pio_direc_ram'</message>
   <message level="Info" culprit="pio_direc_ram">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_direc_ram --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0017_pio_direc_ram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0017_pio_direc_ram_gen//NIOSIImicro_pio_direc_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_direc_ram">Done RTL generation for module 'NIOSIImicro_pio_direc_ram'</message>
   <message level="Info" culprit="pio_direc_ram"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_direc_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="NIOSIImicro:.:pio_datos"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_datos">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="32" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_datos.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_datos" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 204 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_datos"</message>
   <message level="Info" culprit="pio_datos">Starting RTL generation for module 'NIOSIImicro_pio_datos'</message>
   <message level="Info" culprit="pio_datos">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_datos --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0018_pio_datos_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0018_pio_datos_gen//NIOSIImicro_pio_datos_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_datos">Done RTL generation for module 'NIOSIImicro_pio_datos'</message>
   <message level="Info" culprit="pio_datos"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_datos</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="NIOSIImicro:.:pio_compara_int_0"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_compara_int_0">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="1" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_compara_int_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="pio_compara_int_0,pio_compara_int_1,pio_compara_int_2,pio_compara_int_3,pio_compara_int_4,pio_captura_0,pio_captura_1,pio_captura_2,pio_captura_3,pio_captura_4" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 203 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_compara_int_0"</message>
   <message level="Info" culprit="pio_compara_int_0">Starting RTL generation for module 'NIOSIImicro_pio_compara_int_0'</message>
   <message level="Info" culprit="pio_compara_int_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_compara_int_0 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0019_pio_compara_int_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0019_pio_compara_int_0_gen//NIOSIImicro_pio_compara_int_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_compara_int_0">Done RTL generation for module 'NIOSIImicro_pio_compara_int_0'</message>
   <message level="Info" culprit="pio_compara_int_0"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_compara_int_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="NIOSIImicro:.:pio_in_32"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="NIOSIImicro_pio_in_32">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="32" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_pio_in_32.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="pio_in_32" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 193 starting:altera_avalon_pio "submodules/NIOSIImicro_pio_in_32"</message>
   <message level="Info" culprit="pio_in_32">Starting RTL generation for module 'NIOSIImicro_pio_in_32'</message>
   <message level="Info" culprit="pio_in_32">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSIImicro_pio_in_32 --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0020_pio_in_32_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0020_pio_in_32_gen//NIOSIImicro_pio_in_32_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_in_32">Done RTL generation for module 'NIOSIImicro_pio_in_32'</message>
   <message level="Info" culprit="pio_in_32"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_in_32</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_lcd_16207:13.0.1.99.2:"
   instancePathKey="NIOSIImicro:.:lcd"
   kind="altera_avalon_lcd_16207"
   version="13.0.1.99.2"
   name="NIOSIImicro_lcd">
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_lcd.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/altera_avalon_lcd_16207_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="lcd" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 192 starting:altera_avalon_lcd_16207 "submodules/NIOSIImicro_lcd"</message>
   <message level="Info" culprit="lcd">Starting RTL generation for module 'NIOSIImicro_lcd'</message>
   <message level="Info" culprit="lcd">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=NIOSIImicro_lcd --dir=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0021_lcd_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0021_lcd_gen//NIOSIImicro_lcd_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="lcd">Done RTL generation for module 'NIOSIImicro_lcd'</message>
   <message level="Info" culprit="lcd"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_lcd_16207</b> "<b>lcd</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:13.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,id=305419896,timestamp=1415101208"
   instancePathKey="NIOSIImicro:.:system_id"
   kind="altera_avalon_sysid_qsys"
   version="13.0"
   name="NIOSIImicro_system_id">
  <parameter name="timestamp" value="1415101208" />
  <parameter name="id" value="305419896" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_system_id.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="system_id" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 191 starting:altera_avalon_sysid_qsys "submodules/NIOSIImicro_system_id"</message>
   <message level="Info" culprit="system_id"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>system_id</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dm9000a:1.0.1:AUTO_CLK_CLOCK_RATE=50000000"
   instancePathKey="NIOSIImicro:.:DM9000A"
   kind="dm9000a"
   version="1.0.1"
   name="DM9000A_IF">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/DM9000A_IF.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="C:/Users/Pablo/PFC/ip/DM9000A/DM9000A_IF_hw.tcl" attributes="" />
   <file path="C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v" attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="DM9000A" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 190 starting:dm9000a "submodules/DM9000A_IF"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v --source=C:/Users/Pablo/PFC/ip/DM9000A/hdl/DM9000A_IF.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/Pablo/AppData/Local/Temp/alt6378_1632914242786710359.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.625s</message>
   <message level="Info" culprit="DM9000A"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>dm9000a</b> "<b>DM9000A</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOSIImicro:.:cpu_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cpu_instruction_master_translator,cpu_data_master_translator" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 188 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_instruction_master_translator"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="NIOSIImicro:.:cpu_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cpu_jtag_debug_module_translator,sdram_s1_translator,system_id_control_slave_translator,pll_pll_slave_translator,uart_avalon_jtag_slave_translator,timer_0_s1_translator,timer_1_s1_translator,pio_in_sw_s1_translator,pio_in_key_edge_s1_translator,pio_in_ext_s1_translator,pio_out_red_s1_translator,pio_out_green_s1_translator,pio_out_ext_s1_translator,pio_async_reset_s1_translator,pio_en_mux_s1_translator,pio_direc_s1_translator,pio_direc_ram_s1_translator,pio_wr_s1_translator,pio_sel_salida_s1_translator,pio_datos_s1_translator,pio_compara_int_0_s1_translator,pio_compara_int_1_s1_translator,pio_compara_int_2_s1_translator,pio_compara_int_3_s1_translator,pio_compara_int_4_s1_translator,pio_captura_0_s1_translator,pio_captura_1_s1_translator,pio_captura_2_s1_translator,pio_captura_3_s1_translator,pio_captura_4_s1_translator,pio_in_32_s1_translator,lcd_control_slave_translator,DM9000A_avalon_slave_0_translator" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 186 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_jtag_debug_module_translator"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000800&quot;
   end=&quot;0x00000000001001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;28&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000001000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;29&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001001290&quot;
   end=&quot;0x00000000001001298&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=78,PKT_ADDR_SIDEBAND_L=78,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=70,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BURST_TYPE_H=77,PKT_BURST_TYPE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=69,PKT_BYTE_CNT_L=67,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=79,PKT_DATA_SIDEBAND_L=79,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=81,PKT_QOS_L=81,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=87,PKT_SRC_ID_L=82,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_EXCLUSIVE=66,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=33,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOSIImicro:.:cpu_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000800&quot;
   end=&quot;0x00000000001001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;28&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000001000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;29&quot;
   name=&quot;system_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001001290&quot;
   end=&quot;0x00000000001001298&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cpu_instruction_master_translator_avalon_universal_master_0_agent,cpu_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 153 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_BEGIN_BURST=80,PKT_BURSTWRAP_H=72,PKT_BURSTWRAP_L=70,PKT_BURST_SIZE_H=75,PKT_BURST_SIZE_L=73,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=69,PKT_BYTE_CNT_L=67,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=87,PKT_SRC_ID_L=82,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=61,PKT_TRANS_LOCK=65,PKT_TRANS_POSTED=62,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=33,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NIOSIImicro:.:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="1" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,sdram_s1_translator_avalon_universal_slave_0_agent,system_id_control_slave_translator_avalon_universal_slave_0_agent,pll_pll_slave_translator_avalon_universal_slave_0_agent,uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,timer_0_s1_translator_avalon_universal_slave_0_agent,timer_1_s1_translator_avalon_universal_slave_0_agent,pio_in_sw_s1_translator_avalon_universal_slave_0_agent,pio_in_key_edge_s1_translator_avalon_universal_slave_0_agent,pio_in_ext_s1_translator_avalon_universal_slave_0_agent,pio_out_red_s1_translator_avalon_universal_slave_0_agent,pio_out_green_s1_translator_avalon_universal_slave_0_agent,pio_out_ext_s1_translator_avalon_universal_slave_0_agent,pio_async_reset_s1_translator_avalon_universal_slave_0_agent,pio_en_mux_s1_translator_avalon_universal_slave_0_agent,pio_direc_s1_translator_avalon_universal_slave_0_agent,pio_direc_ram_s1_translator_avalon_universal_slave_0_agent,pio_wr_s1_translator_avalon_universal_slave_0_agent,pio_sel_salida_s1_translator_avalon_universal_slave_0_agent,pio_datos_s1_translator_avalon_universal_slave_0_agent,pio_compara_int_0_s1_translator_avalon_universal_slave_0_agent,pio_compara_int_1_s1_translator_avalon_universal_slave_0_agent,pio_compara_int_2_s1_translator_avalon_universal_slave_0_agent,pio_compara_int_3_s1_translator_avalon_universal_slave_0_agent,pio_compara_int_4_s1_translator_avalon_universal_slave_0_agent,pio_captura_0_s1_translator_avalon_universal_slave_0_agent,pio_captura_1_s1_translator_avalon_universal_slave_0_agent,pio_captura_2_s1_translator_avalon_universal_slave_0_agent,pio_captura_3_s1_translator_avalon_universal_slave_0_agent,pio_captura_4_s1_translator_avalon_universal_slave_0_agent,pio_in_32_s1_translator_avalon_universal_slave_0_agent,lcd_control_slave_translator_avalon_universal_slave_0_agent,DM9000A_avalon_slave_0_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 151 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="NIOSIImicro:.:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_in_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_in_key_edge_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_in_ext_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_out_red_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_out_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_out_ext_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_async_reset_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_en_mux_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_direc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_direc_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_wr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_sel_salida_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_datos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_compara_int_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_compara_int_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_compara_int_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_compara_int_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_compara_int_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_captura_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_captura_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_captura_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_captura_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_captura_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,pio_in_32_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DM9000A_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 150 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=28,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=28,1,29,END_ADDRESS=0x1000000,0x1001000,0x1001298,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=,,,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=28:010:0x800000:0x1000000:both:1:0:,1:001:0x1000800:0x1001000:both:1:0:,29:100:0x1001290:0x1001298:both:1:0:,START_ADDRESS=0x800000,0x1000800,0x1001290,ST_CHANNEL_W=33,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="NIOSIImicro:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOSIImicro_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="addr_router" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 83 starting:altera_merlin_router "submodules/NIOSIImicro_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=000000000000000000000000000000010,000000000000000000000000000000001,000000000000010000000000000000000,000000000000001000000000000000000,000000000000000100000000000000000,000000000000000010000000000000000,000000000000000001000000000000000,000000000000000000100000000000000,000000000000000000010000000000000,000000000000000000001000000000000,000000000000000000000100000000000,000000000000000000000010000000000,000000000000000000000000001000000,000000000000000000000000000100000,010000000000000000000000000000000,001000000000000000000000000000000,000100000000000000000000000000000,000010000000000000000000000000000,000001000000000000000000000000000,000000100000000000000000000000000,000000010000000000000000000000000,000000001000000000000000000000000,000000000100000000000000000000000,000000000010000000000000000000000,000000000001000000000000000000000,000000000000100000000000000000000,000000000000000000000001000000000,000000000000000000000000100000000,000000000000000000000000010000000,000000000000000000000000000001000,100000000000000000000000000000000,000000000000000000000000000000100,000000000000000000000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=28,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=28,1,14,25,26,15,16,17,3,22,23,24,31,30,2,18,8,7,6,5,4,13,12,11,10,9,19,20,21,27,0,29,32,END_ADDRESS=0x1000000,0x1001000,0x1001020,0x1001040,0x1001060,0x1001080,0x10010a0,0x10010c0,0x10010e0,0x1001100,0x1001120,0x1001140,0x1001160,0x1001180,0x1001190,0x10011a0,0x10011b0,0x10011c0,0x10011d0,0x10011e0,0x10011f0,0x1001200,0x1001210,0x1001220,0x1001230,0x1001240,0x1001250,0x1001260,0x1001270,0x1001280,0x1001290,0x1001298,0x10012a0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=28:000000000000000000000000000000010:0x800000:0x1000000:both:1:0:,1:000000000000000000000000000000001:0x1000800:0x1001000:both:1:0:,14:000000000000010000000000000000000:0x1001000:0x1001020:both:1:0:,25:000000000000001000000000000000000:0x1001020:0x1001040:both:1:0:,26:000000000000000100000000000000000:0x1001040:0x1001060:both:1:0:,15:000000000000000010000000000000000:0x1001060:0x1001080:both:1:0:,16:000000000000000001000000000000000:0x1001080:0x10010a0:both:1:0:,17:000000000000000000100000000000000:0x10010a0:0x10010c0:both:1:0:,3:000000000000000000010000000000000:0x10010c0:0x10010e0:both:1:0:,22:000000000000000000001000000000000:0x10010e0:0x1001100:both:1:0:,23:000000000000000000000100000000000:0x1001100:0x1001120:both:1:0:,24:000000000000000000000010000000000:0x1001120:0x1001140:both:1:0:,31:000000000000000000000000001000000:0x1001140:0x1001160:both:1:0:,30:000000000000000000000000000100000:0x1001160:0x1001180:both:1:0:,2:010000000000000000000000000000000:0x1001180:0x1001190:both:1:0:,18:001000000000000000000000000000000:0x1001190:0x10011a0:both:1:0:,8:000100000000000000000000000000000:0x10011a0:0x10011b0:both:1:0:,7:000010000000000000000000000000000:0x10011b0:0x10011c0:both:1:0:,6:000001000000000000000000000000000:0x10011c0:0x10011d0:both:1:0:,5:000000100000000000000000000000000:0x10011d0:0x10011e0:both:1:0:,4:000000010000000000000000000000000:0x10011e0:0x10011f0:both:1:0:,13:000000001000000000000000000000000:0x10011f0:0x1001200:both:1:0:,12:000000000100000000000000000000000:0x1001200:0x1001210:both:1:0:,11:000000000010000000000000000000000:0x1001210:0x1001220:both:1:0:,10:000000000001000000000000000000000:0x1001220:0x1001230:both:1:0:,9:000000000000100000000000000000000:0x1001230:0x1001240:both:1:0:,19:000000000000000000000001000000000:0x1001240:0x1001250:both:1:0:,20:000000000000000000000000100000000:0x1001250:0x1001260:both:1:0:,21:000000000000000000000000010000000:0x1001260:0x1001270:both:1:0:,27:000000000000000000000000000001000:0x1001270:0x1001280:both:1:0:,0:100000000000000000000000000000000:0x1001288:0x1001290:both:1:0:,29:000000000000000000000000000000100:0x1001290:0x1001298:both:1:0:,32:000000000000000000000000000010000:0x1001298:0x10012a0:both:1:0:,START_ADDRESS=0x800000,0x1000800,0x1001000,0x1001020,0x1001040,0x1001060,0x1001080,0x10010a0,0x10010c0,0x10010e0,0x1001100,0x1001120,0x1001140,0x1001160,0x1001180,0x1001190,0x10011a0,0x10011b0,0x10011c0,0x10011d0,0x10011e0,0x10011f0,0x1001200,0x1001210,0x1001220,0x1001230,0x1001240,0x1001250,0x1001260,0x1001270,0x1001288,0x1001290,0x1001298,ST_CHANNEL_W=33,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="NIOSIImicro:.:addr_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOSIImicro_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 82 starting:altera_merlin_router "submodules/NIOSIImicro_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=33,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="NIOSIImicro:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOSIImicro_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="id_router,id_router_002" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 81 starting:altera_merlin_router "submodules/NIOSIImicro_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:70) src_id(69:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54:52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=70,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=33,ST_DATA_W=86,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="NIOSIImicro:.:id_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOSIImicro_id_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="id_router_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 80 starting:altera_merlin_router "submodules/NIOSIImicro_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=60,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=64,PKT_TRANS_WRITE=63,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=33,ST_DATA_W=104,TYPE_OF_TRANSACTION=both"
   instancePathKey="NIOSIImicro:.:id_router_003"
   kind="altera_merlin_router"
   version="13.0"
   name="NIOSIImicro_id_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="id_router_003,id_router_004,id_router_005,id_router_006,id_router_007,id_router_008,id_router_009,id_router_010,id_router_011,id_router_012,id_router_013,id_router_014,id_router_015,id_router_016,id_router_017,id_router_018,id_router_019,id_router_020,id_router_021,id_router_022,id_router_023,id_router_024,id_router_025,id_router_026,id_router_027,id_router_028,id_router_029,id_router_030,id_router_031,id_router_032" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 78 starting:altera_merlin_router "submodules/NIOSIImicro_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:13.0:AUTO_CLK_CLOCK_RATE=-1,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=69,PKT_BYTE_CNT_L=67,PKT_DEST_ID_H=93,PKT_DEST_ID_L=88,PKT_TRANS_POSTED=62,PKT_TRANS_WRITE=63,PREVENT_HAZARDS=0,ST_CHANNEL_W=33,ST_DATA_W=104,VALID_WIDTH=33"
   instancePathKey="NIOSIImicro:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="13.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="limiter" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 48 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:70) src_id(69:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54:52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=54,OUT_BYTE_CNT_H=50,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_BEGIN_BURST=62,PKT_BURSTWRAP_H=54,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=57,PKT_BURST_SIZE_L=55,PKT_BURST_TYPE_H=59,PKT_BURST_TYPE_L=58,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,ST_CHANNEL_W=33,ST_DATA_W=86"
   instancePathKey="NIOSIImicro:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="43" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:70) src_id(69:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54:52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="burst_adapter" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 47 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,SYNC_DEPTH=2"
   instancePathKey="NIOSIImicro:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 46 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=33,ST_DATA_W=104,VALID_WIDTH=33"
   instancePathKey="NIOSIImicro:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOSIImicro_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="VALID_WIDTH" value="33" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="cmd_xbar_demux" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 44 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=33,ST_CHANNEL_W=33,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="NIOSIImicro:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOSIImicro_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="33" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 43 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=33,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOSIImicro:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOSIImicro_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 42 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=33,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="NIOSIImicro:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOSIImicro_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 39 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=33,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="NIOSIImicro:.:rsp_xbar_demux_003"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="NIOSIImicro_rsp_xbar_demux_003">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NIOSIImicro"
     as="rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011,rsp_xbar_demux_012,rsp_xbar_demux_013,rsp_xbar_demux_014,rsp_xbar_demux_015,rsp_xbar_demux_016,rsp_xbar_demux_017,rsp_xbar_demux_018,rsp_xbar_demux_019,rsp_xbar_demux_020,rsp_xbar_demux_021,rsp_xbar_demux_022,rsp_xbar_demux_023,rsp_xbar_demux_024,rsp_xbar_demux_025,rsp_xbar_demux_026,rsp_xbar_demux_027,rsp_xbar_demux_028,rsp_xbar_demux_029,rsp_xbar_demux_030,rsp_xbar_demux_031,rsp_xbar_demux_032" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 36 starting:altera_merlin_demultiplexer "submodules/NIOSIImicro_rsp_xbar_demux_003"</message>
   <message level="Info" culprit="rsp_xbar_demux_003"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=33,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOSIImicro:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOSIImicro_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 6 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),NUM_INPUTS=33,PIPELINE_ARB=0,PKT_TRANS_LOCK=65,ST_CHANNEL_W=33,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="NIOSIImicro:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="NIOSIImicro_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="33" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="PKT_TRANS_LOCK" value="65" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="33" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 5 starting:altera_merlin_multiplexer "submodules/NIOSIImicro_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=60,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=72,IN_PKT_BURSTWRAP_L=70,IN_PKT_BURST_SIZE_H=75,IN_PKT_BURST_SIZE_L=73,IN_PKT_BURST_TYPE_H=77,IN_PKT_BURST_TYPE_L=76,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=69,IN_PKT_BYTE_CNT_L=67,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=61,IN_PKT_TRANS_EXCLUSIVE=66,IN_ST_DATA_W=104,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:70) src_id(69:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54:52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=42,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=57,OUT_PKT_BURST_SIZE_L=55,OUT_PKT_BURST_TYPE_H=59,OUT_PKT_BURST_TYPE_L=58,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=51,OUT_PKT_BYTE_CNT_L=49,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=43,OUT_PKT_TRANS_EXCLUSIVE=48,OUT_ST_DATA_W=86,RESPONSE_PATH=0,ST_CHANNEL_W=33"
   instancePathKey="NIOSIImicro:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:70) src_id(69:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54:52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:88) src_id(87:82) qos(81) begin_burst(80) data_sideband(79) addr_sideband(78) burst_type(77:76) burst_size(75:73) burstwrap(72:70) byte_cnt(69:67) trans_exclusive(66) trans_lock(65) trans_read(64) trans_write(63) trans_posted(62) trans_compressed_read(61) addr(60:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 4 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:13.0:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_IN_CLK_CLOCK_RATE=-1,AUTO_OUT_CLK_CLOCK_RATE=-1,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=33,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="NIOSIImicro:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="13.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:14,1:13,2:4,3:2,4:0,5:1,6:5,7:11,8:7,9:8,10:9,11:10,12:3,13:12,14:15,15:6,NUM_RCVRS=16,SENDER_IRQ_WIDTH=32"
   instancePathKey="NIOSIImicro:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="NIOSIImicro_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter
     name="IRQ_MAP"
     value="0:14,1:13,2:4,3:2,4:0,5:1,6:5,7:11,8:7,9:8,10:9,11:10,12:3,13:12,14:15,15:6" />
  <parameter name="NUM_RCVRS" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/PFC/db/ip/NIOSIImicro/submodules/NIOSIImicro_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NIOSIImicro" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="NIOSIImicro">queue size: 0 starting:altera_irq_mapper "submodules/NIOSIImicro_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NIOSIImicro</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
