# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:49 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs[16] outs[17] outs_valid index[0] index[1] \
 index[2] index_valid

.latch       n136 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n141 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n146 control.tehb.dataReg[0]  0
.latch       n151 control.tehb.dataReg[1]  0
.latch       n156 control.tehb.dataReg[2]  0
.latch       n161 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n87
01 1
.names control.tehb.control.fullReg new_n87 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n89
11 1
.names ins_ready[1] new_n89 index[0]
00 0
.names ins[0] index[0] new_n91
00 1
.names ins[18] index[0] new_n92
01 1
.names control.tehb.dataReg[1] control.tehb.dataReg[2] new_n93
00 1
.names control.tehb.control.fullReg new_n93 new_n94
10 1
.names new_n91 new_n94 new_n95
00 1
.names new_n92 new_n95 outs[0]
01 1
.names ins[1] index[0] new_n97
00 1
.names ins[19] index[0] new_n98
01 1
.names new_n94 new_n97 new_n99
00 1
.names new_n98 new_n99 outs[1]
01 1
.names ins[2] index[0] new_n101
00 1
.names ins[20] index[0] new_n102
01 1
.names new_n94 new_n101 new_n103
00 1
.names new_n102 new_n103 outs[2]
01 1
.names ins[3] index[0] new_n105
00 1
.names ins[21] index[0] new_n106
01 1
.names new_n94 new_n105 new_n107
00 1
.names new_n106 new_n107 outs[3]
01 1
.names ins[4] index[0] new_n109
00 1
.names ins[22] index[0] new_n110
01 1
.names new_n94 new_n109 new_n111
00 1
.names new_n110 new_n111 outs[4]
01 1
.names ins[5] index[0] new_n113
00 1
.names ins[23] index[0] new_n114
01 1
.names new_n94 new_n113 new_n115
00 1
.names new_n114 new_n115 outs[5]
01 1
.names ins[6] index[0] new_n117
00 1
.names ins[24] index[0] new_n118
01 1
.names new_n94 new_n117 new_n119
00 1
.names new_n118 new_n119 outs[6]
01 1
.names ins[7] index[0] new_n121
00 1
.names ins[25] index[0] new_n122
01 1
.names new_n94 new_n121 new_n123
00 1
.names new_n122 new_n123 outs[7]
01 1
.names ins[8] index[0] new_n125
00 1
.names ins[26] index[0] new_n126
01 1
.names new_n94 new_n125 new_n127
00 1
.names new_n126 new_n127 outs[8]
01 1
.names ins[9] index[0] new_n129
00 1
.names ins[27] index[0] new_n130
01 1
.names new_n94 new_n129 new_n131
00 1
.names new_n130 new_n131 outs[9]
01 1
.names ins[28] index[0] new_n133
11 1
.names ins[10] index[0] new_n134
10 1
.names new_n133 new_n134 new_n135
00 1
.names new_n94 new_n135 outs[10]
00 1
.names ins[29] index[0] new_n137
11 1
.names ins[11] index[0] new_n138
10 1
.names new_n137 new_n138 new_n139
00 1
.names new_n94 new_n139 outs[11]
00 1
.names ins[30] index[0] new_n141_1
11 1
.names ins[12] index[0] new_n142
10 1
.names new_n141_1 new_n142 new_n143
00 1
.names new_n94 new_n143 outs[12]
00 1
.names ins[31] index[0] new_n145
11 1
.names ins[13] index[0] new_n146_1
10 1
.names new_n145 new_n146_1 new_n147
00 1
.names new_n94 new_n147 outs[13]
00 1
.names ins[14] index[0] new_n149
10 1
.names ins[32] index[0] new_n150
11 1
.names new_n149 new_n150 new_n151_1
00 1
.names new_n94 new_n151_1 outs[14]
00 1
.names ins[15] index[0] new_n153
10 1
.names ins[33] index[0] new_n154
11 1
.names new_n153 new_n154 new_n155
00 1
.names new_n94 new_n155 outs[15]
00 1
.names ins[16] index[0] new_n157
10 1
.names ins[34] index[0] new_n158
11 1
.names new_n157 new_n158 new_n159
00 1
.names new_n94 new_n159 outs[16]
00 1
.names ins[17] index[0] new_n161_1
10 1
.names ins[35] index[0] new_n162
11 1
.names new_n161_1 new_n162 new_n163
00 1
.names new_n94 new_n163 outs[17]
00 1
.names ins_valid[0] new_n87 new_n165
00 1
.names control.tehb.control.fullReg new_n165 new_n166
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n166 \
 outs_valid
10 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n166 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n171
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n172
01 1
.names new_n171 new_n172 new_n173
00 1
.names rst new_n173 new_n174
00 1
.names new_n166 new_n174 n161
01 1
.names new_n171 n161 n136
01 0
.names new_n172 n161 n141
01 0
.names control.tehb.control.fullReg new_n165 new_n178
00 1
.names new_n173 new_n178 new_n179
01 1
.names control.tehb.dataReg[0] new_n179 new_n180
10 1
.names new_n87 new_n179 new_n181
11 1
.names new_n180 new_n181 new_n182
00 1
.names rst new_n182 n146
00 1
.names rst control.tehb.dataReg[1] new_n184
01 1
.names new_n179 new_n184 n151
01 1
.names rst control.tehb.dataReg[2] new_n186
01 1
.names new_n179 new_n186 n156
01 1
.end
