// Seed: 3954064924
module module_0 ();
  logic id_1;
  ;
  assign id_1 = -1 <-> 1'b0;
  supply0 id_2 = 1'b0;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_18 = 32'd60,
    parameter id_20 = 32'd63,
    parameter id_6  = 32'd99
) (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input wire id_4,
    output uwire id_5,
    input wand _id_6,
    output logic id_7,
    output tri0 id_8,
    input wor id_9
    , id_15,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output logic id_13
);
  wire id_16;
  wire id_17;
  wire _id_18;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (1) #(id_13++);
    else @(id_17);
    if (-1) begin : LABEL_1
      id_7 <= -1'h0 - 1;
    end else @* id_13 = @(posedge id_10) -1 && id_15++;
    wait (id_4);
    id_13 <= -1'b0;
  end
  logic id_19;
  assign id_3 = id_4;
  parameter integer id_20 = (1);
  assign id_5 = id_4;
  wire id_21;
  assign id_3 = -1'b0;
  wire id_22;
  ;
  wire [id_18  ?  -1 : id_20 : id_6] id_23;
  always id_19 = id_21;
endmodule
