#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 25 12:35:37 2024
# Process ID: 2219693
# Current directory: /home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1
# Command line: vivado -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: /home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/soc_lite_top.vds
# Journal file: /home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2220036 
WARNING: [Synth 8-6901] identifier 'INST_sram_addr' is used before its declaration [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1995.953 ; gain = 206.656 ; free physical = 1533 ; free virtual = 61284
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:67]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-2219693-zgh-Legion-Y7000-2019-PG0/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-2219693-zgh-Legion-Y7000-2019-PG0/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:1]
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXE bound to: 3'b010 
	Parameter MEM bound to: 3'b011 
	Parameter WB bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (2#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:40]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (3#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (4#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (5#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/tools.v:27]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (8#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-2219693-zgh-Legion-Y7000-2019-PG0/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (9#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-2219693-zgh-Legion-Y7000-2019-PG0/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (15) of module 'inst_ram' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:166]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (10#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-638] synthesizing module 'data_ram' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: data_ram.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at '/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (14#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:69]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (10) of module 'data_ram' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:198]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_data_reg was removed.  [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:304]
WARNING: [Synth 8-6014] Unused sequential element confreg_uart_valid_reg was removed.  [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:305]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (15#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (16#1) [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:67]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design spram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design spram has unconnected port i_ce
WARNING: [Synth 8-3331] design spram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design spram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design spram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2046.828 ; gain = 257.531 ; free physical = 1492 ; free virtual = 61274
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.641 ; gain = 275.344 ; free physical = 1449 ; free virtual = 61246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2064.641 ; gain = 275.344 ; free physical = 1449 ; free virtual = 61246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2064.641 ; gain = 0.000 ; free physical = 1450 ; free virtual = 61251
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:126]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:127]
Finished Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.328 ; gain = 0.000 ; free physical = 1336 ; free virtual = 61167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2236.328 ; gain = 0.000 ; free physical = 1335 ; free virtual = 61166
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1413 ; free virtual = 61245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1413 ; free virtual = 61245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1413 ; free virtual = 61245
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:225]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mycpu_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:134]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      IF |                            00001 |                              000
                      ID |                            00010 |                              001
                     EXE |                            00100 |                              010
                     MEM |                            01000 |                              011
                      WB |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'mycpu_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'INST_sram_addr_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'gr_we_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'inst_b_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'inst_beq_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:159]
WARNING: [Synth 8-327] inferring latch for variable 'inst_bne_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:160]
WARNING: [Synth 8-327] inferring latch for variable 'inst_st_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'inst_ld_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:209]
WARNING: [Synth 8-327] inferring latch for variable 'rkd_value_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'nextpc_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'dest_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:210]
WARNING: [Synth 8-327] inferring latch for variable 'res_from_mem_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:206]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src1_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src2_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'br_taken_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'seq_pc_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'br_target_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'dst_is_r1_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'inst_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'inst_jirl_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'inst_add_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'inst_bl_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:158]
WARNING: [Synth 8-327] inferring latch for variable 'inst_addi_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'inst_sub_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'inst_slt_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'inst_sltu_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'inst_and_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'inst_nor_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'inst_or_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'inst_xor_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'inst_slli_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'inst_srli_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'inst_srai_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'inst_lu12i_w_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'src1_is_pc_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:193]
WARNING: [Synth 8-327] inferring latch for variable 'rj_value_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'src2_is_imm_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:195]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:182]
WARNING: [Synth 8-327] inferring latch for variable 'rf_raddr1_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:211]
WARNING: [Synth 8-327] inferring latch for variable 'rf_raddr2_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:212]
WARNING: [Synth 8-327] inferring latch for variable 'rj_eq_rd_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:217]
WARNING: [Synth 8-327] inferring latch for variable 'jirl_offs_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'br_offs_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'need_si20_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'src2_is_4_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'src_reg_is_rd_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:191]
WARNING: [Synth 8-327] inferring latch for variable 'need_si26_reg' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:179]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1395 ; free virtual = 61225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 25    
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[14]' (FDE) to 'cpu/i16_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[14]' (FDE) to 'cpu/i20_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[15]' (FDE) to 'cpu/i16_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[16]' (FDE) to 'cpu/rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[17]' (FDE) to 'cpu/rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[18]' (FDE) to 'cpu/rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[19]' (FDE) to 'cpu/rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[20]' (FDE) to 'cpu/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[21]' (FDE) to 'cpu/rj_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[22]' (FDE) to 'cpu/rj_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[23]' (FDE) to 'cpu/rj_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[24]' (FDE) to 'cpu/rj_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[25]' (FDE) to 'cpu/rj_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[15]' (FDE) to 'cpu/op_25_22_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[0]' (FDE) to 'cpu/i16_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[0]' (FDE) to 'cpu/rk_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[1]' (FDE) to 'cpu/i16_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[1]' (FDE) to 'cpu/rk_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[2]' (FDE) to 'cpu/i16_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[2]' (FDE) to 'cpu/rk_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[3]' (FDE) to 'cpu/i16_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[3]' (FDE) to 'cpu/rk_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[4]' (FDE) to 'cpu/i16_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[4]' (FDE) to 'cpu/rk_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[5]' (FDE) to 'cpu/op_19_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[5]' (FDE) to 'cpu/op_19_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[6]' (FDE) to 'cpu/op_19_15_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[6]' (FDE) to 'cpu/op_19_15_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[7]' (FDE) to 'cpu/op_19_15_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[7]' (FDE) to 'cpu/op_19_15_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[8]' (FDE) to 'cpu/op_19_15_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[8]' (FDE) to 'cpu/op_19_15_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[9]' (FDE) to 'cpu/op_19_15_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[9]' (FDE) to 'cpu/op_19_15_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[10]' (FDE) to 'cpu/op_21_20_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[10]' (FDE) to 'cpu/op_21_20_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[11]' (FDE) to 'cpu/op_21_20_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[11]' (FDE) to 'cpu/op_21_20_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[12]' (FDE) to 'cpu/i16_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[12]' (FDE) to 'cpu/i20_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/i26_reg[13]' (FDE) to 'cpu/i16_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu/i16_reg[13]' (FDE) to 'cpu/i20_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[22]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[23]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[20]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[21]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[18]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[19]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[28]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[29]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[26]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[27]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[24]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[25]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[30]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[31]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[4]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[5]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[2]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[3]' (FDRE) to 'u_confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[0]' (FDRE) to 'u_confreg/simu_flag_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[1]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[10]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[11]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[8]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[9]' (FDRE) to 'u_confreg/simu_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[6]' (FDRE) to 'u_confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[7]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[16]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[17]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[14]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[15]' (FDRE) to 'u_confreg/simu_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_confreg/simu_flag_reg[12]' (FDRE) to 'u_confreg/simu_flag_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/simu_flag_reg[13] )
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[17]' (LD) to 'cpu/jirl_offs_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[18]' (LD) to 'cpu/jirl_offs_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[19]' (LD) to 'cpu/jirl_offs_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[20]' (LD) to 'cpu/jirl_offs_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[21]' (LD) to 'cpu/jirl_offs_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[22]' (LD) to 'cpu/jirl_offs_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[23]' (LD) to 'cpu/jirl_offs_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[24]' (LD) to 'cpu/jirl_offs_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[25]' (LD) to 'cpu/jirl_offs_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[26]' (LD) to 'cpu/jirl_offs_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[27]' (LD) to 'cpu/br_offs_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[27]' (LD) to 'cpu/jirl_offs_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[28]' (LD) to 'cpu/br_offs_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[28]' (LD) to 'cpu/jirl_offs_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[29]' (LD) to 'cpu/br_offs_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[29]' (LD) to 'cpu/jirl_offs_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[30]' (LD) to 'cpu/br_offs_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[30]' (LD) to 'cpu/jirl_offs_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[0]' (LD) to 'cpu/br_offs_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/jirl_offs_reg[0]' (LD) to 'cpu/br_offs_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/br_offs_reg[1]' (LD) to 'cpu/jirl_offs_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/jirl_offs_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu/rj_reg[4]' (FDE) to 'cpu/i20_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/rj_reg[3]' (FDE) to 'cpu/i20_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/rj_reg[2]' (FDE) to 'cpu/i20_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/rj_reg[0]' (FDE) to 'cpu/i20_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/rj_reg[1]' (FDE) to 'cpu/i20_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/rk_reg[4]' (FDE) to 'cpu/i12_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[16]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[15]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[14]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[13]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[12]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[11]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[10]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[9]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[8]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[7]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[6]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[5]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[4]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[3]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/INST_sram_addr_reg[2]/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:264]
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[31]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[30]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[29]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[28]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[27]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[26]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[25]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[24]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[23]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[22]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[21]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[20]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[19]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[18]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[17]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[16]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[15]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[14]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[13]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[12]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[11]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[10]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[9]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[8]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[7]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[6]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[5]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[4]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[3]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[2]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[1]__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/INST_sram_addr_reg[0]__0) is unused and will be removed from module soc_lite_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cpu/br_taken_reg/Q' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:265]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:265]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/zgh/learn_files/LoongArch_learning/exp6/mycpu_env/myCPU/mycpu_top.v:265]
WARNING: [Synth 8-3332] Sequential element (cpu/br_taken_reg__0) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[31]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[30]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[29]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[28]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[27]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[26]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[25]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[24]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[23]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[22]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[21]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[20]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[19]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[18]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[17]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[16]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[15]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[14]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[13]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[12]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[11]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[10]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[9]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[8]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[7]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[6]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[5]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[4]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[3]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[2]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[1]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_target_reg[0]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/rj_eq_rd_reg) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[31]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[16]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[15]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[14]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[13]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[12]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[11]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[10]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[9]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[8]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[7]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[6]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[5]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[4]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[3]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/jirl_offs_reg[2]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[31]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[26]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[25]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[24]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[23]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[22]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[21]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[20]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[19]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[18]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[17]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[16]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[15]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[14]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[13]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[12]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[11]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (cpu/br_offs_reg[10]) is unused and will be removed from module soc_lite_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1386 ; free virtual = 61221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|soc_lite_top | cpu/u_regfile/rf_reg                                      | Implied   | 32 x 32              | RAM32M x 12	     | 
|data_ram/U0  | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1164 ; free virtual = 61099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1135 ; free virtual = 61073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|soc_lite_top | cpu/u_regfile/rf_reg                                      | Implied   | 32 x 32              | RAM32M x 12	     | 
|data_ram/U0  | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | Implied   | 1 K x 32             | RAM256X1S x 128	 | 
+-------------+-----------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 2236.328 ; gain = 447.031 ; free physical = 1123 ; free virtual = 61060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
