#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 14 20:23:28 2021
# Process ID: 5212
# Current directory: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12960 C:\Users\manci\OneDrive\Escritorio\Prueba_TP_ED1\Prueba_TP_ED1.xpr
# Log file: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/vivado.log
# Journal file: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1071.133 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: Voltimetro_toplevel
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.699 ; gain = 242.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Voltimetro_toplevel' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/.Xil/Vivado-5212-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk25MHz_gen' of component 'clk_wiz_0' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:118]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/.Xil/Vivado-5212-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/.Xil/Vivado-5212-DESKTOP-V2V80JQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'Voltmeter_top' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:39' bound to instance 'inst_voltimetro' of component 'Voltmeter_top' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Voltmeter_top' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:58]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'sigma_delta_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopD_ena' (2#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-3491] module 'ADC' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:38' bound to instance 'ADC_inst' of component 'ADC' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'ADC' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:52]
INFO: [Synth 8-3491] module 'Counter_BCD_5_digits' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:34' bound to instance 'Counter_BCD_5_digits_inst' of component 'Counter_BCD_5_digits' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Counter_BCD_5_digits' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:45]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_1' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_inst' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic' (3#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X' (4#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Counter_BCD' (5#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:42]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_2' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:77]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_3' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:88]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_4' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:99]
INFO: [Synth 8-3491] module 'Counter_BCD' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD.vhd:34' bound to instance 'Counter_BCD_inst_5' of component 'Counter_BCD' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Counter_BCD_5_digits' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_BCD_5_digits.vhd:45]
INFO: [Synth 8-3491] module 'Counter_33000' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:34' bound to instance 'Counter_33000_inst' of component 'Counter_33000' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Counter_33000' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:41]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter_uptoX' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:34' bound to instance 'Counter_uptoX_inst' of component 'Counter_uptoX' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Counter_uptoX' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:43]
	Parameter N bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized1' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_inst' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Counter_generic__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic__parameterized1' (6#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Counter_uptoX' (7#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_uptoX.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'X_generator' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:34' bound to instance 'X_generator_inst' of component 'X_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:72]
INFO: [Synth 8-638] synthesizing module 'X_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:39]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'X_generator' (8#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/X_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Counter_33000' (9#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_33000.vhd:41]
INFO: [Synth 8-3491] module 'Register_BCD_3' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:34' bound to instance 'Register_BCD_3_inst' of component 'Register_BCD_3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Register_BCD_3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:46]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_first_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:68]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_second_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:79]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'ffd_third_dig_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Register_BCD_3' (10#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Register_BCD_3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'FlipFlopD_ena__parameterized1' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FlipFlopD_ena__parameterized1' (10#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ADC' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/ADC.vhd:52]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:34' bound to instance 'VGA_inst' of component 'VGA' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:48]
INFO: [Synth 8-3491] module 'VGA_sync_control' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:34' bound to instance 'VGA_sync_control_inst' of component 'VGA_sync_control' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:95]
INFO: [Synth 8-638] synthesizing module 'VGA_sync_control' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:47]
INFO: [Synth 8-3491] module 'VGA_H_sync' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:34' bound to instance 'VGA_H_sync_inst' of component 'VGA_H_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VGA_H_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:43]
INFO: [Synth 8-3491] module 'VGA_H_counter' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:34' bound to instance 'VGA_H_counter_inst' of component 'VGA_H_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:98]
INFO: [Synth 8-638] synthesizing module 'VGA_H_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:42]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_10b' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Counter_generic__parameterized3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'inst1' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:93]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'insti' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Counter_generic__parameterized3' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:45]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_limit' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized3' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized3' (11#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_H_counter' (12#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_counter.vhd:42]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'FlipFlopD_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:111]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_inf_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:121]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_sup_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'VGA_H_sync' (13#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_H_sync.vhd:43]
INFO: [Synth 8-3491] module 'VGA_V_sync' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:15' bound to instance 'VGA_V_sync_inst' of component 'VGA_V_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:94]
INFO: [Synth 8-638] synthesizing module 'VGA_V_sync' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:23]
INFO: [Synth 8-3491] module 'VGA_V_counter' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:34' bound to instance 'VGA_V_counter_inst' of component 'VGA_V_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:78]
INFO: [Synth 8-638] synthesizing module 'VGA_V_counter' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:41]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Counter_generic' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Counter_generic.vhd:35' bound to instance 'Counter_generic_10b' of component 'Counter_generic' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:82]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_limit' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'VGA_V_counter' (14#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_counter.vhd:41]
INFO: [Synth 8-3491] module 'FlipFlopD_ena' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/FlipFlopD_ena.vhd:35' bound to instance 'FlipFlopD_inst' of component 'FlipFlopD_ena' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:90]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_inf_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:100]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_sup_edge' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'VGA_V_sync' (15#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_V_sync.vhd:23]
INFO: [Synth 8-3491] module 'Visible_flag_generator' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:34' bound to instance 'Visible_flag_generator_inst' of component 'Visible_flag_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Visible_flag_generator' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Visible_flag_generator' (16#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Visible_flag_generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_sync_control' (17#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_sync_control.vhd:47]
INFO: [Synth 8-3491] module 'VGA_data_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:34' bound to instance 'VGA_data_gen_inst' of component 'VGA_data_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:108]
INFO: [Synth 8-638] synthesizing module 'VGA_data_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_8_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:34' bound to instance 'mux_8_in_inst' of component 'mux_8_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mux_8_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:43]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:34' bound to instance 'mux_ABCD' of component 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:50]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_AB' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_bin_gen' (18#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_CD' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:76]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_output' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'mux_4_in' (19#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_4_in' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_4_in.vhd:34' bound to instance 'mux_EFGH' of component 'mux_4_in' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:78]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mux_bin_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_bin_gen.vhd:34' bound to instance 'mux_out' of component 'mux_bin_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'mux_8_in' (20#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/mux_8_in.vhd:43]
INFO: [Synth 8-3491] module 'font_rom' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:34' bound to instance 'font_rom_inst' of component 'font_rom' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:96]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (21#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/font_rom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'VGA_data_gen' (22#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_data_gen.vhd:45]
INFO: [Synth 8-3491] module 'VGA_rgb_gen' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:34' bound to instance 'VGA_rgb_gen_inst' of component 'VGA_rgb_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:119]
INFO: [Synth 8-638] synthesizing module 'VGA_rgb_gen' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:46]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Comparator_X' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:34' bound to instance 'Comparator_X_inst' of component 'Comparator_X' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Comparator_X__parameterized4' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparator_X__parameterized4' (22#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Comparator_X.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'VGA_rgb_gen' (23#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA_rgb_gen.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'VGA' (24#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/VGA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Voltmeter_top' (25#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/new/Voltmeter_top.vhd:58]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dac_pwm' declared at 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:5' bound to instance 'genUnos' of component 'dac_pwm' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:162]
INFO: [Synth 8-638] synthesizing module 'dac_pwm' [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:17]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dac_pwm' (26#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_dac_pwm.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Voltimetro_toplevel' (27#1) [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/imports/Escritorio/Voltimetro_Esquema_Arty_A7-35_top_level.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.738 ; gain = 298.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.738 ; gain = 298.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1586.738 ; gain = 298.922
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/.Xil/Vivado-5212-DESKTOP-V2V80JQ/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk25MHz_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1586.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk25MHz_gen/inst'
Finished Parsing XDC File [c:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk25MHz_gen/inst'
Parsing XDC File [c:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk25MHz_gen/inst'
Finished Parsing XDC File [c:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk25MHz_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voltimetro_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voltimetro_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'jd[0]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'jd[2]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'jd[3]'. [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc:76]
Finished Parsing XDC File [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.srcs/constrs_1/imports/Prueba_TP_ED1/Archivo de restricciones Arty-A7-35.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Voltimetro_toplevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1697.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1820.367 ; gain = 532.551
164 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1820.367 ; gain = 749.234
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-18:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1887.613 ; gain = 6.105
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A2D137A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.496 ; gain = 1524.883
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 20:36:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 20:36:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 20:43:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 20:43:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 20:44:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 20:44:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3488.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 4128.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 4128.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4128.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4198.961 ; gain = 722.883
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 20:50:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 20:50:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 21:00:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 21:00:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 21:07:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/synth_1/runme.log
[Sun Mar 14 21:07:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 14 21:14:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/manci/OneDrive/Escritorio/Prueba_TP_ED1/Prueba_TP_ED1.runs/impl_1/Voltimetro_toplevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A2D137A
current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 23:09:20 2021...
