<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll0" module="pll0" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 03 13 23:14:20.652" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll0.lpc" type="lpc" modified="2019 03 13 23:14:19.226"/>
		<File name="pll0.vhd" type="top_level_vhdl" modified="2019 03 13 23:14:19.290"/>
		<File name="pll0_tmpl.vhd" type="template_vhdl" modified="2019 03 13 23:14:19.293"/>
  </Package>
</DiamondModule>
