// Seed: 1021609251
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6
);
  initial id_8[1'h0];
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    output logic id_10,
    input wor id_11,
    output tri0 id_12
    , id_18,
    input uwire id_13,
    input uwire id_14,
    input wire id_15,
    input supply1 id_16
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_12,
      id_16,
      id_4,
      id_2,
      id_2,
      id_13,
      id_4
  );
  wire id_19;
  assign id_1  = id_5;
  assign id_6  = id_7;
  assign id_18 = ~id_5;
  always @(posedge id_0) id_10 <= 1;
endmodule
