Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 19 09:57:40 2020
| Host         : Zikuns-Lenovo-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CLK1/NEWCLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: CLK2/NEWCLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: DISPLAY_AND_AUDIO/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.772        0.000                      0                   42        0.251        0.000                      0                   42        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.772        0.000                      0                   42        0.251        0.000                      0                   42        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.304ns (30.722%)  route 2.941ns (69.278%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.795     5.316    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  DISPLAY_AND_AUDIO/count2_reg[4]/Q
                         net (fo=8, routed)           1.382     7.154    DISPLAY_AND_AUDIO/count2_reg[4]
    SLICE_X1Y122         LUT5 (Prop_lut5_I3_O)        0.150     7.304 r  DISPLAY_AND_AUDIO/sclk_i_23/O
                         net (fo=1, routed)           0.299     7.603    DISPLAY_AND_AUDIO/sclk_i_23_n_0
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.929 r  DISPLAY_AND_AUDIO/sclk_i_17/O
                         net (fo=1, routed)           0.550     8.479    DISPLAY_AND_AUDIO/sclk_i_17_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     8.603 r  DISPLAY_AND_AUDIO/sclk_i_10/O
                         net (fo=1, routed)           0.403     9.006    DISPLAY_AND_AUDIO/sclk_i_10_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.130 r  DISPLAY_AND_AUDIO/sclk_i_3/O
                         net (fo=1, routed)           0.306     9.437    DISPLAY_AND_AUDIO/sclk_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I1_O)        0.124     9.561 r  DISPLAY_AND_AUDIO/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.561    DISPLAY_AND_AUDIO/sclk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.077    15.333    DISPLAY_AND_AUDIO/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 CLK1/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/NEWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.704ns (25.512%)  route 2.056ns (74.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.795     5.316    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CLK1/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.258     7.030    CLK1/COUNT_reg[11]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     7.154 r  CLK1/NEWCLOCK_i_2/O
                         net (fo=1, routed)           0.797     7.952    CLK1/NEWCLOCK_i_2_n_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     8.076 r  CLK1/NEWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     8.076    CLK1/NEWCLOCK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  CLK1/NEWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    CLK1/CLOCK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  CLK1/NEWCLOCK_reg/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.029    15.285    CLK1/NEWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.426ns (53.954%)  route 1.217ns (46.046%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.960 r  DISPLAY_AND_AUDIO/count2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.960    DISPLAY_AND_AUDIO/count2_reg[8]_i_1_n_6
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[9]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.062    15.318    DISPLAY_AND_AUDIO/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.405ns (53.586%)  route 1.217ns (46.414%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.939 r  DISPLAY_AND_AUDIO/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.939    DISPLAY_AND_AUDIO/count2_reg[8]_i_1_n_4
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[11]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.062    15.318    DISPLAY_AND_AUDIO/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.331ns (52.238%)  route 1.217ns (47.762%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.865 r  DISPLAY_AND_AUDIO/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.865    DISPLAY_AND_AUDIO/count2_reg[8]_i_1_n_5
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.062    15.318    DISPLAY_AND_AUDIO/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.315ns (51.936%)  route 1.217ns (48.064%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.626 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.849 r  DISPLAY_AND_AUDIO/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.849    DISPLAY_AND_AUDIO/count2_reg[8]_i_1_n_7
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.669    15.010    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[8]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.062    15.318    DISPLAY_AND_AUDIO/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.312ns (51.879%)  route 1.217ns (48.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.846    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.671    15.012    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[5]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    15.320    DISPLAY_AND_AUDIO/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.291ns (51.476%)  route 1.217ns (48.524%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.825 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.825    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.671    15.012    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[7]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    15.320    DISPLAY_AND_AUDIO/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.217ns (50.001%)  route 1.217ns (49.999%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.751 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.751    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.671    15.012    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[6]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    15.320    DISPLAY_AND_AUDIO/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.201ns (49.670%)  route 1.217ns (50.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.796     5.317    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  DISPLAY_AND_AUDIO/count2_reg[2]/Q
                         net (fo=10, routed)          1.217     6.990    DISPLAY_AND_AUDIO/count2_reg[2]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.512 r  DISPLAY_AND_AUDIO/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    DISPLAY_AND_AUDIO/count2_reg[0]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.735 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.735    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.671    15.012    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    15.320    DISPLAY_AND_AUDIO/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/NEWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    CLK2/CLOCK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK2/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.175     1.785    CLK2/COUNT[0]
    SLICE_X30Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.828 r  CLK2/NEWCLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    CLK2/NEWCLOCK_i_1__0_n_0
    SLICE_X30Y46         FDRE                                         r  CLK2/NEWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    CLK2/CLOCK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK2/NEWCLOCK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.131     1.577    CLK2/NEWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    CLK2/CLOCK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CLK2/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.175     1.785    CLK2/COUNT[0]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  CLK2/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    CLK2/COUNT[2]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  CLK2/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    CLK2/CLOCK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK2/COUNT_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.567    CLK2/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CLK1/NEWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/NEWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    CLK1/CLOCK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  CLK1/NEWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CLK1/NEWCLOCK_reg/Q
                         net (fo=28, routed)          0.183     1.872    CLK1/CLK
    SLICE_X1Y127         LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  CLK1/NEWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.917    CLK1/NEWCLOCK_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  CLK1/NEWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.937     2.065    CLK1/CLOCK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  CLK1/NEWCLOCK_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091     1.640    CLK1/NEWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CLK1/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.822    CLK1/COUNT_reg[10]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.933 r  CLK1/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    CLK1/COUNT_reg[8]_i_1_n_5
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.938     2.066    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[10]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    CLK1/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK1/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CLK1/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.134     1.823    CLK1/COUNT_reg[6]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  CLK1/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    CLK1/COUNT_reg[4]_i_1_n_5
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.937     2.065    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[6]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    CLK1/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  DISPLAY_AND_AUDIO/count2_reg[10]/Q
                         net (fo=9, routed)           0.146     1.835    DISPLAY_AND_AUDIO/count2_reg[10]
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.946 r  DISPLAY_AND_AUDIO/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    DISPLAY_AND_AUDIO/count2_reg[8]_i_1_n_5
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.937     2.065    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    DISPLAY_AND_AUDIO/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.639%)  route 0.157ns (38.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  DISPLAY_AND_AUDIO/count2_reg[6]/Q
                         net (fo=9, routed)           0.157     1.846    DISPLAY_AND_AUDIO/count2_reg[6]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.957 r  DISPLAY_AND_AUDIO/count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    DISPLAY_AND_AUDIO/count2_reg[4]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.938     2.066    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[6]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    DISPLAY_AND_AUDIO/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CLK1/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CLK1/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.822    CLK1/COUNT_reg[10]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.966 r  CLK1/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    CLK1/COUNT_reg[8]_i_1_n_4
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.938     2.066    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  CLK1/COUNT_reg[11]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    CLK1/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CLK1/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK1/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CLK1/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.134     1.823    CLK1/COUNT_reg[6]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.967 r  CLK1/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    CLK1/COUNT_reg[4]_i_1_n_4
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.937     2.065    CLK1/CLOCK_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  CLK1/COUNT_reg[7]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    CLK1/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DISPLAY_AND_AUDIO/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.024%)  route 0.226ns (51.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.665     1.549    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  DISPLAY_AND_AUDIO/sclk_reg/Q
                         net (fo=14, routed)          0.226     1.939    DISPLAY_AND_AUDIO/J_MIC3_Pin4_OBUF
    SLICE_X2Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.984 r  DISPLAY_AND_AUDIO/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.984    DISPLAY_AND_AUDIO/sclk_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.937     2.065    DISPLAY_AND_AUDIO/CLOCK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.120     1.669    DISPLAY_AND_AUDIO/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126   CLK1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   CLK1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y128   CLK1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126   CLK1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126   CLK1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y126   CLK1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   CLK1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   CLK1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y127   CLK1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   CLK2/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   CLK2/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   CLK2/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   CLK2/NEWCLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   CLK1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   CLK1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   DISPLAY_AND_AUDIO/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   DISPLAY_AND_AUDIO/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   DISPLAY_AND_AUDIO/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120   DISPLAY_AND_AUDIO/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   CLK1/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128   CLK1/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y126   CLK1/COUNT_reg[1]/C



