INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/piso_ce/piso_ce.srcs/sources_1/new/piso_ce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso_ce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/piso_ce/piso_ce.srcs/sim_1/new/piso_ce_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso_ce_tb
