INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:40:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 buffer50/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer40/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.995ns (22.600%)  route 3.408ns (77.400%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=882, unset)          0.508     0.508    buffer50/clk
    SLICE_X8Y126         FDRE                                         r  buffer50/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer50/outs_reg[0]/Q
                         net (fo=5, routed)           0.323     1.063    cmpi1/buffer50_outs[0]
    SLICE_X9Y126         LUT2 (Prop_lut2_I0_O)        0.119     1.182 r  cmpi1/out0_valid_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.182    cmpi1/out0_valid_INST_0_i_8_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.433 f  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=24, routed)          0.706     2.139    init0/control/result[0]
    SLICE_X9Y138         LUT5 (Prop_lut5_I0_O)        0.049     2.188 r  init0/control/transmitValue_i_3__25/O
                         net (fo=3, routed)           0.274     2.462    fork0/generateBlocks[4].regblock/fullReg_reg_4
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.129     2.591 f  fork0/generateBlocks[4].regblock/fullReg_i_2__11/O
                         net (fo=5, routed)           0.465     3.057    buffer25/fifo/fullReg_i_2__9_2
    SLICE_X3Y136         LUT6 (Prop_lut6_I3_O)        0.043     3.100 r  buffer25/fifo/a_loadEn_INST_0_i_8/O
                         net (fo=3, routed)           0.182     3.281    buffer25/fifo/a_loadEn_INST_0_i_8_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I5_O)        0.043     3.324 r  buffer25/fifo/a_loadEn_INST_0_i_3/O
                         net (fo=4, routed)           0.577     3.902    buffer35/control/fullReg_reg_0
    SLICE_X18Y131        LUT6 (Prop_lut6_I4_O)        0.043     3.945 f  buffer35/control/outputValid_i_2__3/O
                         net (fo=5, routed)           0.283     4.227    fork15/control/generateBlocks[0].regblock/addi10_result_ready
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     4.270 f  fork15/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=5, routed)           0.330     4.601    buffer40/control/dataReg_reg[0]_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I3_O)        0.043     4.644 r  buffer40/control/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.267     4.911    buffer40/regEnable
    SLICE_X13Y128        FDRE                                         r  buffer40/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=882, unset)          0.483     5.683    buffer40/clk
    SLICE_X13Y128        FDRE                                         r  buffer40/dataReg_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X13Y128        FDRE (Setup_fdre_C_CE)      -0.194     5.453    buffer40/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.543    




