VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-11925-ga544f5fea-dirty
Revision: v8.0.0-11925-ga544f5fea-dirty
Compiled: 2025-01-14T21:35:49
Compiler: GNU 9.4.0 on Linux-4.15.0-213-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/elgamma8/research/release/vtr-verilog-to-routing/vpr/vpr k6_N10_mem32K_40_N.xml single_ff.pre-vpr.blif --place

Using up to 1 parallel worker(s)

Architecture file: k6_N10_mem32K_40_N.xml
Circuit name: single_ff.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
Error 1: k6_N10_mem32K_40_N.xml:-1 Failed to open file
The entire flow of VPR took 0.00 seconds (max_rss 14.2 MiB)
