digraph "CFG for '_Z13kInitClustersP13__hip_surfacePfiiii' function" {
	label="CFG for '_Z13kInitClustersP13__hip_surfacePfiiii' function";

	Node0x53113e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = mul nsw i32 %5, %4\l  %17 = icmp slt i32 %15, %16\l  br i1 %17, label %18, label %87\l|{<s0>T|<s1>F}}"];
	Node0x53113e0:s0 -> Node0x5312d50;
	Node0x53113e0:s1 -> Node0x5312de0;
	Node0x5312d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%18:\l18:                                               \l  %19 = sdiv i32 %2, %4\l  %20 = sdiv i32 %3, %5\l  %21 = freeze i32 %15\l  %22 = freeze i32 %4\l  %23 = sdiv i32 %21, %22\l  %24 = mul i32 %23, %22\l  %25 = sub i32 %21, %24\l  %26 = mul nsw i32 %25, %19\l  %27 = sdiv i32 %19, 2\l  %28 = add nsw i32 %26, %27\l  %29 = mul nsw i32 %23, %20\l  %30 = sdiv i32 %20, 2\l  %31 = add nsw i32 %29, %30\l  %32 = shl nsw i32 %28, 4\l  %33 = bitcast %struct.__hip_surface addrspace(1)* %0 to i32 addrspace(1)*\l  %34 = addrspacecast i32 addrspace(1)* %33 to i32 addrspace(4)*\l  %35 = getelementptr inbounds i32, i32 addrspace(4)* %34, i64 8\l  %36 = load i32, i32 addrspace(4)* %35, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %37 = getelementptr inbounds i32, i32 addrspace(4)* %34, i64 9\l  %38 = load i32, i32 addrspace(4)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %39 = icmp eq i32 %36, 4\l  br i1 %39, label %40, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5312d50:s0 -> Node0x5314990;
	Node0x5312d50:s1 -> Node0x5314a20;
	Node0x5314990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%40:\l40:                                               \l  %41 = sdiv i32 %32, 3\l  br label %47\l}"];
	Node0x5314990 -> Node0x5314bf0;
	Node0x5314a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%42:\l42:                                               \l  %43 = sext i32 %36 to i64\l  %44 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE9FormatLUT, i64 0, i64 %43\l  %45 = load i32, i32 addrspace(4)* %44, align 4, !tbaa !11\l  %46 = ashr i32 %32, %45\l  br label %47\l}"];
	Node0x5314a20 -> Node0x5314bf0;
	Node0x5314bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%47:\l47:                                               \l  %48 = phi i32 [ %41, %40 ], [ %46, %42 ]\l  %49 = sext i32 %38 to i64\l  %50 = lshr i64 4176, %49\l  %51 = and i64 %50, 1\l  %52 = icmp eq i64 %51, 0\l  br i1 %52, label %55, label %53\l|{<s0>T|<s1>F}}"];
	Node0x5314bf0:s0 -> Node0x53153c0;
	Node0x5314bf0:s1 -> Node0x5315410;
	Node0x5315410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%53:\l53:                                               \l  %54 = sdiv i32 %48, 3\l  br label %59\l}"];
	Node0x5315410 -> Node0x53155e0;
	Node0x53153c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%55:\l55:                                               \l  %56 = getelementptr inbounds [20 x i32], [20 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE8OrderLUT, i64 0, i64 %49\l  %57 = load i32, i32 addrspace(4)* %56, align 4, !tbaa !11\l  %58 = ashr i32 %48, %57\l  br label %59\l}"];
	Node0x53153c0 -> Node0x53155e0;
	Node0x53155e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%59:\l59:                                               \l  %60 = phi i32 [ %54, %53 ], [ %58, %55 ]\l  %61 = bitcast %struct.__hip_surface addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %62 = addrspacecast \<8 x i32\> addrspace(1)* %61 to \<8 x i32\> addrspace(4)*\l  %63 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %62, align 32, !tbaa !15,\l... !amdgpu.noclobber !5\l  %64 = tail call \<3 x float\> @llvm.amdgcn.image.load.2d.v3f32.i32(i32 7, i32\l... %60, i32 %31, \<8 x i32\> %63, i32 0, i32 0)\l  %65 = extractelement \<3 x float\> %64, i64 0\l  %66 = sext i32 %15 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %1, i64 %66\l  store float %65, float addrspace(1)* %67, align 4, !tbaa !16\l  %68 = extractelement \<3 x float\> %64, i64 1\l  %69 = add nsw i32 %15, %16\l  %70 = sext i32 %69 to i64\l  %71 = getelementptr inbounds float, float addrspace(1)* %1, i64 %70\l  store float %68, float addrspace(1)* %71, align 4, !tbaa !16\l  %72 = extractelement \<3 x float\> %64, i64 2\l  %73 = shl nsw i32 %16, 1\l  %74 = add nsw i32 %15, %73\l  %75 = sext i32 %74 to i64\l  %76 = getelementptr inbounds float, float addrspace(1)* %1, i64 %75\l  store float %72, float addrspace(1)* %76, align 4, !tbaa !16\l  %77 = sitofp i32 %28 to float\l  %78 = mul nsw i32 %16, 3\l  %79 = add nsw i32 %15, %78\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds float, float addrspace(1)* %1, i64 %80\l  store float %77, float addrspace(1)* %81, align 4, !tbaa !16\l  %82 = sitofp i32 %31 to float\l  %83 = shl nsw i32 %16, 2\l  %84 = add nsw i32 %15, %83\l  %85 = sext i32 %84 to i64\l  %86 = getelementptr inbounds float, float addrspace(1)* %1, i64 %85\l  store float %82, float addrspace(1)* %86, align 4, !tbaa !16\l  br label %87\l}"];
	Node0x53155e0 -> Node0x5312de0;
	Node0x5312de0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  ret void\l}"];
}
