//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19 // -- Begin function triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19
                                        // @triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19
.visible .entry triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_8,
	.param .u32 triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<35>;
	.reg .f32 	%f<26>;
	.reg .b64 	%rd<55>;
	.loc	1 19 0                          // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:19:0

// %bb.0:
	ld.param.u64 	%rd17, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_0];
	ld.param.u64 	%rd18, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_1];
$L__tmp0:
	.loc	1 21 28                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:21:33
	shl.b32 	%r10, %r1, 7;
	ld.param.u64 	%rd19, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_2];
	ld.param.u64 	%rd20, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_3];
	.loc	1 22 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:22:36
	mov.u32 	%r11, %tid.x;
	and.b32  	%r12, %r11, 127;
	ld.param.u64 	%rd21, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_4];
	.loc	1 22 23                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:22:23
	or.b32  	%r13, %r10, %r12;
	ld.param.u64 	%rd22, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_5];
	ld.param.u64 	%rd23, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_6];
	.loc	1 24 21                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:24:21
	shr.s32 	%r15, %r13, 31;
	shr.u32 	%r16, %r15, 30;
	add.s32 	%r17, %r13, %r16;
	shr.s32 	%r18, %r17, 2;
	ld.param.u64 	%rd24, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_7];
	.loc	1 24 26                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:24:26
	shr.u32 	%r19, %r18, 30;
	add.s32 	%r20, %r18, %r19;
	and.b32  	%r21, %r20, -4;
	sub.s32 	%r22, %r18, %r21;
	ld.param.u64 	%rd25, [triton_poi_fused__unsafe_index_add_convolution_leaky_relu_mul_sub_19_param_8];
	.loc	1 25 19                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:25:19
	and.b32  	%r23, %r17, -4;
	sub.s32 	%r24, %r13, %r23;
	.loc	1 26 19                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:26:19
	bfe.s32 	%r25, %r1, 24, 1;
	shr.u32 	%r26, %r25, 28;
	add.s32 	%r27, %r13, %r26;
	shr.s32 	%r28, %r27, 4;
	.loc	1 27 27                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:27:27
	shr.s32 	%r29, %r27, 31;
	shr.u32 	%r30, %r29, 26;
	add.s32 	%r31, %r28, %r30;
	and.b32  	%r32, %r31, -64;
	sub.s32 	%r33, %r28, %r32;
	.loc	1 29 30                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:29:30
	mul.wide.s32 	%rd26, %r22, 8;
	add.s64 	%rd2, %rd18, %rd26;
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:29:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 30 30                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:30:30
	mul.wide.s32 	%rd27, %r24, 8;
	add.s64 	%rd4, %rd19, %rd27;
	.loc	1 30 35                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:30:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 31 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:31:31
	mul.wide.s32 	%rd28, %r33, 4;
	add.s64 	%rd5, %rd21, %rd28;
	.loc	1 31 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:32:31
	add.s64 	%rd7, %rd22, %rd27;
	.loc	1 32 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:32:36
	// begin inline asm
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:33:31
	mul.wide.s32 	%rd29, %r24, 4;
	add.s64 	%rd8, %rd23, %rd29;
	.loc	1 33 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:33:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:34:31
	add.s64 	%rd10, %rd24, %rd26;
	.loc	1 34 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:34:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:35:31
	mul.wide.s32 	%rd30, %r22, 4;
	add.s64 	%rd11, %rd25, %rd30;
	.loc	1 35 36                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:35:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 39 32                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:39:32
	shr.u64 	%rd31, %rd1, 62;
	and.b64  	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd32, %rd1;
	.loc	1 43 48                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:43:48
	shl.b32 	%r34, %r28, 2;
	.loc	1 43 30                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:43:30
	shl.b64 	%rd34, %rd3, 2;
	add.s64 	%rd35, %rd20, %rd34;
	shr.u64 	%rd36, %rd3, 60;
	and.b64  	%rd37, %rd36, 8;
	add.s64 	%rd38, %rd35, %rd37;
	shl.b64 	%rd39, %rd33, 3;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.s32 	%rd41, %r34, 4;
	add.s64 	%rd12, %rd40, %rd41;
	.loc	1 43 53                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:43:53
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 53 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:53:31
	shl.b64 	%rd42, %rd6, 2;
	add.s64 	%rd43, %rd20, %rd42;
	shr.u64 	%rd44, %rd6, 60;
	and.b64  	%rd45, %rd44, 8;
	add.s64 	%rd46, %rd43, %rd45;
	add.s64 	%rd47, %rd46, %rd39;
	add.s64 	%rd13, %rd47, %rd41;
	.loc	1 53 55                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:53:55
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 63 35                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:63:35
	shr.u64 	%rd48, %rd9, 62;
	and.b64  	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd49, %rd9;
	.loc	1 64 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:64:31
	shl.b64 	%rd51, %rd50, 3;
	add.s64 	%rd52, %rd38, %rd51;
	add.s64 	%rd14, %rd52, %rd41;
	.loc	1 64 55                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:64:55
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 69 31                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:69:31
	add.s64 	%rd53, %rd46, %rd51;
	add.s64 	%rd15, %rd53, %rd41;
	.loc	1 69 56                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:69:56
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 64 55                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:64:55
	mov.b32 	%f2, %r7;
	mov.b32 	%f3, %r5;
	.loc	1 65 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:65:20
	mov.b32 	%f4, %r2;
	add.f32 	%f5, %f4, %f3;
	add.f32 	%f6, %f4, %f2;
	.loc	1 66 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:66:20
	setp.gt.f32 	%p13, %f6, 0f00000000;
	setp.gt.f32 	%p14, %f5, 0f00000000;
	.loc	1 67 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:67:20
	mul.f32 	%f7, %f6, 0f3DCCCCCD;
	mul.f32 	%f8, %f5, 0f3DCCCCCD;
	.loc	1 68 35                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:68:35
	selp.f32 	%f9, %f5, %f8, %p14;
	selp.f32 	%f10, %f6, %f7, %p13;
	.loc	1 69 56                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:69:56
	mov.b32 	%f11, %r8;
	mov.b32 	%f12, %r6;
	.loc	1 70 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:70:20
	add.f32 	%f13, %f4, %f12;
	add.f32 	%f14, %f4, %f11;
	.loc	1 71 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:71:20
	setp.gt.f32 	%p15, %f14, 0f00000000;
	setp.gt.f32 	%p16, %f13, 0f00000000;
	.loc	1 72 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:72:20
	mul.f32 	%f15, %f14, 0f3DCCCCCD;
	mul.f32 	%f16, %f13, 0f3DCCCCCD;
	.loc	1 73 35                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:73:35
	selp.f32 	%f17, %f13, %f16, %p16;
	selp.f32 	%f18, %f14, %f15, %p15;
	.loc	1 74 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:74:20
	sub.f32 	%f19, %f18, %f10;
	sub.f32 	%f20, %f17, %f9;
	.loc	1 75 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:75:20
	mov.b32 	%f21, %r3;
	.loc	1 76 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:76:20
	fma.rn.f32 	%f22, %f20, %f21, %f9;
	fma.rn.f32 	%f23, %f19, %f21, %f10;
	.loc	1 77 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:77:20
	sub.f32 	%f24, %f23, %f22;
	.loc	1 79 20                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:79:20
	fma.rn.f32 	%f25, %f24, %f1, %f22;
	.loc	1 80 28                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:80:28
	mul.wide.s32 	%rd54, %r13, 4;
	add.s64 	%rd16, %rd17, %rd54;
	.loc	1 80 40                         // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:80:40
	mov.b32 	%r9, %f25;
	// begin inline asm
	@%p1 st.global.b32 [ %rd16 + 0 ], { %r9 };
	// end inline asm
	.loc	1 80 4                          // ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py:80:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/kp/ckpsvi25kv74tkrrwftijdcpslniam3pwiyyck3hkmapl5ryuefk.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 107
.b8 112
.b8 115
.b8 118
.b8 105
.b8 50
.b8 53
.b8 107
.b8 118
.b8 55
.b8 52
.b8 116
.b8 107
.b8 114
.b8 114
.b8 119
.b8 102
.b8 116
.b8 105
.b8 106
.b8 100
.b8 99
.b8 112
.b8 115
.b8 108
.b8 110
.b8 105
.b8 97
.b8 109
.b8 51
.b8 112
.b8 119
.b8 105
.b8 121
.b8 121
.b8 99
.b8 107
.b8 51
.b8 104
.b8 107
.b8 109
.b8 97
.b8 112
.b8 108
.b8 53
.b8 114
.b8 121
.b8 117
.b8 101
.b8 102
.b8 107
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 107
.b8 112
.b8 0
	}
	.section	.debug_macinfo	{	}
