
02-MSC_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004364  080002b0  080002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08004614  08004614  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08004614  08004614  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004614  08004614  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004614  08004614  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004614  08004614  00005614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004618  08004618  00005618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  24000000  0800461c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  2400000c  08004628  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  00007000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d074  00000000  00000000  0000603a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020f9  00000000  00000000  000130ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  000151a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000933  00000000  00000000  00015df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f2e2  00000000  00000000  0001672b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e86d  00000000  00000000  00045a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012baba  00000000  00000000  0005427a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fd34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003180  00000000  00000000  0017fd78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00182ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400000c 	.word	0x2400000c
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080045fc 	.word	0x080045fc

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000010 	.word	0x24000010
 80002ec:	080045fc 	.word	0x080045fc

080002f0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b088      	sub	sp, #32
 80002f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f6:	f107 030c 	add.w	r3, r7, #12
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	605a      	str	r2, [r3, #4]
 8000300:	609a      	str	r2, [r3, #8]
 8000302:	60da      	str	r2, [r3, #12]
 8000304:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOO_CLK_ENABLE();
 8000306:	4b1f      	ldr	r3, [pc, #124]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000308:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800030c:	4a1d      	ldr	r2, [pc, #116]	@ (8000384 <MX_GPIO_Init+0x94>)
 800030e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000312:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000316:	4b1b      	ldr	r3, [pc, #108]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000318:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800031c:	60bb      	str	r3, [r7, #8]
 800031e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000320:	4b18      	ldr	r3, [pc, #96]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000322:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000326:	4a17      	ldr	r2, [pc, #92]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000328:	f043 0302 	orr.w	r3, r3, #2
 800032c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000330:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000332:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOP_CLK_ENABLE();
 800033a:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <MX_GPIO_Init+0x94>)
 800033c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000340:	4a10      	ldr	r2, [pc, #64]	@ (8000384 <MX_GPIO_Init+0x94>)
 8000342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000346:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800034a:	4b0e      	ldr	r3, [pc, #56]	@ (8000384 <MX_GPIO_Init+0x94>)
 800034c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000350:	603b      	str	r3, [r7, #0]
 8000352:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2104      	movs	r1, #4
 8000358:	480b      	ldr	r0, [pc, #44]	@ (8000388 <MX_GPIO_Init+0x98>)
 800035a:	f000 ff57 	bl	800120c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800035e:	2304      	movs	r3, #4
 8000360:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000362:	2301      	movs	r3, #1
 8000364:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036a:	2300      	movs	r3, #0
 800036c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800036e:	f107 030c 	add.w	r3, r7, #12
 8000372:	4619      	mov	r1, r3
 8000374:	4804      	ldr	r0, [pc, #16]	@ (8000388 <MX_GPIO_Init+0x98>)
 8000376:	f000 fde9 	bl	8000f4c <HAL_GPIO_Init>

}
 800037a:	bf00      	nop
 800037c:	3720      	adds	r7, #32
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	58024400 	.word	0x58024400
 8000388:	58020400 	.word	0x58020400

0800038c <app_IsReady>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint8_t app_IsReady()
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
	uint32_t Application_vector = 0x90000000;
 8000392:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000396:	607b      	str	r3, [r7, #4]
  uint32_t data;

  data = *(uint32_t *)Application_vector;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	603b      	str	r3, [r7, #0]
  
	if((data & 0x2FF80000 ) == 0x24000000)
 800039e:	683a      	ldr	r2, [r7, #0]
 80003a0:	4b12      	ldr	r3, [pc, #72]	@ (80003ec <app_IsReady+0x60>)
 80003a2:	4013      	ands	r3, r2
 80003a4:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 80003a8:	d101      	bne.n	80003ae <app_IsReady+0x22>
		return SUCCESS;
 80003aa:	2300      	movs	r3, #0
 80003ac:	e017      	b.n	80003de <app_IsReady+0x52>
	else if((data & 0x2FF80000 ) == 0x20000000)
 80003ae:	683a      	ldr	r2, [r7, #0]
 80003b0:	4b0e      	ldr	r3, [pc, #56]	@ (80003ec <app_IsReady+0x60>)
 80003b2:	4013      	ands	r3, r2
 80003b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003b8:	d101      	bne.n	80003be <app_IsReady+0x32>
		return SUCCESS;
 80003ba:	2300      	movs	r3, #0
 80003bc:	e00f      	b.n	80003de <app_IsReady+0x52>
  else if((data & 0x3FF80000 ) == 0x30000000)
 80003be:	683a      	ldr	r2, [r7, #0]
 80003c0:	4b0b      	ldr	r3, [pc, #44]	@ (80003f0 <app_IsReady+0x64>)
 80003c2:	4013      	ands	r3, r2
 80003c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80003c8:	d101      	bne.n	80003ce <app_IsReady+0x42>
		return SUCCESS;
 80003ca:	2300      	movs	r3, #0
 80003cc:	e007      	b.n	80003de <app_IsReady+0x52>
 	else if((data & 0x3FF80000 ) == 0x00000000)
 80003ce:	683a      	ldr	r2, [r7, #0]
 80003d0:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <app_IsReady+0x64>)
 80003d2:	4013      	ands	r3, r2
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d101      	bne.n	80003dc <app_IsReady+0x50>
		return SUCCESS; 
 80003d8:	2300      	movs	r3, #0
 80003da:	e000      	b.n	80003de <app_IsReady+0x52>
	else
		return ERROR;
 80003dc:	2301      	movs	r3, #1
}
 80003de:	4618      	mov	r0, r3
 80003e0:	370c      	adds	r7, #12
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	2ff80000 	.word	0x2ff80000
 80003f0:	3ff80000 	.word	0x3ff80000

080003f4 <JumpToApplication>:

static uint8_t JumpToApplication(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b091      	sub	sp, #68	@ 0x44
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80003fe:	3b40      	subs	r3, #64	@ 0x40
 8000400:	331f      	adds	r3, #31
 8000402:	095b      	lsrs	r3, r3, #5
 8000404:	015c      	lsls	r4, r3, #5
  uint32_t primask_bit;
  typedef  void (*pFunction)(void);
  static pFunction JumpToApp;
  uint32_t Application_vector = 0x90000000;
 8000406:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800040a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Suspend SysTick */
  HAL_SuspendTick();
 800040c:	f000 fc0e 	bl	8000c2c <HAL_SuspendTick>

#if defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  /* if I-Cache is enabled, disable I-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_IC_Msk)
 8000410:	4b45      	ldr	r3, [pc, #276]	@ (8000528 <JumpToApplication+0x134>)
 8000412:	695b      	ldr	r3, [r3, #20]
 8000414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000418:	2b00      	cmp	r3, #0
 800041a:	d016      	beq.n	800044a <JumpToApplication+0x56>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800041c:	f3bf 8f4f 	dsb	sy
}
 8000420:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000422:	f3bf 8f6f 	isb	sy
}
 8000426:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000428:	4b3f      	ldr	r3, [pc, #252]	@ (8000528 <JumpToApplication+0x134>)
 800042a:	695b      	ldr	r3, [r3, #20]
 800042c:	4a3e      	ldr	r2, [pc, #248]	@ (8000528 <JumpToApplication+0x134>)
 800042e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000432:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000434:	4b3c      	ldr	r3, [pc, #240]	@ (8000528 <JumpToApplication+0x134>)
 8000436:	2200      	movs	r2, #0
 8000438:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800043c:	f3bf 8f4f 	dsb	sy
}
 8000440:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000442:	f3bf 8f6f 	isb	sy
}
 8000446:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000448:	bf00      	nop
  }
#endif /* defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) */

#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  /* if D-Cache is enabled, disable D-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_DC_Msk)
 800044a:	4b37      	ldr	r3, [pc, #220]	@ (8000528 <JumpToApplication+0x134>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000452:	2b00      	cmp	r3, #0
 8000454:	d043      	beq.n	80004de <JumpToApplication+0xea>
    #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
       __ALIGNED(__SCB_DCACHE_LINE_SIZE)
    #endif
    ;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000456:	4b34      	ldr	r3, [pc, #208]	@ (8000528 <JumpToApplication+0x134>)
 8000458:	2200      	movs	r2, #0
 800045a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800045e:	f3bf 8f4f 	dsb	sy
}
 8000462:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 8000464:	4b30      	ldr	r3, [pc, #192]	@ (8000528 <JumpToApplication+0x134>)
 8000466:	695b      	ldr	r3, [r3, #20]
 8000468:	4a2f      	ldr	r2, [pc, #188]	@ (8000528 <JumpToApplication+0x134>)
 800046a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800046e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000470:	f3bf 8f4f 	dsb	sy
}
 8000474:	bf00      	nop
    /* As we can't align the stack to the cache line size, invalidate each of the variables */
      SCB->DCCIMVAC = (uint32_t)&locals.sets;
      SCB->DCCIMVAC = (uint32_t)&locals.ways;
      SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
    #else
      SCB->DCCIMVAC = (uint32_t)&locals;
 8000476:	4b2c      	ldr	r3, [pc, #176]	@ (8000528 <JumpToApplication+0x134>)
 8000478:	4622      	mov	r2, r4
 800047a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
  __ASM volatile ("dsb 0xF":::"memory");
 800047e:	f3bf 8f4f 	dsb	sy
}
 8000482:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000484:	f3bf 8f6f 	isb	sy
}
 8000488:	bf00      	nop
    #endif
      __DSB();
      __ISB();
    #endif

    locals.ccsidr = SCB->CCSIDR;
 800048a:	4b27      	ldr	r3, [pc, #156]	@ (8000528 <JumpToApplication+0x134>)
 800048c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000490:	6023      	str	r3, [r4, #0]
                                            /* clean & invalidate D-Cache */
    locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 8000492:	6823      	ldr	r3, [r4, #0]
 8000494:	0b5b      	lsrs	r3, r3, #13
 8000496:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800049a:	6063      	str	r3, [r4, #4]
    do {
      locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 800049c:	6823      	ldr	r3, [r4, #0]
 800049e:	08db      	lsrs	r3, r3, #3
 80004a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004a4:	60a3      	str	r3, [r4, #8]
      do {
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80004a6:	6863      	ldr	r3, [r4, #4]
 80004a8:	015a      	lsls	r2, r3, #5
 80004aa:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80004ae:	4013      	ands	r3, r2
                       ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80004b0:	68a2      	ldr	r2, [r4, #8]
 80004b2:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80004b4:	491c      	ldr	r1, [pc, #112]	@ (8000528 <JumpToApplication+0x134>)
 80004b6:	4313      	orrs	r3, r2
 80004b8:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (locals.ways-- != 0U);
 80004bc:	68a3      	ldr	r3, [r4, #8]
 80004be:	1e5a      	subs	r2, r3, #1
 80004c0:	60a2      	str	r2, [r4, #8]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d1ef      	bne.n	80004a6 <JumpToApplication+0xb2>
    } while(locals.sets-- != 0U);
 80004c6:	6863      	ldr	r3, [r4, #4]
 80004c8:	1e5a      	subs	r2, r3, #1
 80004ca:	6062      	str	r2, [r4, #4]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d1e5      	bne.n	800049c <JumpToApplication+0xa8>
  __ASM volatile ("dsb 0xF":::"memory");
 80004d0:	f3bf 8f4f 	dsb	sy
}
 80004d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004d6:	f3bf 8f6f 	isb	sy
}
 80004da:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80004dc:	bf00      	nop
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80004de:	f3ef 8310 	mrs	r3, PRIMASK
 80004e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80004e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    SCB_DisableDCache();
  }
#endif /* defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */

  /* Initialize user application's Stack Pointer & Jump to user application  */
  primask_bit = __get_PRIMASK();
 80004e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("cpsid i" : : : "memory");
 80004e8:	b672      	cpsid	i
}
 80004ea:	bf00      	nop
  __disable_irq();

  SCB->VTOR = (uint32_t)Application_vector;
 80004ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000528 <JumpToApplication+0x134>)
 80004ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80004f0:	6093      	str	r3, [r2, #8]
  JumpToApp = (pFunction) (*(__IO uint32_t *)(Application_vector + 4u));
 80004f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80004f4:	3304      	adds	r3, #4
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	461a      	mov	r2, r3
 80004fa:	4b0c      	ldr	r3, [pc, #48]	@ (800052c <JumpToApplication+0x138>)
 80004fc:	601a      	str	r2, [r3, #0]
     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
  /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
  __set_MSPLIM(0x00000000);
#endif  /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */

  __set_MSP(*(__IO uint32_t*) Application_vector);
 80004fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000506:	f383 8808 	msr	MSP, r3
}
 800050a:	bf00      	nop
 800050c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800050e:	637b      	str	r3, [r7, #52]	@ 0x34
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000512:	f383 8810 	msr	PRIMASK, r3
}
 8000516:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);

  JumpToApp();
 8000518:	4b04      	ldr	r3, [pc, #16]	@ (800052c <JumpToApplication+0x138>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4798      	blx	r3
  return SUCCESS;
 800051e:	2300      	movs	r3, #0
}
 8000520:	4618      	mov	r0, r3
 8000522:	3744      	adds	r7, #68	@ 0x44
 8000524:	46bd      	mov	sp, r7
 8000526:	bd90      	pop	{r4, r7, pc}
 8000528:	e000ed00 	.word	0xe000ed00
 800052c:	24000028 	.word	0x24000028

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000536:	f000 f923 	bl	8000780 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800053a:	4b4c      	ldr	r3, [pc, #304]	@ (800066c <main+0x13c>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000542:	2b00      	cmp	r3, #0
 8000544:	d11b      	bne.n	800057e <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000546:	f3bf 8f4f 	dsb	sy
}
 800054a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800054c:	f3bf 8f6f 	isb	sy
}
 8000550:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000552:	4b46      	ldr	r3, [pc, #280]	@ (800066c <main+0x13c>)
 8000554:	2200      	movs	r2, #0
 8000556:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800055a:	f3bf 8f4f 	dsb	sy
}
 800055e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000560:	f3bf 8f6f 	isb	sy
}
 8000564:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000566:	4b41      	ldr	r3, [pc, #260]	@ (800066c <main+0x13c>)
 8000568:	695b      	ldr	r3, [r3, #20]
 800056a:	4a40      	ldr	r2, [pc, #256]	@ (800066c <main+0x13c>)
 800056c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000570:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000572:	f3bf 8f4f 	dsb	sy
}
 8000576:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000578:	f3bf 8f6f 	isb	sy
}
 800057c:	e000      	b.n	8000580 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800057e:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000580:	4b3a      	ldr	r3, [pc, #232]	@ (800066c <main+0x13c>)
 8000582:	695b      	ldr	r3, [r3, #20]
 8000584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000588:	2b00      	cmp	r3, #0
 800058a:	d138      	bne.n	80005fe <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800058c:	4b37      	ldr	r3, [pc, #220]	@ (800066c <main+0x13c>)
 800058e:	2200      	movs	r2, #0
 8000590:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000594:	f3bf 8f4f 	dsb	sy
}
 8000598:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800059a:	4b34      	ldr	r3, [pc, #208]	@ (800066c <main+0x13c>)
 800059c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005a0:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	0b5b      	lsrs	r3, r3, #13
 80005a6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005aa:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	08db      	lsrs	r3, r3, #3
 80005b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005b4:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	015a      	lsls	r2, r3, #5
 80005ba:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80005be:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005c4:	4929      	ldr	r1, [pc, #164]	@ (800066c <main+0x13c>)
 80005c6:	4313      	orrs	r3, r2
 80005c8:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	1e5a      	subs	r2, r3, #1
 80005d0:	607a      	str	r2, [r7, #4]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d1ef      	bne.n	80005b6 <main+0x86>
    } while(sets-- != 0U);
 80005d6:	68bb      	ldr	r3, [r7, #8]
 80005d8:	1e5a      	subs	r2, r3, #1
 80005da:	60ba      	str	r2, [r7, #8]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1e5      	bne.n	80005ac <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005e6:	4b21      	ldr	r3, [pc, #132]	@ (800066c <main+0x13c>)
 80005e8:	695b      	ldr	r3, [r3, #20]
 80005ea:	4a20      	ldr	r2, [pc, #128]	@ (800066c <main+0x13c>)
 80005ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005f2:	f3bf 8f4f 	dsb	sy
}
 80005f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005f8:	f3bf 8f6f 	isb	sy
}
 80005fc:	e000      	b.n	8000600 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80005fe:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000600:	f000 fa7c 	bl	8000afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000604:	f000 f836 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000608:	f7ff fe72 	bl	80002f0 <MX_GPIO_Init>
  MX_XSPI1_Init();
 800060c:	f000 f94e 	bl	80008ac <MX_XSPI1_Init>
  /* USER CODE BEGIN 2 */
  XSPI_NOR_Init();
 8000610:	f003 ff8e 	bl	8004530 <XSPI_NOR_Init>
	XSPI_NOR_EnableSTRMemoryMappedMode();
 8000614:	f003 ff7c 	bl	8004510 <XSPI_NOR_EnableSTRMemoryMappedMode>
	
	if(app_IsReady() == SUCCESS)
 8000618:	f7ff feb8 	bl	800038c <app_IsReady>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d101      	bne.n	8000626 <main+0xf6>
	{
		JumpToApplication();
 8000622:	f7ff fee7 	bl	80003f4 <JumpToApplication>
	}
 
	while(1)
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8000626:	2201      	movs	r2, #1
 8000628:	2104      	movs	r1, #4
 800062a:	4811      	ldr	r0, [pc, #68]	@ (8000670 <main+0x140>)
 800062c:	f000 fdee 	bl	800120c <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000630:	2032      	movs	r0, #50	@ 0x32
 8000632:	f000 fad7 	bl	8000be4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2104      	movs	r1, #4
 800063a:	480d      	ldr	r0, [pc, #52]	@ (8000670 <main+0x140>)
 800063c:	f000 fde6 	bl	800120c <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000640:	2032      	movs	r0, #50	@ 0x32
 8000642:	f000 facf 	bl	8000be4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	2104      	movs	r1, #4
 800064a:	4809      	ldr	r0, [pc, #36]	@ (8000670 <main+0x140>)
 800064c:	f000 fdde 	bl	800120c <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000650:	2032      	movs	r0, #50	@ 0x32
 8000652:	f000 fac7 	bl	8000be4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2104      	movs	r1, #4
 800065a:	4805      	ldr	r0, [pc, #20]	@ (8000670 <main+0x140>)
 800065c:	f000 fdd6 	bl	800120c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8000660:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000664:	f000 fabe 	bl	8000be4 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
 8000668:	bf00      	nop
 800066a:	e7dc      	b.n	8000626 <main+0xf6>
 800066c:	e000ed00 	.word	0xe000ed00
 8000670:	58020400 	.word	0x58020400

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0b0      	sub	sp, #192	@ 0xc0
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800067e:	229c      	movs	r2, #156	@ 0x9c
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f003 ff8e 	bl	80045a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	2220      	movs	r2, #32
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f003 ff88 	bl	80045a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000694:	2001      	movs	r0, #1
 8000696:	f000 fe33 	bl	8001300 <HAL_PWREx_ControlVoltageScaling>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x30>
  {
    Error_Handler();
 80006a0:	f000 f8be 	bl	8000820 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006a4:	f000 fdca 	bl	800123c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80006a8:	4b34      	ldr	r3, [pc, #208]	@ (800077c <SystemClock_Config+0x108>)
 80006aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80006ac:	f023 0318 	bic.w	r3, r3, #24
 80006b0:	4a32      	ldr	r2, [pc, #200]	@ (800077c <SystemClock_Config+0x108>)
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80006b8:	2305      	movs	r3, #5
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	2302      	movs	r3, #2
 80006cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 2;
 80006ce:	2302      	movs	r3, #2
 80006d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 50;
 80006d2:	2332      	movs	r3, #50	@ 0x32
 80006d4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
 80006de:	2302      	movs	r3, #2
 80006e0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 80006ee:	2302      	movs	r3, #2
 80006f0:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSE;
 80006f2:	2302      	movs	r3, #2
 80006f4:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 3;
 80006f6:	2303      	movs	r3, #3
 80006f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 50;
 80006fa:	2332      	movs	r3, #50	@ 0x32
 80006fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
 80006fe:	2302      	movs	r3, #2
 8000700:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
 8000704:	2302      	movs	r3, #2
 8000706:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
 800070a:	2302      	movs	r3, #2
 800070c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 4;
 8000710:	2304      	movs	r3, #4
 8000712:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 2;
 8000716:	2302      	movs	r3, #2
 8000718:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 8000722:	2300      	movs	r3, #0
 8000724:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072c:	4618      	mov	r0, r3
 800072e:	f000 fe2f 	bl	8001390 <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000738:	f000 f872 	bl	8000820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	233f      	movs	r3, #63	@ 0x3f
 800073e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2303      	movs	r3, #3
 8000742:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000748:	2308      	movs	r3, #8
 800074a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800074c:	2304      	movs	r3, #4
 800074e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000750:	2340      	movs	r3, #64	@ 0x40
 8000752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000758:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
 800075a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800075e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000760:	1d3b      	adds	r3, r7, #4
 8000762:	2137      	movs	r1, #55	@ 0x37
 8000764:	4618      	mov	r0, r3
 8000766:	f001 f94d 	bl	8001a04 <HAL_RCC_ClockConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000770:	f000 f856 	bl	8000820 <Error_Handler>
  }
}
 8000774:	bf00      	nop
 8000776:	37c0      	adds	r7, #192	@ 0xc0
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	58024400 	.word	0x58024400

08000780 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000792:	f000 fb61 	bl	8000e58 <HAL_MPU_Disable>

  /* Disables all MPU regions */
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
 8000796:	2300      	movs	r3, #0
 8000798:	75fb      	strb	r3, [r7, #23]
 800079a:	e006      	b.n	80007aa <MPU_Config+0x2a>
  {
    HAL_MPU_DisableRegion(i);
 800079c:	7dfb      	ldrb	r3, [r7, #23]
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 fb78 	bl	8000e94 <HAL_MPU_DisableRegion>
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
 80007a4:	7dfb      	ldrb	r3, [r7, #23]
 80007a6:	3301      	adds	r3, #1
 80007a8:	75fb      	strb	r3, [r7, #23]
 80007aa:	7dfb      	ldrb	r3, [r7, #23]
 80007ac:	2b0f      	cmp	r3, #15
 80007ae:	d9f5      	bls.n	800079c <MPU_Config+0x1c>
  }

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007b0:	2301      	movs	r3, #1
 80007b2:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80007bc:	231f      	movs	r3, #31
 80007be:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80007c0:	2387      	movs	r3, #135	@ 0x87
 80007c2:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80007c8:	2300      	movs	r3, #0
 80007ca:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80007cc:	2301      	movs	r3, #1
 80007ce:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80007d0:	2301      	movs	r3, #1
 80007d2:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80007d4:	2300      	movs	r3, #0
 80007d6:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80007d8:	2300      	movs	r3, #0
 80007da:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 fb6e 	bl	8000ec0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80007e4:	2301      	movs	r3, #1
 80007e6:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80007e8:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 80007ec:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 80007ee:	2316      	movs	r3, #22
 80007f0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80007fa:	2303      	movs	r3, #3
 80007fc:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80007fe:	2300      	movs	r3, #0
 8000800:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000802:	2301      	movs	r3, #1
 8000804:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000806:	2301      	movs	r3, #1
 8000808:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	4618      	mov	r0, r3
 800080e:	f000 fb57 	bl	8000ec0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000812:	2004      	movs	r0, #4
 8000814:	f000 fafe 	bl	8000e14 <HAL_MPU_Enable>

}
 8000818:	bf00      	nop
 800081a:	3718      	adds	r7, #24
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000824:	b672      	cpsid	i
}
 8000826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <Error_Handler+0x8>

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY) != HAL_OK)
 8000830:	2004      	movs	r0, #4
 8000832:	f000 fd13 	bl	800125c <HAL_PWREx_ConfigSupply>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <HAL_MspInit+0x14>
  {
    /* Initialization error */
    Error_Handler();
 800083c:	f7ff fff0 	bl	8000820 <Error_Handler>
  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  /* Enable the XSPIM_P1 interface */
  HAL_PWREx_EnableXSPIM1();
 8000840:	f000 fd96 	bl	8001370 <HAL_PWREx_EnableXSPIM1>

  HAL_PWREx_EnableUSBHSregulator();
 8000844:	f000 fd84 	bl	8001350 <HAL_PWREx_EnableUSBHSregulator>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}

0800084c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <NMI_Handler+0x4>

08000854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <HardFault_Handler+0x4>

0800085c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <MemManage_Handler+0x4>

08000864 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <BusFault_Handler+0x4>

0800086c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <UsageFault_Handler+0x4>

08000874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a2:	f000 f97f 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <MX_XSPI1_Init>:

XSPI_HandleTypeDef hxspi1;

/* XSPI1 init function */
void MX_XSPI1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  hxspi1.Instance = XSPI1;
 80008bc:	4b25      	ldr	r3, [pc, #148]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008be:	4a26      	ldr	r2, [pc, #152]	@ (8000958 <MX_XSPI1_Init+0xac>)
 80008c0:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 1;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 80008c8:	4b22      	ldr	r3, [pc, #136]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 80008ce:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80008d4:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_64MB;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008d8:	2216      	movs	r2, #22
 80008da:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 2;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008de:	2202      	movs	r2, #2
 80008e0:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 0;
 80008f4:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 8000900:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 8000902:	2200      	movs	r2, #0
 8000904:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
 8000906:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 8000908:	2200      	movs	r2, #0
 800090a:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 800090e:	2200      	movs	r2, #0
 8000910:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 8000914:	2200      	movs	r2, #0
 8000916:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 8000918:	480e      	ldr	r0, [pc, #56]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 800091a:	f002 fbcb 	bl	80030b4 <HAL_XSPI_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_XSPI1_Init+0x7c>
  {
    Error_Handler();
 8000924:	f7ff ff7c 	bl	8000820 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8000928:	2310      	movs	r3, #16
 800092a:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
 8000930:	2301      	movs	r3, #1
 8000932:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800093a:	4619      	mov	r1, r3
 800093c:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_XSPI1_Init+0xa8>)
 800093e:	f002 ff2d 	bl	800379c <HAL_XSPIM_Config>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_XSPI1_Init+0xa0>
  {
    Error_Handler();
 8000948:	f7ff ff6a 	bl	8000820 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	2400002c 	.word	0x2400002c
 8000958:	52005000 	.word	0x52005000

0800095c <HAL_XSPI_MspInit>:

void HAL_XSPI_MspInit(XSPI_HandleTypeDef* xspiHandle)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b0ac      	sub	sp, #176	@ 0xb0
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]
 8000972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000974:	f107 0318 	add.w	r3, r7, #24
 8000978:	2284      	movs	r2, #132	@ 0x84
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f003 fe11 	bl	80045a4 <memset>
  if(xspiHandle->Instance==XSPI1)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a39      	ldr	r2, [pc, #228]	@ (8000a6c <HAL_XSPI_MspInit+0x110>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d16b      	bne.n	8000a64 <HAL_XSPI_MspInit+0x108>

  /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
 800098c:	2302      	movs	r3, #2
 800098e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_PLL2S;
 8000990:	2310      	movs	r3, #16
 8000992:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000994:	f107 0318 	add.w	r3, r7, #24
 8000998:	4618      	mov	r0, r3
 800099a:	f001 fc87 	bl	80022ac <HAL_RCCEx_PeriphCLKConfig>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
 80009a4:	f7ff ff3c 	bl	8000820 <Error_Handler>
    }

    /* XSPI1 clock enable */
    __HAL_RCC_XSPIM_CLK_ENABLE();
 80009a8:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009aa:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009ae:	4a30      	ldr	r2, [pc, #192]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009b4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80009b8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009ba:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009be:	617b      	str	r3, [r7, #20]
 80009c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI1_CLK_ENABLE();
 80009c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009c4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009c8:	4a29      	ldr	r2, [pc, #164]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009ca:	f043 0320 	orr.w	r3, r3, #32
 80009ce:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80009d2:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009d4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOO_CLK_ENABLE();
 80009dc:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009de:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009e2:	4a23      	ldr	r2, [pc, #140]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009e8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80009ec:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009ee:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOP_CLK_ENABLE();
 80009f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 80009fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a02:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000a06:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <HAL_XSPI_MspInit+0x114>)
 8000a08:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
    PP0     ------> XSPIM_P1_IO0
    PP1     ------> XSPIM_P1_IO1
    PP3     ------> XSPIM_P1_IO3
    PO4     ------> XSPIM_P1_CLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8000a10:	2311      	movs	r3, #17
 8000a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a16:	2302      	movs	r3, #2
 8000a18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a22:	2303      	movs	r3, #3
 8000a24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 8000a28:	2309      	movs	r3, #9
 8000a2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
 8000a2e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a32:	4619      	mov	r1, r3
 8000a34:	480f      	ldr	r0, [pc, #60]	@ (8000a74 <HAL_XSPI_MspInit+0x118>)
 8000a36:	f000 fa89 	bl	8000f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 8000a52:	2309      	movs	r3, #9
 8000a54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
 8000a58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4806      	ldr	r0, [pc, #24]	@ (8000a78 <HAL_XSPI_MspInit+0x11c>)
 8000a60:	f000 fa74 	bl	8000f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN XSPI1_MspInit 1 */

  /* USER CODE END XSPI1_MspInit 1 */
  }
}
 8000a64:	bf00      	nop
 8000a66:	37b0      	adds	r7, #176	@ 0xb0
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	52005000 	.word	0x52005000
 8000a70:	58024400 	.word	0x58024400
 8000a74:	58023800 	.word	0x58023800
 8000a78:	58023c00 	.word	0x58023c00

08000a7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a7c:	480d      	ldr	r0, [pc, #52]	@ (8000ab4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a7e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a80:	f000 f826 	bl	8000ad0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a84:	480c      	ldr	r0, [pc, #48]	@ (8000ab8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a86:	490d      	ldr	r1, [pc, #52]	@ (8000abc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a88:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac0 <LoopForever+0xe>)
  movs r3, #0
 8000a8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a8c:	e002      	b.n	8000a94 <LoopCopyDataInit>

08000a8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a92:	3304      	adds	r3, #4

08000a94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a98:	d3f9      	bcc.n	8000a8e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a9c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ac8 <LoopForever+0x16>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa0:	e001      	b.n	8000aa6 <LoopFillZerobss>

08000aa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aa4:	3204      	adds	r2, #4

08000aa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa8:	d3fb      	bcc.n	8000aa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aaa:	f003 fd83 	bl	80045b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aae:	f7ff fd3f 	bl	8000530 <main>

08000ab2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ab2:	e7fe      	b.n	8000ab2 <LoopForever>
  ldr   r0, =_estack
 8000ab4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ab8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000abc:	2400000c 	.word	0x2400000c
  ldr r2, =_sidata
 8000ac0:	0800461c 	.word	0x0800461c
  ldr r2, =_sbss
 8000ac4:	2400000c 	.word	0x2400000c
  ldr r4, =_ebss
 8000ac8:	2400009c 	.word	0x2400009c

08000acc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000acc:	e7fe      	b.n	8000acc <ADC1_2_IRQHandler>
	...

08000ad0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000ad4:	4b07      	ldr	r3, [pc, #28]	@ (8000af4 <SystemInit+0x24>)
 8000ad6:	4a08      	ldr	r2, [pc, #32]	@ (8000af8 <SystemInit+0x28>)
 8000ad8:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ada:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <SystemInit+0x24>)
 8000adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <SystemInit+0x24>)
 8000ae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ae6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00
 8000af8:	08000000 	.word	0x08000000

08000afc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b02:	2300      	movs	r3, #0
 8000b04:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b06:	2003      	movs	r0, #3
 8000b08:	f000 f952 	bl	8000db0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b0c:	200f      	movs	r0, #15
 8000b0e:	f000 f80d 	bl	8000b2c <HAL_InitTick>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d002      	beq.n	8000b1e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	71fb      	strb	r3, [r7, #7]
 8000b1c:	e001      	b.n	8000b22 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b1e:	f7ff fe85 	bl	800082c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b22:	79fb      	ldrb	r3, [r7, #7]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b38:	4b17      	ldr	r3, [pc, #92]	@ (8000b98 <HAL_InitTick+0x6c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d023      	beq.n	8000b88 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b40:	4b16      	ldr	r3, [pc, #88]	@ (8000b9c <HAL_InitTick+0x70>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b14      	ldr	r3, [pc, #80]	@ (8000b98 <HAL_InitTick+0x6c>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f94f 	bl	8000dfa <HAL_SYSTICK_Config>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d10f      	bne.n	8000b82 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b0f      	cmp	r3, #15
 8000b66:	d809      	bhi.n	8000b7c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	6879      	ldr	r1, [r7, #4]
 8000b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b70:	f000 f929 	bl	8000dc6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b74:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba0 <HAL_InitTick+0x74>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6013      	str	r3, [r2, #0]
 8000b7a:	e007      	b.n	8000b8c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	73fb      	strb	r3, [r7, #15]
 8000b80:	e004      	b.n	8000b8c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
 8000b86:	e001      	b.n	8000b8c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	24000008 	.word	0x24000008
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	24000004 	.word	0x24000004

08000ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	@ (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	24000008 	.word	0x24000008
 8000bc8:	2400008c 	.word	0x2400008c

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	@ (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	2400008c 	.word	0x2400008c

08000be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bec:	f7ff ffee 	bl	8000bcc <HAL_GetTick>
 8000bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bfc:	d005      	beq.n	8000c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000c28 <HAL_Delay+0x44>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	461a      	mov	r2, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4413      	add	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c0a:	bf00      	nop
 8000c0c:	f7ff ffde 	bl	8000bcc <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d8f7      	bhi.n	8000c0c <HAL_Delay+0x28>
  {
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	24000008 	.word	0x24000008

08000c2c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000c30:	4b05      	ldr	r3, [pc, #20]	@ (8000c48 <HAL_SuspendTick+0x1c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a04      	ldr	r2, [pc, #16]	@ (8000c48 <HAL_SuspendTick+0x1c>)
 8000c36:	f023 0302 	bic.w	r3, r3, #2
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000e010 	.word	0xe000e010

08000c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f003 0307 	and.w	r3, r3, #7
 8000c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <__NVIC_SetPriorityGrouping+0x40>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c76:	4313      	orrs	r3, r2
 8000c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7a:	4a04      	ldr	r2, [pc, #16]	@ (8000c8c <__NVIC_SetPriorityGrouping+0x40>)
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	60d3      	str	r3, [r2, #12]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000ed00 	.word	0xe000ed00
 8000c90:	05fa0000 	.word	0x05fa0000

08000c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	@ (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	6039      	str	r1, [r7, #0]
 8000cba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000cbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db0a      	blt.n	8000cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	490c      	ldr	r1, [pc, #48]	@ (8000cfc <__NVIC_SetPriority+0x4c>)
 8000cca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cce:	0112      	lsls	r2, r2, #4
 8000cd0:	b2d2      	uxtb	r2, r2
 8000cd2:	440b      	add	r3, r1
 8000cd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd8:	e00a      	b.n	8000cf0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	4908      	ldr	r1, [pc, #32]	@ (8000d00 <__NVIC_SetPriority+0x50>)
 8000ce0:	88fb      	ldrh	r3, [r7, #6]
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	3b04      	subs	r3, #4
 8000ce8:	0112      	lsls	r2, r2, #4
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	440b      	add	r3, r1
 8000cee:	761a      	strb	r2, [r3, #24]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000e100 	.word	0xe000e100
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b089      	sub	sp, #36	@ 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	f1c3 0307 	rsb	r3, r3, #7
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	bf28      	it	cs
 8000d22:	2304      	movcs	r3, #4
 8000d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3304      	adds	r3, #4
 8000d2a:	2b06      	cmp	r3, #6
 8000d2c:	d902      	bls.n	8000d34 <NVIC_EncodePriority+0x30>
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3b03      	subs	r3, #3
 8000d32:	e000      	b.n	8000d36 <NVIC_EncodePriority+0x32>
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d38:	f04f 32ff 	mov.w	r2, #4294967295
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43da      	mvns	r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	401a      	ands	r2, r3
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	fa01 f303 	lsl.w	r3, r1, r3
 8000d56:	43d9      	mvns	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d5c:	4313      	orrs	r3, r2
         );
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3724      	adds	r7, #36	@ 0x24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d7c:	d301      	bcc.n	8000d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e00f      	b.n	8000da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d82:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <SysTick_Config+0x40>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d8a:	210f      	movs	r1, #15
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d90:	f7ff ff8e 	bl	8000cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d94:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <SysTick_Config+0x40>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9a:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <SysTick_Config+0x40>)
 8000d9c:	2207      	movs	r2, #7
 8000d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	e000e010 	.word	0xe000e010

08000db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff ff47 	bl	8000c4c <__NVIC_SetPriorityGrouping>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b086      	sub	sp, #24
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	4603      	mov	r3, r0
 8000dce:	60b9      	str	r1, [r7, #8]
 8000dd0:	607a      	str	r2, [r7, #4]
 8000dd2:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd4:	f7ff ff5e 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 8000dd8:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	68b9      	ldr	r1, [r7, #8]
 8000dde:	6978      	ldr	r0, [r7, #20]
 8000de0:	f7ff ff90 	bl	8000d04 <NVIC_EncodePriority>
 8000de4:	4602      	mov	r2, r0
 8000de6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dea:	4611      	mov	r1, r2
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff5f 	bl	8000cb0 <__NVIC_SetPriority>
}
 8000df2:	bf00      	nop
 8000df4:	3718      	adds	r7, #24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ffb2 	bl	8000d6c <SysTick_Config>
 8000e08:	4603      	mov	r3, r0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 8000e1c:	f3bf 8f5f 	dmb	sy
}
 8000e20:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 8000e22:	4a0b      	ldr	r2, [pc, #44]	@ (8000e50 <HAL_MPU_Enable+0x3c>)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <HAL_MPU_Enable+0x40>)
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e30:	4a08      	ldr	r2, [pc, #32]	@ (8000e54 <HAL_MPU_Enable+0x40>)
 8000e32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e36:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e38:	f3bf 8f4f 	dsb	sy
}
 8000e3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e3e:	f3bf 8f6f 	isb	sy
}
 8000e42:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed90 	.word	0xe000ed90
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8000e5c:	f3bf 8f5f 	dmb	sy
}
 8000e60:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e62:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <HAL_MPU_Disable+0x34>)
 8000e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e66:	4a09      	ldr	r2, [pc, #36]	@ (8000e8c <HAL_MPU_Disable+0x34>)
 8000e68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e6c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
 8000e6e:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <HAL_MPU_Disable+0x38>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e74:	f3bf 8f4f 	dsb	sy
}
 8000e78:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e7a:	f3bf 8f6f 	isb	sy
}
 8000e7e:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	e000ed90 	.word	0xe000ed90

08000e94 <HAL_MPU_DisableRegion>:
/**
  * @brief  Disable the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 8000e9c:	4a07      	ldr	r2, [pc, #28]	@ (8000ebc <HAL_MPU_DisableRegion+0x28>)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ea2:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <HAL_MPU_DisableRegion+0x28>)
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <HAL_MPU_DisableRegion+0x28>)
 8000ea8:	f023 0301 	bic.w	r3, r3, #1
 8000eac:	6113      	str	r3, [r2, #16]
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	e000ed90 	.word	0xe000ed90

08000ec0 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	785a      	ldrb	r2, [r3, #1]
 8000ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000ece:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000ed6:	f023 0301 	bic.w	r3, r3, #1
 8000eda:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000edc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000ede:	691b      	ldr	r3, [r3, #16]
 8000ee0:	4a19      	ldr	r2, [pc, #100]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000ee2:	f023 0301 	bic.w	r3, r3, #1
 8000ee6:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
 8000ee8:	4a17      	ldr	r2, [pc, #92]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7b1b      	ldrb	r3, [r3, #12]
 8000ef4:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	7adb      	ldrb	r3, [r3, #11]
 8000efa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8000efc:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	7a9b      	ldrb	r3, [r3, #10]
 8000f02:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 8000f04:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	7b5b      	ldrb	r3, [r3, #13]
 8000f0a:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 8000f0c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7b9b      	ldrb	r3, [r3, #14]
 8000f12:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 8000f14:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	7bdb      	ldrb	r3, [r3, #15]
 8000f1a:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 8000f1c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	7a5b      	ldrb	r3, [r3, #9]
 8000f22:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 8000f24:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7a1b      	ldrb	r3, [r3, #8]
 8000f2a:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 8000f2c:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	7812      	ldrb	r2, [r2, #0]
 8000f32:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8000f34:	4a04      	ldr	r2, [pc, #16]	@ (8000f48 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 8000f36:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8000f38:	6113      	str	r3, [r2, #16]
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000ed90 	.word	0xe000ed90

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b087      	sub	sp, #28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f5a:	e143      	b.n	80011e4 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	2101      	movs	r1, #1
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	fa01 f303 	lsl.w	r3, r1, r3
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 8135 	beq.w	80011de <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0303 	and.w	r3, r3, #3
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d005      	beq.n	8000f8c <HAL_GPIO_Init+0x40>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d130      	bne.n	8000fee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	2203      	movs	r2, #3
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	091b      	lsrs	r3, r3, #4
 8000fd8:	f003 0201 	and.w	r2, r3, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f003 0303 	and.w	r3, r3, #3
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d109      	bne.n	800100e <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001002:	2b03      	cmp	r3, #3
 8001004:	d11b      	bne.n	800103e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d017      	beq.n	800103e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	2203      	movs	r2, #3
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43db      	mvns	r3, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4013      	ands	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f003 0303 	and.w	r3, r3, #3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d123      	bne.n	8001092 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	08da      	lsrs	r2, r3, #3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3208      	adds	r2, #8
 8001052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001056:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFuL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	f003 0307 	and.w	r3, r3, #7
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	220f      	movs	r2, #15
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4013      	ands	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	691a      	ldr	r2, [r3, #16]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	f003 0307 	and.w	r3, r3, #7
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	08da      	lsrs	r2, r3, #3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3208      	adds	r2, #8
 800108c:	6939      	ldr	r1, [r7, #16]
 800108e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	2203      	movs	r2, #3
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 0203 	and.w	r2, r3, #3
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 8085 	beq.w	80011de <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2U];
 80010d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001204 <HAL_GPIO_Init+0x2b8>)
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	089b      	lsrs	r3, r3, #2
 80010da:	334c      	adds	r3, #76	@ 0x4c
 80010dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	220f      	movs	r2, #15
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	0a9a      	lsrs	r2, r3, #10
 80010fc:	4b42      	ldr	r3, [pc, #264]	@ (8001208 <HAL_GPIO_Init+0x2bc>)
 80010fe:	4013      	ands	r3, r2
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	f002 0203 	and.w	r2, r2, #3
 8001106:	0092      	lsls	r2, r2, #2
 8001108:	4093      	lsls	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2U] = temp;
 8001110:	493c      	ldr	r1, [pc, #240]	@ (8001204 <HAL_GPIO_Init+0x2b8>)
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	089b      	lsrs	r3, r3, #2
 8001116:	334c      	adds	r3, #76	@ 0x4c
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800111e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	43db      	mvns	r3, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4013      	ands	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001144:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800114c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	43db      	mvns	r3, r3
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	4013      	ands	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001172:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800117a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800117e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	43db      	mvns	r3, r3
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	4013      	ands	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	4313      	orrs	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80011b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4013      	ands	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	3301      	adds	r3, #1
 80011e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	fa22 f303 	lsr.w	r3, r2, r3
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f47f aeb4 	bne.w	8000f5c <HAL_GPIO_Init+0x10>
  }
}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	371c      	adds	r7, #28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	58000400 	.word	0x58000400
 8001208:	0029ff7f 	.word	0x0029ff7f

0800120c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
 8001218:	4613      	mov	r3, r2
 800121a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800121c:	787b      	ldrb	r3, [r7, #1]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001228:	e002      	b.n	8001230 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001240:	4b05      	ldr	r3, [pc, #20]	@ (8001258 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	58024800 	.word	0x58024800

0800125c <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
 8001264:	4b25      	ldr	r3, [pc, #148]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	2b06      	cmp	r3, #6
 800126e:	d00a      	beq.n	8001286 <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001270:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	f003 031f 	and.w	r3, r3, #31
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d001      	beq.n	8001282 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e038      	b.n	80012f4 <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	e036      	b.n	80012f4 <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001286:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	f023 021f 	bic.w	r2, r3, #31
 800128e:	491b      	ldr	r1, [pc, #108]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4313      	orrs	r3, r2
 8001294:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001296:	f7ff fc99 	bl	8000bcc <HAL_GetTick>
 800129a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 800129c:	e009      	b.n	80012b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 800129e:	f7ff fc95 	bl	8000bcc <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012ac:	d901      	bls.n	80012b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e020      	b.n	80012f4 <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0ef      	beq.n	800129e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b1e      	cmp	r3, #30
 80012c2:	d002      	beq.n	80012ca <HAL_PWREx_ConfigSupply+0x6e>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b1d      	cmp	r3, #29
 80012c8:	d113      	bne.n	80012f2 <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
 80012ca:	f7ff fc7f 	bl	8000bcc <HAL_GetTick>
 80012ce:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 80012d0:	e009      	b.n	80012e6 <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 80012d2:	f7ff fc7b 	bl	8000bcc <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012e0:	d901      	bls.n	80012e6 <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e006      	b.n	80012f4 <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 80012e6:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <HAL_PWREx_ConfigSupply+0xa0>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0ef      	beq.n	80012d2 <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	58024800 	.word	0x58024800

08001300 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	f023 0201 	bic.w	r2, r3, #1
 8001310:	490e      	ldr	r1, [pc, #56]	@ (800134c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4313      	orrs	r3, r2
 8001316:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001318:	f7ff fc58 	bl	8000bcc <HAL_GetTick>
 800131c:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 800131e:	e009      	b.n	8001334 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001320:	f7ff fc54 	bl	8000bcc <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800132e:	d901      	bls.n	8001334 <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e006      	b.n	8001342 <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	f003 0302 	and.w	r3, r3, #2
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0ef      	beq.n	8001320 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	58024800 	.word	0x58024800

08001350 <HAL_PWREx_EnableUSBHSregulator>:
/**
  * @brief Enable the USB HS regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBHSregulator(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* Enable the USB HS regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBHSREGEN);
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_PWREx_EnableUSBHSregulator+0x1c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	4a04      	ldr	r2, [pc, #16]	@ (800136c <HAL_PWREx_EnableUSBHSregulator+0x1c>)
 800135a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800135e:	60d3      	str	r3, [r2, #12]
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	58024800 	.word	0x58024800

08001370 <HAL_PWREx_EnableXSPIM1>:
  * @note   The XSPIM_P1 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM1(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM1);
 8001374:	4b05      	ldr	r3, [pc, #20]	@ (800138c <HAL_PWREx_EnableXSPIM1+0x1c>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	4a04      	ldr	r2, [pc, #16]	@ (800138c <HAL_PWREx_EnableXSPIM1+0x1c>)
 800137a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800137e:	60d3      	str	r3, [r2, #12]
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	58024800 	.word	0x58024800

08001390 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e328      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013a2:	4b97      	ldr	r3, [pc, #604]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80013aa:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013ac:	4b94      	ldr	r3, [pc, #592]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80013ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
 80013b6:	4b92      	ldr	r3, [pc, #584]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 80013be:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f000 809c 	beq.w	8001506 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	2b10      	cmp	r3, #16
 80013d2:	d005      	beq.n	80013e0 <HAL_RCC_OscConfig+0x50>
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d009      	beq.n	80013ee <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f040 808e 	bne.w	8001506 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e302      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013f6:	d106      	bne.n	8001406 <HAL_RCC_OscConfig+0x76>
 80013f8:	4b81      	ldr	r3, [pc, #516]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a80      	ldr	r2, [pc, #512]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80013fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	e058      	b.n	80014b8 <HAL_RCC_OscConfig+0x128>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d112      	bne.n	8001434 <HAL_RCC_OscConfig+0xa4>
 800140e:	4b7c      	ldr	r3, [pc, #496]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a7b      	ldr	r2, [pc, #492]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b79      	ldr	r3, [pc, #484]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a78      	ldr	r2, [pc, #480]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001420:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	4b76      	ldr	r3, [pc, #472]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a75      	ldr	r2, [pc, #468]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800142c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	e041      	b.n	80014b8 <HAL_RCC_OscConfig+0x128>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800143c:	d112      	bne.n	8001464 <HAL_RCC_OscConfig+0xd4>
 800143e:	4b70      	ldr	r3, [pc, #448]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a6f      	ldr	r2, [pc, #444]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001444:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	4b6d      	ldr	r3, [pc, #436]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a6c      	ldr	r2, [pc, #432]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001450:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	4b6a      	ldr	r3, [pc, #424]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a69      	ldr	r2, [pc, #420]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e029      	b.n	80014b8 <HAL_RCC_OscConfig+0x128>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 800146c:	d112      	bne.n	8001494 <HAL_RCC_OscConfig+0x104>
 800146e:	4b64      	ldr	r3, [pc, #400]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a63      	ldr	r2, [pc, #396]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b61      	ldr	r3, [pc, #388]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a60      	ldr	r2, [pc, #384]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001480:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	4b5e      	ldr	r3, [pc, #376]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a5d      	ldr	r2, [pc, #372]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800148c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	e011      	b.n	80014b8 <HAL_RCC_OscConfig+0x128>
 8001494:	4b5a      	ldr	r3, [pc, #360]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a59      	ldr	r2, [pc, #356]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800149a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800149e:	6013      	str	r3, [r2, #0]
 80014a0:	4b57      	ldr	r3, [pc, #348]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a56      	ldr	r2, [pc, #344]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	4b54      	ldr	r3, [pc, #336]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a53      	ldr	r2, [pc, #332]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014b2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80014b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b8:	f7ff fb88 	bl	8000bcc <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d019      	beq.n	80014fa <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80014c8:	f7ff fb80 	bl	8000bcc <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b64      	cmp	r3, #100	@ 0x64
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e28c      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014da:	4b49      	ldr	r3, [pc, #292]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x138>
 80014e6:	e00e      	b.n	8001506 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80014e8:	f7ff fb70 	bl	8000bcc <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b64      	cmp	r3, #100	@ 0x64
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e27c      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014fa:	4b41      	ldr	r3, [pc, #260]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f0      	bne.n	80014e8 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 809e 	beq.w	8001650 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d005      	beq.n	8001526 <HAL_RCC_OscConfig+0x196>
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d047      	beq.n	80015b0 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d144      	bne.n	80015b0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e260      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
 8001532:	4b33      	ldr	r3, [pc, #204]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0318 	and.w	r3, r3, #24
 800153a:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d109      	bne.n	8001556 <HAL_RCC_OscConfig+0x1c6>
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d006      	beq.n	8001556 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	429a      	cmp	r2, r3
 8001550:	d001      	beq.n	8001556 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e24e      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
 8001556:	4b2a      	ldr	r3, [pc, #168]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f023 0219 	bic.w	r2, r3, #25
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	4313      	orrs	r3, r2
 8001564:	4a26      	ldr	r2, [pc, #152]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d109      	bne.n	8001586 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001572:	4b23      	ldr	r3, [pc, #140]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	08db      	lsrs	r3, r3, #3
 8001578:	f003 0303 	and.w	r3, r3, #3
 800157c:	4a21      	ldr	r2, [pc, #132]	@ (8001604 <HAL_RCC_OscConfig+0x274>)
 800157e:	fa22 f303 	lsr.w	r3, r2, r3
 8001582:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <HAL_RCC_OscConfig+0x278>)
 8001584:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001586:	4b21      	ldr	r3, [pc, #132]	@ (800160c <HAL_RCC_OscConfig+0x27c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff face 	bl	8000b2c <HAL_InitTick>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e22c      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	061b      	lsls	r3, r3, #24
 80015a8:	4915      	ldr	r1, [pc, #84]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	604b      	str	r3, [r1, #4]
 80015ae:	e04f      	b.n	8001650 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d032      	beq.n	800161e <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 0219 	bic.w	r2, r3, #25
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68d9      	ldr	r1, [r3, #12]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	430b      	orrs	r3, r1
 80015ca:	490d      	ldr	r1, [pc, #52]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	061b      	lsls	r3, r3, #24
 80015de:	4908      	ldr	r1, [pc, #32]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 80015e0:	4313      	orrs	r3, r2
 80015e2:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e4:	f7ff faf2 	bl	8000bcc <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015ea:	e011      	b.n	8001610 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80015ec:	f7ff faee 	bl	8000bcc <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d90a      	bls.n	8001610 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e1fa      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
 80015fe:	bf00      	nop
 8001600:	58024400 	.word	0x58024400
 8001604:	03d09000 	.word	0x03d09000
 8001608:	24000000 	.word	0x24000000
 800160c:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001610:	4b95      	ldr	r3, [pc, #596]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0304 	and.w	r3, r3, #4
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0e7      	beq.n	80015ec <HAL_RCC_OscConfig+0x25c>
 800161c:	e018      	b.n	8001650 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161e:	4b92      	ldr	r3, [pc, #584]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a91      	ldr	r2, [pc, #580]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162a:	f7ff facf 	bl	8000bcc <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001632:	f7ff facb 	bl	8000bcc <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b01      	cmp	r3, #1
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e1d7      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001644:	4b88      	ldr	r3, [pc, #544]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0304 	and.w	r3, r3, #4
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1f0      	bne.n	8001632 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0310 	and.w	r3, r3, #16
 8001658:	2b00      	cmp	r3, #0
 800165a:	d045      	beq.n	80016e8 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	2b08      	cmp	r3, #8
 8001660:	d005      	beq.n	800166e <HAL_RCC_OscConfig+0x2de>
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d008      	beq.n	800167a <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d105      	bne.n	800167a <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a1b      	ldr	r3, [r3, #32]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d138      	bne.n	80016e8 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e1bc      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a1b      	ldr	r3, [r3, #32]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d019      	beq.n	80016b6 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001682:	4b79      	ldr	r3, [pc, #484]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a78      	ldr	r2, [pc, #480]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800168c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fa9d 	bl	8000bcc <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001696:	f7ff fa99 	bl	8000bcc <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e1a5      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80016a8:	4b6f      	ldr	r3, [pc, #444]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f0      	beq.n	8001696 <HAL_RCC_OscConfig+0x306>
 80016b4:	e018      	b.n	80016e8 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80016b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a6b      	ldr	r2, [pc, #428]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80016bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c2:	f7ff fa83 	bl	8000bcc <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80016ca:	f7ff fa7f 	bl	8000bcc <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e18b      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80016dc:	4b62      	ldr	r3, [pc, #392]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f0      	bne.n	80016ca <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0308 	and.w	r3, r3, #8
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d036      	beq.n	8001762 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d019      	beq.n	8001730 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016fc:	4b5a      	ldr	r3, [pc, #360]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80016fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001700:	4a59      	ldr	r2, [pc, #356]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fa60 	bl	8000bcc <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001710:	f7ff fa5c 	bl	8000bcc <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b01      	cmp	r3, #1
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e168      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001722:	4b51      	ldr	r3, [pc, #324]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x380>
 800172e:	e018      	b.n	8001762 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001730:	4b4d      	ldr	r3, [pc, #308]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001734:	4a4c      	ldr	r2, [pc, #304]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001736:	f023 0301 	bic.w	r3, r3, #1
 800173a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173c:	f7ff fa46 	bl	8000bcc <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001744:	f7ff fa42 	bl	8000bcc <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b01      	cmp	r3, #1
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e14e      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001756:	4b44      	ldr	r3, [pc, #272]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0320 	and.w	r3, r3, #32
 800176a:	2b00      	cmp	r3, #0
 800176c:	d036      	beq.n	80017dc <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d019      	beq.n	80017aa <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001776:	4b3c      	ldr	r3, [pc, #240]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a3b      	ldr	r2, [pc, #236]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 800177c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001780:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001782:	f7ff fa23 	bl	8000bcc <HAL_GetTick>
 8001786:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001788:	e008      	b.n	800179c <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800178a:	f7ff fa1f 	bl	8000bcc <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b01      	cmp	r3, #1
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e12b      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800179c:	4b32      	ldr	r3, [pc, #200]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0f0      	beq.n	800178a <HAL_RCC_OscConfig+0x3fa>
 80017a8:	e018      	b.n	80017dc <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80017aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80017b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80017b6:	f7ff fa09 	bl	8000bcc <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80017be:	f7ff fa05 	bl	8000bcc <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e111      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80017d0:	4b25      	ldr	r3, [pc, #148]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f0      	bne.n	80017be <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0304 	and.w	r3, r3, #4
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 809b 	beq.w	8001920 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80017ea:	4b20      	ldr	r3, [pc, #128]	@ (800186c <HAL_RCC_OscConfig+0x4dc>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a1f      	ldr	r2, [pc, #124]	@ (800186c <HAL_RCC_OscConfig+0x4dc>)
 80017f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f4:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d106      	bne.n	800180c <HAL_RCC_OscConfig+0x47c>
 80017fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001802:	4a19      	ldr	r2, [pc, #100]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6713      	str	r3, [r2, #112]	@ 0x70
 800180a:	e05a      	b.n	80018c2 <HAL_RCC_OscConfig+0x532>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d112      	bne.n	800183a <HAL_RCC_OscConfig+0x4aa>
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001818:	4a13      	ldr	r2, [pc, #76]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001824:	4a10      	ldr	r2, [pc, #64]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800182a:	6713      	str	r3, [r2, #112]	@ 0x70
 800182c:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 800182e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001830:	4a0d      	ldr	r2, [pc, #52]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001832:	f023 0304 	bic.w	r3, r3, #4
 8001836:	6713      	str	r3, [r2, #112]	@ 0x70
 8001838:	e043      	b.n	80018c2 <HAL_RCC_OscConfig+0x532>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2b05      	cmp	r3, #5
 8001840:	d116      	bne.n	8001870 <HAL_RCC_OscConfig+0x4e0>
 8001842:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001846:	4a08      	ldr	r2, [pc, #32]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	6713      	str	r3, [r2, #112]	@ 0x70
 800184e:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001852:	4a05      	ldr	r2, [pc, #20]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001854:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001858:	6713      	str	r3, [r2, #112]	@ 0x70
 800185a:	4b03      	ldr	r3, [pc, #12]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 800185c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800185e:	4a02      	ldr	r2, [pc, #8]	@ (8001868 <HAL_RCC_OscConfig+0x4d8>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6713      	str	r3, [r2, #112]	@ 0x70
 8001866:	e02c      	b.n	80018c2 <HAL_RCC_OscConfig+0x532>
 8001868:	58024400 	.word	0x58024400
 800186c:	58024800 	.word	0x58024800
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	2b85      	cmp	r3, #133	@ 0x85
 8001876:	d112      	bne.n	800189e <HAL_RCC_OscConfig+0x50e>
 8001878:	4b60      	ldr	r3, [pc, #384]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187c:	4a5f      	ldr	r2, [pc, #380]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 800187e:	f043 0304 	orr.w	r3, r3, #4
 8001882:	6713      	str	r3, [r2, #112]	@ 0x70
 8001884:	4b5d      	ldr	r3, [pc, #372]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001888:	4a5c      	ldr	r2, [pc, #368]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 800188a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800188e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001890:	4b5a      	ldr	r3, [pc, #360]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001894:	4a59      	ldr	r2, [pc, #356]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	6713      	str	r3, [r2, #112]	@ 0x70
 800189c:	e011      	b.n	80018c2 <HAL_RCC_OscConfig+0x532>
 800189e:	4b57      	ldr	r3, [pc, #348]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018a2:	4a56      	ldr	r2, [pc, #344]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018a4:	f023 0301 	bic.w	r3, r3, #1
 80018a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80018aa:	4b54      	ldr	r3, [pc, #336]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ae:	4a53      	ldr	r2, [pc, #332]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018b0:	f023 0304 	bic.w	r3, r3, #4
 80018b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80018b6:	4b51      	ldr	r3, [pc, #324]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ba:	4a50      	ldr	r2, [pc, #320]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80018c0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d015      	beq.n	80018f6 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ca:	f7ff f97f 	bl	8000bcc <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018d0:	e00a      	b.n	80018e8 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d2:	f7ff f97b 	bl	8000bcc <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e085      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018e8:	4b44      	ldr	r3, [pc, #272]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d0ee      	beq.n	80018d2 <HAL_RCC_OscConfig+0x542>
 80018f4:	e014      	b.n	8001920 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f6:	f7ff f969 	bl	8000bcc <HAL_GetTick>
 80018fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018fc:	e00a      	b.n	8001914 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018fe:	f7ff f965 	bl	8000bcc <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800190c:	4293      	cmp	r3, r2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e06f      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001914:	4b39      	ldr	r3, [pc, #228]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1ee      	bne.n	80018fe <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001924:	2b00      	cmp	r3, #0
 8001926:	d042      	beq.n	80019ae <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	2b18      	cmp	r3, #24
 800192c:	d131      	bne.n	8001992 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e05c      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
 800193a:	4b30      	ldr	r3, [pc, #192]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 800193c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800193e:	08db      	lsrs	r3, r3, #3
 8001940:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001944:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	429a      	cmp	r2, r3
 800194e:	d02e      	beq.n	80019ae <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
 8001950:	4b2a      	ldr	r3, [pc, #168]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001954:	4a29      	ldr	r2, [pc, #164]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001956:	f023 0301 	bic.w	r3, r3, #1
 800195a:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800195c:	f7ff f936 	bl	8000bcc <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001962:	bf00      	nop
 8001964:	f7ff f932 	bl	8000bcc <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	4293      	cmp	r3, r2
 800196e:	d0f9      	beq.n	8001964 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001970:	4b22      	ldr	r3, [pc, #136]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001972:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001974:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <HAL_RCC_OscConfig+0x670>)
 8001976:	4013      	ands	r3, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800197c:	00d2      	lsls	r2, r2, #3
 800197e:	491f      	ldr	r1, [pc, #124]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001980:	4313      	orrs	r3, r2
 8001982:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 8001984:	4b1d      	ldr	r3, [pc, #116]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 8001986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001988:	4a1c      	ldr	r2, [pc, #112]	@ (80019fc <HAL_RCC_OscConfig+0x66c>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001990:	e00d      	b.n	80019ae <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3324      	adds	r3, #36	@ 0x24
 800199c:	4619      	mov	r1, r3
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 fb2e 	bl	8002000 <RCC_PLL_Config>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e022      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d00a      	beq.n	80019cc <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	334c      	adds	r3, #76	@ 0x4c
 80019ba:	4619      	mov	r1, r3
 80019bc:	2001      	movs	r0, #1
 80019be:	f000 fb1f 	bl	8002000 <RCC_PLL_Config>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e013      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00e      	beq.n	80019f2 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3374      	adds	r3, #116	@ 0x74
 80019e0:	4619      	mov	r1, r3
 80019e2:	2002      	movs	r0, #2
 80019e4:	f000 fb0c 	bl	8002000 <RCC_PLL_Config>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3720      	adds	r7, #32
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	58024400 	.word	0x58024400
 8001a00:	ffff0007 	.word	0xffff0007

08001a04 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e182      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a18:	4b8a      	ldr	r3, [pc, #552]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d910      	bls.n	8001a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b87      	ldr	r3, [pc, #540]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001a2e:	4985      	ldr	r1, [pc, #532]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a36:	4b83      	ldr	r3, [pc, #524]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a3e:	683a      	ldr	r2, [r7, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d001      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e16a      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d010      	beq.n	8001a76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691a      	ldr	r2, [r3, #16]
 8001a58:	4b7b      	ldr	r3, [pc, #492]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d908      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001a64:	4b78      	ldr	r3, [pc, #480]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	f023 0207 	bic.w	r2, r3, #7
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	4975      	ldr	r1, [pc, #468]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d010      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695a      	ldr	r2, [r3, #20]
 8001a86:	4b70      	ldr	r3, [pc, #448]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d908      	bls.n	8001aa4 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001a92:	4b6d      	ldr	r3, [pc, #436]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	496a      	ldr	r1, [pc, #424]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0310 	and.w	r3, r3, #16
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d010      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	699a      	ldr	r2, [r3, #24]
 8001ab4:	4b64      	ldr	r3, [pc, #400]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d908      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8001ac0:	4b61      	ldr	r3, [pc, #388]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	495e      	ldr	r1, [pc, #376]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0320 	and.w	r3, r3, #32
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d010      	beq.n	8001b00 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	69da      	ldr	r2, [r3, #28]
 8001ae2:	4b59      	ldr	r3, [pc, #356]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d908      	bls.n	8001b00 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8001aee:	4b56      	ldr	r3, [pc, #344]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001af0:	6a1b      	ldr	r3, [r3, #32]
 8001af2:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	4953      	ldr	r1, [pc, #332]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d010      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	4b4d      	ldr	r3, [pc, #308]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	f003 030f 	and.w	r3, r3, #15
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d908      	bls.n	8001b2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	f023 020f 	bic.w	r2, r3, #15
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	4947      	ldr	r1, [pc, #284]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d055      	beq.n	8001be6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001b3a:	4b43      	ldr	r3, [pc, #268]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	f023 020f 	bic.w	r2, r3, #15
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	4940      	ldr	r1, [pc, #256]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d107      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b54:	4b3c      	ldr	r3, [pc, #240]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d121      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0dc      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b03      	cmp	r3, #3
 8001b6a:	d107      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001b6c:	4b36      	ldr	r3, [pc, #216]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d115      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e0d0      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d107      	bne.n	8001b94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001b84:	4b30      	ldr	r3, [pc, #192]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d109      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0c4      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b94:	4b2c      	ldr	r3, [pc, #176]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e0bc      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ba4:	4b28      	ldr	r3, [pc, #160]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	f023 0207 	bic.w	r2, r3, #7
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	4925      	ldr	r1, [pc, #148]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bb6:	f7ff f809 	bl	8000bcc <HAL_GetTick>
 8001bba:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001bbe:	f7ff f805 	bl	8000bcc <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e0a4      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d1eb      	bne.n	8001bbe <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d010      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d208      	bcs.n	8001c14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c02:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f023 020f 	bic.w	r2, r3, #15
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	490e      	ldr	r1, [pc, #56]	@ (8001c48 <HAL_RCC_ClockConfig+0x244>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d214      	bcs.n	8001c4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001c2a:	4906      	ldr	r1, [pc, #24]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <HAL_RCC_ClockConfig+0x240>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d005      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e06c      	b.n	8001d1e <HAL_RCC_ClockConfig+0x31a>
 8001c44:	52002000 	.word	0x52002000
 8001c48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d010      	beq.n	8001c7a <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	4b32      	ldr	r3, [pc, #200]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d208      	bcs.n	8001c7a <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001c68:	4b2f      	ldr	r3, [pc, #188]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001c6a:	6a1b      	ldr	r3, [r3, #32]
 8001c6c:	f023 0207 	bic.w	r2, r3, #7
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	492c      	ldr	r1, [pc, #176]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d010      	beq.n	8001ca8 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	695a      	ldr	r2, [r3, #20]
 8001c8a:	4b27      	ldr	r3, [pc, #156]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d208      	bcs.n	8001ca8 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001c96:	4b24      	ldr	r3, [pc, #144]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001c98:	6a1b      	ldr	r3, [r3, #32]
 8001c9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	4921      	ldr	r1, [pc, #132]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0310 	and.w	r3, r3, #16
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d010      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699a      	ldr	r2, [r3, #24]
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d208      	bcs.n	8001cd6 <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8001cc4:	4b18      	ldr	r3, [pc, #96]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4915      	ldr	r1, [pc, #84]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0320 	and.w	r3, r3, #32
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d010      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69da      	ldr	r2, [r3, #28]
 8001ce6:	4b10      	ldr	r3, [pc, #64]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d208      	bcs.n	8001d04 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	490a      	ldr	r1, [pc, #40]	@ (8001d28 <HAL_RCC_ClockConfig+0x324>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
 8001d04:	f000 f816 	bl	8001d34 <HAL_RCC_GetSysClockFreq>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	4a08      	ldr	r2, [pc, #32]	@ (8001d2c <HAL_RCC_ClockConfig+0x328>)
 8001d0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001d0e:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <HAL_RCC_ClockConfig+0x32c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe ff0a 	bl	8000b2c <HAL_InitTick>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8001d1c:	7afb      	ldrb	r3, [r7, #11]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	58024400 	.word	0x58024400
 8001d2c:	24000000 	.word	0x24000000
 8001d30:	24000004 	.word	0x24000004

08001d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b08b      	sub	sp, #44	@ 0x2c
 8001d38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d3a:	4baa      	ldr	r3, [pc, #680]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d42:	2b18      	cmp	r3, #24
 8001d44:	f200 8136 	bhi.w	8001fb4 <HAL_RCC_GetSysClockFreq+0x280>
 8001d48:	a201      	add	r2, pc, #4	@ (adr r2, 8001d50 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d4e:	bf00      	nop
 8001d50:	08001db5 	.word	0x08001db5
 8001d54:	08001fb5 	.word	0x08001fb5
 8001d58:	08001fb5 	.word	0x08001fb5
 8001d5c:	08001fb5 	.word	0x08001fb5
 8001d60:	08001fb5 	.word	0x08001fb5
 8001d64:	08001fb5 	.word	0x08001fb5
 8001d68:	08001fb5 	.word	0x08001fb5
 8001d6c:	08001fb5 	.word	0x08001fb5
 8001d70:	08001ddb 	.word	0x08001ddb
 8001d74:	08001fb5 	.word	0x08001fb5
 8001d78:	08001fb5 	.word	0x08001fb5
 8001d7c:	08001fb5 	.word	0x08001fb5
 8001d80:	08001fb5 	.word	0x08001fb5
 8001d84:	08001fb5 	.word	0x08001fb5
 8001d88:	08001fb5 	.word	0x08001fb5
 8001d8c:	08001fb5 	.word	0x08001fb5
 8001d90:	08001de1 	.word	0x08001de1
 8001d94:	08001fb5 	.word	0x08001fb5
 8001d98:	08001fb5 	.word	0x08001fb5
 8001d9c:	08001fb5 	.word	0x08001fb5
 8001da0:	08001fb5 	.word	0x08001fb5
 8001da4:	08001fb5 	.word	0x08001fb5
 8001da8:	08001fb5 	.word	0x08001fb5
 8001dac:	08001fb5 	.word	0x08001fb5
 8001db0:	08001de7 	.word	0x08001de7
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8001db4:	4b8b      	ldr	r3, [pc, #556]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0320 	and.w	r3, r3, #32
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d009      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001dc0:	4b88      	ldr	r3, [pc, #544]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	08db      	lsrs	r3, r3, #3
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	4a87      	ldr	r2, [pc, #540]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd0:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
 8001dd2:	e0f2      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	623b      	str	r3, [r7, #32]
      break;
 8001dd8:	e0ef      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001dda:	4b84      	ldr	r3, [pc, #528]	@ (8001fec <HAL_RCC_GetSysClockFreq+0x2b8>)
 8001ddc:	623b      	str	r3, [r7, #32]
      break;
 8001dde:	e0ec      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001de0:	4b83      	ldr	r3, [pc, #524]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0x2bc>)
 8001de2:	623b      	str	r3, [r7, #32]
      break;
 8001de4:	e0e9      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001de6:	4b7f      	ldr	r3, [pc, #508]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
 8001df0:	4b7c      	ldr	r3, [pc, #496]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	091b      	lsrs	r3, r3, #4
 8001df6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dfa:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001dfc:	4b79      	ldr	r3, [pc, #484]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
 8001e06:	4b77      	ldr	r3, [pc, #476]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e0a:	08db      	lsrs	r3, r3, #3
 8001e0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	fb02 f303 	mul.w	r3, r2, r3
 8001e16:	ee07 3a90 	vmov	s15, r3
 8001e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1e:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f000 80c2 	beq.w	8001fae <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d064      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0x1c6>
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	f200 8083 	bhi.w	8001f3e <HAL_RCC_GetSysClockFreq+0x20a>
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_RCC_GetSysClockFreq+0x112>
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d038      	beq.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x182>
 8001e44:	e07b      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8001e46:	4b67      	ldr	r3, [pc, #412]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0320 	and.w	r3, r3, #32
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d02d      	beq.n	8001eae <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001e52:	4b64      	ldr	r3, [pc, #400]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	08db      	lsrs	r3, r3, #3
 8001e58:	f003 0303 	and.w	r3, r3, #3
 8001e5c:	4a62      	ldr	r2, [pc, #392]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e62:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	ee07 3a90 	vmov	s15, r3
 8001e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e7c:	4b59      	ldr	r3, [pc, #356]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e84:	ee07 3a90 	vmov	s15, r3
 8001e88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e8c:	ed97 6a04 	vldr	s12, [r7, #16]
 8001e90:	eddf 5a58 	vldr	s11, [pc, #352]	@ 8001ff4 <HAL_RCC_GetSysClockFreq+0x2c0>
 8001e94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
 8001eac:	e069      	b.n	8001f82 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001eb4:	e065      	b.n	8001f82 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	ee07 3a90 	vmov	s15, r3
 8001ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ec0:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8001ff8 <HAL_RCC_GetSysClockFreq+0x2c4>
 8001ec4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ec8:	4b46      	ldr	r3, [pc, #280]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ed0:	ee07 3a90 	vmov	s15, r3
 8001ed4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ed8:	ed97 6a04 	vldr	s12, [r7, #16]
 8001edc:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8001ff4 <HAL_RCC_GetSysClockFreq+0x2c0>
 8001ee0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ee4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ee8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001eec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8001ef8:	e043      	b.n	8001f82 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	ee07 3a90 	vmov	s15, r3
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001ffc <HAL_RCC_GetSysClockFreq+0x2c8>
 8001f08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f0c:	4b35      	ldr	r3, [pc, #212]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f1c:	ed97 6a04 	vldr	s12, [r7, #16]
 8001f20:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8001ff4 <HAL_RCC_GetSysClockFreq+0x2c0>
 8001f24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f38:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8001f3c:	e021      	b.n	8001f82 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	ee07 3a90 	vmov	s15, r3
 8001f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f48:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001ff8 <HAL_RCC_GetSysClockFreq+0x2c4>
 8001f4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f50:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f58:	ee07 3a90 	vmov	s15, r3
 8001f5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f60:	ed97 6a04 	vldr	s12, [r7, #16]
 8001f64:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8001ff4 <HAL_RCC_GetSysClockFreq+0x2c0>
 8001f68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f70:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f7c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8001f80:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
 8001f82:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	0a5b      	lsrs	r3, r3, #9
 8001f88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	ee07 3a90 	vmov	s15, r3
 8001f96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f9a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001f9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa6:	ee17 3a90 	vmov	r3, s15
 8001faa:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001fac:	e005      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	623b      	str	r3, [r7, #32]
      break;
 8001fb2:	e002      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <HAL_RCC_GetSysClockFreq+0x2b8>)
 8001fb6:	623b      	str	r3, [r7, #32]
      break;
 8001fb8:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	f003 030f 	and.w	r3, r3, #15
 8001fc2:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b07      	cmp	r3, #7
 8001fc8:	d905      	bls.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3b07      	subs	r3, #7
 8001fce:	6a3a      	ldr	r2, [r7, #32]
 8001fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	372c      	adds	r7, #44	@ 0x2c
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	58024400 	.word	0x58024400
 8001fe8:	03d09000 	.word	0x03d09000
 8001fec:	003d0900 	.word	0x003d0900
 8001ff0:	016e3600 	.word	0x016e3600
 8001ff4:	46000000 	.word	0x46000000
 8001ff8:	4a742400 	.word	0x4a742400
 8001ffc:	4bb71b00 	.word	0x4bb71b00

08002000 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	@ 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	00da      	lsls	r2, r3, #3
 8002014:	4b9a      	ldr	r3, [pc, #616]	@ (8002280 <RCC_PLL_Config+0x280>)
 8002016:	4413      	add	r3, r2
 8002018:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	009a      	lsls	r2, r3, #2
 800201e:	4b99      	ldr	r3, [pc, #612]	@ (8002284 <RCC_PLL_Config+0x284>)
 8002020:	4413      	add	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
 8002024:	4b98      	ldr	r3, [pc, #608]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002026:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	4413      	add	r3, r2
 8002034:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	4a92      	ldr	r2, [pc, #584]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002040:	400b      	ands	r3, r1
 8002042:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8002044:	4b90      	ldr	r3, [pc, #576]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002050:	fa01 f303 	lsl.w	r3, r1, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	498c      	ldr	r1, [pc, #560]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002058:	4013      	ands	r3, r2
 800205a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800205c:	f7fe fdb6 	bl	8000bcc <HAL_GetTick>
 8002060:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8002062:	e008      	b.n	8002076 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002064:	f7fe fdb2 	bl	8000bcc <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b32      	cmp	r3, #50	@ 0x32
 8002070:	d901      	bls.n	8002076 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e0ff      	b.n	8002276 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8002076:	4b84      	ldr	r3, [pc, #528]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002082:	fa01 f303 	lsl.w	r3, r1, r3
 8002086:	4013      	ands	r3, r2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1eb      	bne.n	8002064 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b02      	cmp	r3, #2
 8002092:	f040 80dd 	bne.w	8002250 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d109      	bne.n	80020b6 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 80020a2:	4b79      	ldr	r3, [pc, #484]	@ (8002288 <RCC_PLL_Config+0x288>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	08db      	lsrs	r3, r3, #3
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	4a77      	ldr	r2, [pc, #476]	@ (800228c <RCC_PLL_Config+0x28c>)
 80020ae:	fa22 f303 	lsr.w	r3, r2, r3
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020b4:	e007      	b.n	80020c6 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d102      	bne.n	80020c2 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
 80020bc:	4b74      	ldr	r3, [pc, #464]	@ (8002290 <RCC_PLL_Config+0x290>)
 80020be:	627b      	str	r3, [r7, #36]	@ 0x24
 80020c0:	e001      	b.n	80020c6 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
 80020c2:	4b74      	ldr	r3, [pc, #464]	@ (8002294 <RCC_PLL_Config+0x294>)
 80020c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
 80020d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d4:	4a70      	ldr	r2, [pc, #448]	@ (8002298 <RCC_PLL_Config+0x298>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d302      	bcc.n	80020e0 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
 80020da:	2318      	movs	r3, #24
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020de:	e00f      	b.n	8002100 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	4a6e      	ldr	r2, [pc, #440]	@ (800229c <RCC_PLL_Config+0x29c>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d902      	bls.n	80020ee <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
 80020e8:	2310      	movs	r3, #16
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80020ec:	e008      	b.n	8002100 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	4a6b      	ldr	r2, [pc, #428]	@ (80022a0 <RCC_PLL_Config+0x2a0>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d902      	bls.n	80020fc <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
 80020f6:	2308      	movs	r3, #8
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80020fa:	e001      	b.n	8002100 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
 80020fc:	2302      	movs	r3, #2
 80020fe:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4413      	add	r3, r2
 800210c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
 8002114:	4b5c      	ldr	r3, [pc, #368]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002116:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8002120:	fa01 f303 	lsl.w	r3, r1, r3
 8002124:	f043 0303 	orr.w	r3, r3, #3
 8002128:	43db      	mvns	r3, r3
 800212a:	401a      	ands	r2, r3
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	6899      	ldr	r1, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	3304      	adds	r3, #4
 8002136:	4099      	lsls	r1, r3
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	430b      	orrs	r3, r1
 800213c:	4952      	ldr	r1, [pc, #328]	@ (8002288 <RCC_PLL_Config+0x288>)
 800213e:	4313      	orrs	r3, r2
 8002140:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
 8002142:	4b51      	ldr	r3, [pc, #324]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	429a      	cmp	r2, r3
 800214e:	d001      	beq.n	8002154 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e090      	b.n	8002276 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
 8002154:	4b4c      	ldr	r3, [pc, #304]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002156:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	4413      	add	r3, r2
 8002164:	221b      	movs	r2, #27
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	ea01 0203 	and.w	r2, r1, r3
 8002170:	4945      	ldr	r1, [pc, #276]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	4313      	orrs	r3, r2
 8002176:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	1e5a      	subs	r2, r3, #1
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	3b01      	subs	r3, #1
 8002184:	025b      	lsls	r3, r3, #9
 8002186:	431a      	orrs	r2, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	3b01      	subs	r3, #1
 800218e:	041b      	lsls	r3, r3, #16
 8002190:	431a      	orrs	r2, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	3b01      	subs	r3, #1
 8002198:	061b      	lsls	r3, r3, #24
 800219a:	431a      	orrs	r2, r3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	1e5a      	subs	r2, r3, #1
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	021b      	lsls	r3, r3, #8
 80021ae:	431a      	orrs	r2, r3
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d105      	bne.n	80021c6 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
 80021ba:	4b33      	ldr	r3, [pc, #204]	@ (8002288 <RCC_PLL_Config+0x288>)
 80021bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021be:	4a32      	ldr	r2, [pc, #200]	@ (8002288 <RCC_PLL_Config+0x288>)
 80021c0:	f043 0320 	orr.w	r3, r3, #32
 80021c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d01c      	beq.n	8002208 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	00da      	lsls	r2, r3, #3
 80021d2:	4b34      	ldr	r3, [pc, #208]	@ (80022a4 <RCC_PLL_Config+0x2a4>)
 80021d4:	4413      	add	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4b32      	ldr	r3, [pc, #200]	@ (80022a8 <RCC_PLL_Config+0x2a8>)
 80021de:	4013      	ands	r3, r2
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021e4:	00d2      	lsls	r2, r2, #3
 80021e6:	431a      	orrs	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
 80021ec:	4b26      	ldr	r3, [pc, #152]	@ (8002288 <RCC_PLL_Config+0x288>)
 80021ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	2201      	movs	r2, #1
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	4a21      	ldr	r2, [pc, #132]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002204:	430b      	orrs	r3, r1
 8002206:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8002208:	4b1f      	ldr	r3, [pc, #124]	@ (8002288 <RCC_PLL_Config+0x288>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002214:	fa01 f303 	lsl.w	r3, r1, r3
 8002218:	491b      	ldr	r1, [pc, #108]	@ (8002288 <RCC_PLL_Config+0x288>)
 800221a:	4313      	orrs	r3, r2
 800221c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800221e:	f7fe fcd5 	bl	8000bcc <HAL_GetTick>
 8002222:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8002224:	e008      	b.n	8002238 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002226:	f7fe fcd1 	bl	8000bcc <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b32      	cmp	r3, #50	@ 0x32
 8002232:	d901      	bls.n	8002238 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e01e      	b.n	8002276 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8002238:	4b13      	ldr	r3, [pc, #76]	@ (8002288 <RCC_PLL_Config+0x288>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002244:	fa01 f303 	lsl.w	r3, r1, r3
 8002248:	4013      	ands	r3, r2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0eb      	beq.n	8002226 <RCC_PLL_Config+0x226>
 800224e:	e010      	b.n	8002272 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
 8002250:	4b0d      	ldr	r3, [pc, #52]	@ (8002288 <RCC_PLL_Config+0x288>)
 8002252:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	3304      	adds	r3, #4
 800225a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800225e:	fa01 f303 	lsl.w	r3, r1, r3
 8002262:	f043 0303 	orr.w	r3, r3, #3
 8002266:	43db      	mvns	r3, r3
 8002268:	4013      	ands	r3, r2
 800226a:	4a07      	ldr	r2, [pc, #28]	@ (8002288 <RCC_PLL_Config+0x288>)
 800226c:	f043 0303 	orr.w	r3, r3, #3
 8002270:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
 8002272:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8002276:	4618      	mov	r0, r3
 8002278:	3728      	adds	r7, #40	@ 0x28
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	58024430 	.word	0x58024430
 8002284:	580244c0 	.word	0x580244c0
 8002288:	58024400 	.word	0x58024400
 800228c:	03d09000 	.word	0x03d09000
 8002290:	016e3600 	.word	0x016e3600
 8002294:	003d0900 	.word	0x003d0900
 8002298:	007a1200 	.word	0x007a1200
 800229c:	003d08ff 	.word	0x003d08ff
 80022a0:	001e847f 	.word	0x001e847f
 80022a4:	58024434 	.word	0x58024434
 80022a8:	ffff0007 	.word	0xffff0007

080022ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022b4:	2300      	movs	r3, #0
 80022b6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022b8:	2300      	movs	r3, #0
 80022ba:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8081 	beq.w	80023cc <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022ca:	4b8c      	ldr	r3, [pc, #560]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80022cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022d2:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d029      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x82>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d022      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022e8:	4b85      	ldr	r3, [pc, #532]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a84      	ldr	r2, [pc, #528]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80022ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f2:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022f4:	4b82      	ldr	r3, [pc, #520]	@ (8002500 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	75fb      	strb	r3, [r7, #23]
 8002304:	e013      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002306:	4b7d      	ldr	r3, [pc, #500]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800230a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800230e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
 8002310:	4b7a      	ldr	r3, [pc, #488]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002314:	4a79      	ldr	r2, [pc, #484]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002316:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800231c:	4b77      	ldr	r3, [pc, #476]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800231e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002320:	4a76      	ldr	r2, [pc, #472]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002326:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
 8002328:	4a74      	ldr	r2, [pc, #464]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
 800232e:	7dfb      	ldrb	r3, [r7, #23]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d149      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800233c:	d115      	bne.n	800236a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233e:	f7fe fc45 	bl	8000bcc <HAL_GetTick>
 8002342:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002344:	e00b      	b.n	800235e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002346:	f7fe fc41 	bl	8000bcc <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002354:	4293      	cmp	r3, r2
 8002356:	d902      	bls.n	800235e <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	75fb      	strb	r3, [r7, #23]
            break;
 800235c:	e005      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800235e:	4b67      	ldr	r3, [pc, #412]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0ed      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
 800236a:	7dfb      	ldrb	r3, [r7, #23]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d128      	bne.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002374:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00c      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0xea>
 800237c:	4b5f      	ldr	r3, [pc, #380]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002388:	0919      	lsrs	r1, r3, #4
 800238a:	4b5e      	ldr	r3, [pc, #376]	@ (8002504 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800238c:	400b      	ands	r3, r1
 800238e:	495b      	ldr	r1, [pc, #364]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002390:	4313      	orrs	r3, r2
 8002392:	610b      	str	r3, [r1, #16]
 8002394:	e005      	b.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8002396:	4b59      	ldr	r3, [pc, #356]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	4a58      	ldr	r2, [pc, #352]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800239c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80023a0:	6113      	str	r3, [r2, #16]
 80023a2:	4b56      	ldr	r3, [pc, #344]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80023aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023ae:	4953      	ldr	r1, [pc, #332]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
 80023b4:	4b51      	ldr	r3, [pc, #324]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b8:	4a50      	ldr	r2, [pc, #320]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023be:	6713      	str	r3, [r2, #112]	@ 0x70
 80023c0:	e004      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023c2:	7dfb      	ldrb	r3, [r7, #23]
 80023c4:	75bb      	strb	r3, [r7, #22]
 80023c6:	e001      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d030      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d819      	bhi.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80023e0:	a201      	add	r2, pc, #4	@ (adr r2, 80023e8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80023e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e6:	bf00      	nop
 80023e8:	0800241b 	.word	0x0800241b
 80023ec:	080023f9 	.word	0x080023f9
 80023f0:	08002407 	.word	0x08002407
 80023f4:	0800241b 	.word	0x0800241b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80023f8:	4b40      	ldr	r3, [pc, #256]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fc:	4a3f      	ldr	r2, [pc, #252]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002402:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8002404:	e00a      	b.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002406:	4b3d      	ldr	r3, [pc, #244]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240a:	4a3c      	ldr	r2, [pc, #240]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800240c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002410:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8002412:	e003      	b.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	75fb      	strb	r3, [r7, #23]
        break;
 8002418:	e000      	b.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
 800241a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800241c:	7dfb      	ldrb	r3, [r7, #23]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d109      	bne.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002422:	4b36      	ldr	r3, [pc, #216]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4933      	ldr	r1, [pc, #204]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002430:	4313      	orrs	r3, r2
 8002432:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002434:	e001      	b.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002436:	7dfb      	ldrb	r3, [r7, #23]
 8002438:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d02a      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	2b20      	cmp	r3, #32
 800244c:	d00c      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
 800244e:	2b20      	cmp	r3, #32
 8002450:	d811      	bhi.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002452:	2b00      	cmp	r3, #0
 8002454:	d012      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8002456:	2b10      	cmp	r3, #16
 8002458:	d10d      	bne.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 800245a:	4b28      	ldr	r3, [pc, #160]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800245c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800245e:	4a27      	ldr	r2, [pc, #156]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002460:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002464:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8002466:	e00a      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8002468:	4b24      	ldr	r3, [pc, #144]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800246a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246c:	4a23      	ldr	r2, [pc, #140]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800246e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002472:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8002474:	e003      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	75fb      	strb	r3, [r7, #23]
        break;
 800247a:	e000      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
 800247c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800247e:	7dfb      	ldrb	r3, [r7, #23]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
 8002484:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002488:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	491a      	ldr	r1, [pc, #104]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002492:	4313      	orrs	r3, r2
 8002494:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002496:	e001      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002498:	7dfb      	ldrb	r3, [r7, #23]
 800249a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d031      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	2b80      	cmp	r3, #128	@ 0x80
 80024ae:	d00c      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80024b0:	2b80      	cmp	r3, #128	@ 0x80
 80024b2:	d811      	bhi.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d012      	beq.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x232>
 80024b8:	2b40      	cmp	r3, #64	@ 0x40
 80024ba:	d10d      	bne.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 80024bc:	4b0f      	ldr	r3, [pc, #60]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c0:	4a0e      	ldr	r2, [pc, #56]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80024c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 80024c8:	e00a      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 80024ca:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ce:	4a0b      	ldr	r2, [pc, #44]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 80024d6:	e003      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	75fb      	strb	r3, [r7, #23]
        break;
 80024dc:	e000      	b.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
 80024de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80024e0:	7dfb      	ldrb	r3, [r7, #23]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d110      	bne.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	4902      	ldr	r1, [pc, #8]	@ (80024fc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80024f8:	e008      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x260>
 80024fa:	bf00      	nop
 80024fc:	58024400 	.word	0x58024400
 8002500:	58024800 	.word	0x58024800
 8002504:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002508:	7dfb      	ldrb	r3, [r7, #23]
 800250a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0308 	and.w	r3, r3, #8
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002518:	4b93      	ldr	r3, [pc, #588]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800251a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800251c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	4990      	ldr	r1, [pc, #576]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002526:	4313      	orrs	r3, r2
 8002528:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d026      	beq.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253a:	2b00      	cmp	r3, #0
 800253c:	d002      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800253e:	2b04      	cmp	r3, #4
 8002540:	d007      	beq.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002542:	e00d      	b.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8002544:	4b88      	ldr	r3, [pc, #544]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002548:	4a87      	ldr	r2, [pc, #540]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800254a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800254e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8002550:	e009      	b.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8002552:	4b85      	ldr	r3, [pc, #532]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002556:	4a84      	ldr	r2, [pc, #528]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002558:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800255c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 800255e:	e002      	b.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	75fb      	strb	r3, [r7, #23]
        break;
 8002564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002566:	7dfb      	ldrb	r3, [r7, #23]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d109      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
 800256c:	4b7e      	ldr	r3, [pc, #504]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800256e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002570:	f023 0204 	bic.w	r2, r3, #4
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002578:	497b      	ldr	r1, [pc, #492]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800257a:	4313      	orrs	r3, r2
 800257c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800257e:	e001      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002580:	7dfb      	ldrb	r3, [r7, #23]
 8002582:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0310 	and.w	r3, r3, #16
 800258c:	2b00      	cmp	r3, #0
 800258e:	d02e      	beq.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002598:	d019      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x322>
 800259a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800259e:	d813      	bhi.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x300>
 80025a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a8:	d007      	beq.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80025aa:	e00d      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80025ac:	4b6e      	ldr	r3, [pc, #440]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b0:	4a6d      	ldr	r2, [pc, #436]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 80025b8:	e00a      	b.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80025ba:	4b6b      	ldr	r3, [pc, #428]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	4a6a      	ldr	r2, [pc, #424]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80025c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 80025c6:	e003      	b.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	75fb      	strb	r3, [r7, #23]
        break;
 80025cc:	e000      	b.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
 80025ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025d0:	7dfb      	ldrb	r3, [r7, #23]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025d6:	4b64      	ldr	r3, [pc, #400]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	4961      	ldr	r1, [pc, #388]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80025e8:	e001      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025ea:	7dfb      	ldrb	r3, [r7, #23]
 80025ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d03f      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002602:	d02a      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002604:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002608:	d824      	bhi.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800260a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800260e:	d024      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002614:	d81e      	bhi.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002616:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800261a:	d01e      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800261c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002620:	d818      	bhi.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002622:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002626:	d00e      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8002628:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800262c:	d812      	bhi.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800262e:	2b00      	cmp	r3, #0
 8002630:	d013      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002636:	d10d      	bne.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002638:	4b4b      	ldr	r3, [pc, #300]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	4a4a      	ldr	r2, [pc, #296]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800263e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002642:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8002644:	e00a      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002646:	4b48      	ldr	r3, [pc, #288]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264a:	4a47      	ldr	r2, [pc, #284]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800264c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002650:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8002652:	e003      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	75fb      	strb	r3, [r7, #23]
        break;
 8002658:	e000      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
 800265a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800265c:	7dfb      	ldrb	r3, [r7, #23]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8002662:	4b41      	ldr	r3, [pc, #260]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002666:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	493e      	ldr	r1, [pc, #248]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002670:	4313      	orrs	r3, r2
 8002672:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002674:	e001      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002682:	2b00      	cmp	r3, #0
 8002684:	d008      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002686:	4b38      	ldr	r3, [pc, #224]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800268a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	4935      	ldr	r1, [pc, #212]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002694:	4313      	orrs	r3, r2
 8002696:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d008      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
 80026a4:	4b30      	ldr	r3, [pc, #192]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	492d      	ldr	r1, [pc, #180]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d020      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00c      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x438>
 80026ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80026ce:	d106      	bne.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
 80026d0:	4b25      	ldr	r3, [pc, #148]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	4a24      	ldr	r2, [pc, #144]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80026da:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
 80026dc:	e003      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	75fb      	strb	r3, [r7, #23]
        break;
 80026e2:	e000      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
 80026e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026e6:	7dfb      	ldrb	r3, [r7, #23]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d109      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
 80026ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f0:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	491b      	ldr	r1, [pc, #108]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80026fe:	e001      	b.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002700:	7dfb      	ldrb	r3, [r7, #23]
 8002702:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800270c:	2b00      	cmp	r3, #0
 800270e:	d02f      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002714:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002718:	d00e      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800271a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800271e:	d812      	bhi.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8002720:	2b00      	cmp	r3, #0
 8002722:	d013      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002724:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002728:	d10d      	bne.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800272a:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800272c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272e:	4a0e      	ldr	r2, [pc, #56]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002734:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002736:	e00a      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002738:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800273a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800273c:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800273e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002742:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002744:	e003      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	75fb      	strb	r3, [r7, #23]
        break;
 800274a:	e000      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
 800274c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800274e:	7dfb      	ldrb	r3, [r7, #23]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d10b      	bne.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002758:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	4901      	ldr	r1, [pc, #4]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002762:	4313      	orrs	r3, r2
 8002764:	650b      	str	r3, [r1, #80]	@ 0x50
 8002766:	e003      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8002768:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800276c:	7dfb      	ldrb	r3, [r7, #23]
 800276e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002778:	2b00      	cmp	r3, #0
 800277a:	d02c      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002784:	d017      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002786:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800278a:	d811      	bhi.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800278c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002790:	d011      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002796:	d80b      	bhi.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00c      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800279c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027a0:	d106      	bne.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80027a2:	4b97      	ldr	r3, [pc, #604]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	4a96      	ldr	r2, [pc, #600]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80027a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80027ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
 80027ae:	e003      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	75fb      	strb	r3, [r7, #23]
        break;
 80027b4:	e000      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80027b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027b8:	7dfb      	ldrb	r3, [r7, #23]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
 80027be:	4b90      	ldr	r3, [pc, #576]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80027c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ca:	498d      	ldr	r1, [pc, #564]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	650b      	str	r3, [r1, #80]	@ 0x50
 80027d0:	e001      	b.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027d2:	7dfb      	ldrb	r3, [r7, #23]
 80027d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d02c      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027ea:	d017      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x570>
 80027ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027f0:	d811      	bhi.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80027f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027f6:	d011      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x570>
 80027f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027fc:	d80b      	bhi.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00c      	beq.n	800281c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002806:	d106      	bne.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002808:	4b7d      	ldr	r3, [pc, #500]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800280a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800280e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002812:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
 8002814:	e003      	b.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	75fb      	strb	r3, [r7, #23]
        break;
 800281a:	e000      	b.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
 800281c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800281e:	7dfb      	ldrb	r3, [r7, #23]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d109      	bne.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
 8002824:	4b76      	ldr	r3, [pc, #472]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002830:	4973      	ldr	r1, [pc, #460]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002832:	4313      	orrs	r3, r2
 8002834:	650b      	str	r3, [r1, #80]	@ 0x50
 8002836:	e001      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002838:	7dfb      	ldrb	r3, [r7, #23]
 800283a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d045      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800284c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002850:	d02a      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8002852:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002856:	d824      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8002858:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800285c:	d026      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x600>
 800285e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002862:	d81e      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8002864:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002868:	d022      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800286a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800286e:	d818      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8002870:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002874:	d00e      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8002876:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800287a:	d812      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 800287c:	2b00      	cmp	r3, #0
 800287e:	d019      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8002880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002884:	d10d      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002886:	4b5e      	ldr	r3, [pc, #376]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288a:	4a5d      	ldr	r2, [pc, #372]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8002892:	e010      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002894:	4b5a      	ldr	r3, [pc, #360]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002898:	4a59      	ldr	r2, [pc, #356]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800289a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800289e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80028a0:	e009      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	75fb      	strb	r3, [r7, #23]
        break;
 80028a6:	e006      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80028a8:	bf00      	nop
 80028aa:	e004      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80028ac:	bf00      	nop
 80028ae:	e002      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80028b0:	bf00      	nop
 80028b2:	e000      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80028b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028b6:	7dfb      	ldrb	r3, [r7, #23]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d109      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028bc:	4b50      	ldr	r3, [pc, #320]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80028be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028c0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c8:	494d      	ldr	r1, [pc, #308]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	650b      	str	r3, [r1, #80]	@ 0x50
 80028ce:	e001      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028d0:	7dfb      	ldrb	r3, [r7, #23]
 80028d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d045      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80028e8:	d02a      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x694>
 80028ea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80028ee:	d824      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80028f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028f4:	d026      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x698>
 80028f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fa:	d81e      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80028fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002900:	d022      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8002902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002906:	d818      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800290c:	d00e      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x680>
 800290e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002912:	d812      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002914:	2b00      	cmp	r3, #0
 8002916:	d019      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8002918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800291c:	d10d      	bne.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800291e:	4b38      	ldr	r3, [pc, #224]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002922:	4a37      	ldr	r2, [pc, #220]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002928:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 800292a:	e010      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 800292c:	4b34      	ldr	r3, [pc, #208]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800292e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002930:	4a33      	ldr	r2, [pc, #204]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002932:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002936:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8002938:	e009      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	75fb      	strb	r3, [r7, #23]
        break;
 800293e:	e006      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8002940:	bf00      	nop
 8002942:	e004      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8002944:	bf00      	nop
 8002946:	e002      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8002948:	bf00      	nop
 800294a:	e000      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 800294c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800294e:	7dfb      	ldrb	r3, [r7, #23]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d109      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
 8002954:	4b2a      	ldr	r3, [pc, #168]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002958:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002960:	4927      	ldr	r1, [pc, #156]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002962:	4313      	orrs	r3, r2
 8002964:	658b      	str	r3, [r1, #88]	@ 0x58
 8002966:	e001      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002968:	7dfb      	ldrb	r3, [r7, #23]
 800296a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d047      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002980:	d02a      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002982:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002986:	d824      	bhi.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8002988:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800298c:	d026      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x730>
 800298e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002992:	d81e      	bhi.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8002994:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002998:	d022      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x734>
 800299a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800299e:	d818      	bhi.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80029a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029a4:	d00e      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x718>
 80029a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029aa:	d812      	bhi.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d019      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x738>
 80029b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b4:	d10d      	bne.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80029b6:	4b12      	ldr	r3, [pc, #72]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ba:	4a11      	ldr	r2, [pc, #68]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80029c2:	e010      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80029c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80029ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80029d0:	e009      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	75fb      	strb	r3, [r7, #23]
        break;
 80029d6:	e006      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80029d8:	bf00      	nop
 80029da:	e004      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80029dc:	bf00      	nop
 80029de:	e002      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80029e0:	bf00      	nop
 80029e2:	e000      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80029e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e6:	7dfb      	ldrb	r3, [r7, #23]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10b      	bne.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
 80029ec:	4b04      	ldr	r3, [pc, #16]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f8:	4901      	ldr	r1, [pc, #4]	@ (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	658b      	str	r3, [r1, #88]	@ 0x58
 80029fe:	e003      	b.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8002a00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a04:	7dfb      	ldrb	r3, [r7, #23]
 8002a06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d034      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	2b05      	cmp	r3, #5
 8002a1a:	d81d      	bhi.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 8002a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <HAL_RCCEx_PeriphCLKConfig+0x778>)
 8002a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a22:	bf00      	nop
 8002a24:	08002a5f 	.word	0x08002a5f
 8002a28:	08002a3d 	.word	0x08002a3d
 8002a2c:	08002a4b 	.word	0x08002a4b
 8002a30:	08002a5f 	.word	0x08002a5f
 8002a34:	08002a5f 	.word	0x08002a5f
 8002a38:	08002a5f 	.word	0x08002a5f
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002a3c:	4b91      	ldr	r3, [pc, #580]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a40:	4a90      	ldr	r2, [pc, #576]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002a48:	e00a      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002a4a:	4b8e      	ldr	r3, [pc, #568]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4e:	4a8d      	ldr	r2, [pc, #564]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002a56:	e003      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	75fb      	strb	r3, [r7, #23]
        break;
 8002a5c:	e000      	b.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
 8002a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d109      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a66:	4b87      	ldr	r3, [pc, #540]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6a:	f023 0207 	bic.w	r2, r3, #7
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4984      	ldr	r1, [pc, #528]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	658b      	str	r3, [r1, #88]	@ 0x58
 8002a78:	e001      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a7a:	7dfb      	ldrb	r3, [r7, #23]
 8002a7c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002a8a:	4b7e      	ldr	r3, [pc, #504]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002a90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a94:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d021      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x806>
 8002aaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aae:	d00a      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002ab0:	e006      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002ab2:	4b74      	ldr	r3, [pc, #464]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab6:	4a73      	ldr	r2, [pc, #460]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002ab8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002abc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
 8002abe:	e003      	b.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	75fb      	strb	r3, [r7, #23]
        break;
 8002ac4:	e000      	b.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8002ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ac8:	7dfb      	ldrb	r3, [r7, #23]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
 8002ace:	4b6d      	ldr	r3, [pc, #436]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ada:	496a      	ldr	r1, [pc, #424]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002ae0:	e001      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ae2:	7dfb      	ldrb	r3, [r7, #23]
 8002ae4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d043      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002afa:	d02c      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 8002afc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b00:	d826      	bhi.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8002b02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002b06:	d028      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8002b08:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002b0c:	d820      	bhi.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8002b0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b12:	d016      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x896>
 8002b14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b18:	d81a      	bhi.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8002b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b22:	d007      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8002b24:	e014      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002b26:	4b57      	ldr	r3, [pc, #348]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2a:	4a56      	ldr	r2, [pc, #344]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b32:	e013      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002b34:	4b53      	ldr	r3, [pc, #332]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	4a52      	ldr	r2, [pc, #328]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b40:	e00c      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002b42:	4b50      	ldr	r3, [pc, #320]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	4a4f      	ldr	r2, [pc, #316]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b48:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b4e:	e005      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	75fb      	strb	r3, [r7, #23]
        break;
 8002b54:	e002      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8002b56:	bf00      	nop
 8002b58:	e000      	b.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8002b5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b5c:	7dfb      	ldrb	r3, [r7, #23]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b62:	4b48      	ldr	r3, [pc, #288]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b66:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6e:	4945      	ldr	r1, [pc, #276]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	654b      	str	r3, [r1, #84]	@ 0x54
 8002b74:	e001      	b.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b76:	7dfb      	ldrb	r3, [r7, #23]
 8002b78:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d04b      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b8a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002b8e:	d032      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8002b90:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002b94:	d82c      	bhi.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8002b96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b9a:	d02e      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8002b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba0:	d826      	bhi.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8002ba2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ba6:	d02a      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x952>
 8002ba8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002bac:	d820      	bhi.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8002bae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bb2:	d016      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x936>
 8002bb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bb8:	d81a      	bhi.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 8002bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bc2:	d007      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x928>
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002bc6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bca:	4a2e      	ldr	r2, [pc, #184]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002bcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002bd2:	e015      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd8:	4a2a      	ldr	r2, [pc, #168]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002bda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bde:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002be0:	e00e      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002be2:	4b28      	ldr	r3, [pc, #160]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be6:	4a27      	ldr	r2, [pc, #156]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002be8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002bec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002bee:	e007      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	75fb      	strb	r3, [r7, #23]
        break;
 8002bf4:	e004      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8002bf6:	bf00      	nop
 8002bf8:	e002      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8002bfa:	bf00      	nop
 8002bfc:	e000      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8002bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c00:	7dfb      	ldrb	r3, [r7, #23]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d109      	bne.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c06:	4b1f      	ldr	r3, [pc, #124]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c12:	491c      	ldr	r1, [pc, #112]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	654b      	str	r3, [r1, #84]	@ 0x54
 8002c18:	e001      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c1a:	7dfb      	ldrb	r3, [r7, #23]
 8002c1c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d03e      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c32:	d029      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 8002c34:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c38:	d820      	bhi.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002c3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c3e:	d016      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8002c40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c44:	d81a      	bhi.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8002c4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c4e:	d007      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8002c50:	e014      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002c52:	4b0c      	ldr	r3, [pc, #48]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c56:	4a0b      	ldr	r2, [pc, #44]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c5e:	e014      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002c60:	4b08      	ldr	r3, [pc, #32]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c64:	4a07      	ldr	r2, [pc, #28]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c6c:	e00d      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002c6e:	4b05      	ldr	r3, [pc, #20]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c72:	4a04      	ldr	r2, [pc, #16]	@ (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8002c74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c7a:	e006      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	75fb      	strb	r3, [r7, #23]
        break;
 8002c80:	e003      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8002c82:	bf00      	nop
 8002c84:	58024400 	.word	0x58024400
        break;
 8002c88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c8a:	7dfb      	ldrb	r3, [r7, #23]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d109      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002c90:	4b8e      	ldr	r3, [pc, #568]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c94:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c9c:	498b      	ldr	r1, [pc, #556]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	650b      	str	r3, [r1, #80]	@ 0x50
 8002ca2:	e001      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca4:	7dfb      	ldrb	r3, [r7, #23]
 8002ca6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d043      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbc:	d02c      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8002cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cc2:	d826      	bhi.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8002cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cc8:	d028      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8002cca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cce:	d820      	bhi.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8002cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cd4:	d016      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8002cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cda:	d81a      	bhi.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ce4:	d007      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
 8002ce6:	e014      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002ce8:	4b78      	ldr	r3, [pc, #480]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cec:	4a77      	ldr	r2, [pc, #476]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8002cf4:	e013      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002cf6:	4b75      	ldr	r3, [pc, #468]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfa:	4a74      	ldr	r2, [pc, #464]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d00:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8002d02:	e00c      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002d04:	4b71      	ldr	r3, [pc, #452]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	4a70      	ldr	r2, [pc, #448]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8002d10:	e005      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	75fb      	strb	r3, [r7, #23]
        break;
 8002d16:	e002      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8002d18:	bf00      	nop
 8002d1a:	e000      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8002d1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d1e:	7dfb      	ldrb	r3, [r7, #23]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d109      	bne.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 8002d24:	4b69      	ldr	r3, [pc, #420]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d30:	4966      	ldr	r1, [pc, #408]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	654b      	str	r3, [r1, #84]	@ 0x54
 8002d36:	e001      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d03c      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	2b40      	cmp	r3, #64	@ 0x40
 8002d4e:	d026      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8002d50:	2b40      	cmp	r3, #64	@ 0x40
 8002d52:	d821      	bhi.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8002d54:	2b30      	cmp	r3, #48	@ 0x30
 8002d56:	d024      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8002d58:	2b30      	cmp	r3, #48	@ 0x30
 8002d5a:	d81d      	bhi.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	d014      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0xade>
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	d819      	bhi.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xac2>
 8002d68:	2b10      	cmp	r3, #16
 8002d6a:	d007      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8002d6c:	e014      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002d6e:	4b57      	ldr	r3, [pc, #348]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d72:	4a56      	ldr	r2, [pc, #344]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8002d7a:	e013      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002d7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d80:	4a52      	ldr	r2, [pc, #328]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d86:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8002d88:	e00c      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002d8a:	4b50      	ldr	r3, [pc, #320]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8e:	4a4f      	ldr	r2, [pc, #316]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002d90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002d94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8002d96:	e005      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	75fb      	strb	r3, [r7, #23]
        break;
 8002d9c:	e002      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8002d9e:	bf00      	nop
 8002da0:	e000      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8002da2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da4:	7dfb      	ldrb	r3, [r7, #23]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d109      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
 8002daa:	4b48      	ldr	r3, [pc, #288]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db6:	4945      	ldr	r1, [pc, #276]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	650b      	str	r3, [r1, #80]	@ 0x50
 8002dbc:	e001      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dbe:	7dfb      	ldrb	r3, [r7, #23]
 8002dc0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d03c      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd2:	2b50      	cmp	r3, #80	@ 0x50
 8002dd4:	d022      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8002dd6:	2b50      	cmp	r3, #80	@ 0x50
 8002dd8:	d81d      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8002dda:	2b40      	cmp	r3, #64	@ 0x40
 8002ddc:	d020      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8002dde:	2b40      	cmp	r3, #64	@ 0x40
 8002de0:	d819      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8002de2:	2b30      	cmp	r3, #48	@ 0x30
 8002de4:	d01e      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8002de6:	2b30      	cmp	r3, #48	@ 0x30
 8002de8:	d815      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8002dea:	2b20      	cmp	r3, #32
 8002dec:	d00c      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8002dee:	2b20      	cmp	r3, #32
 8002df0:	d811      	bhi.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d018      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8002df6:	2b10      	cmp	r3, #16
 8002df8:	d10d      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002dfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	4a33      	ldr	r2, [pc, #204]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8002e06:	e010      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002e08:	4b30      	ldr	r3, [pc, #192]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e12:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8002e14:	e009      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	75fb      	strb	r3, [r7, #23]
        break;
 8002e1a:	e006      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002e1c:	bf00      	nop
 8002e1e:	e004      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002e20:	bf00      	nop
 8002e22:	e002      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002e24:	bf00      	nop
 8002e26:	e000      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8002e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e2a:	7dfb      	ldrb	r3, [r7, #23]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d109      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002e30:	4b26      	ldr	r3, [pc, #152]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e34:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3c:	4923      	ldr	r1, [pc, #140]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	654b      	str	r3, [r1, #84]	@ 0x54
 8002e42:	e001      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e44:	7dfb      	ldrb	r3, [r7, #23]
 8002e46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d03f      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e58:	2b50      	cmp	r3, #80	@ 0x50
 8002e5a:	d022      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8002e5c:	2b50      	cmp	r3, #80	@ 0x50
 8002e5e:	d81d      	bhi.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8002e60:	2b40      	cmp	r3, #64	@ 0x40
 8002e62:	d020      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8002e64:	2b40      	cmp	r3, #64	@ 0x40
 8002e66:	d819      	bhi.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8002e68:	2b30      	cmp	r3, #48	@ 0x30
 8002e6a:	d01e      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8002e6c:	2b30      	cmp	r3, #48	@ 0x30
 8002e6e:	d815      	bhi.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d00c      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 8002e74:	2b20      	cmp	r3, #32
 8002e76:	d811      	bhi.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d018      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8002e7c:	2b10      	cmp	r3, #16
 8002e7e:	d10d      	bne.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002e80:	4b12      	ldr	r3, [pc, #72]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	4a11      	ldr	r2, [pc, #68]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e8c:	e010      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e92:	4a0e      	ldr	r2, [pc, #56]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002e9a:	e009      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	75fb      	strb	r3, [r7, #23]
        break;
 8002ea0:	e006      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8002ea2:	bf00      	nop
 8002ea4:	e004      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8002ea6:	bf00      	nop
 8002ea8:	e002      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8002eaa:	bf00      	nop
 8002eac:	e000      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8002eae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002eb6:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ec2:	4902      	ldr	r1, [pc, #8]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	658b      	str	r3, [r1, #88]	@ 0x58
 8002ec8:	e004      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8002eca:	bf00      	nop
 8002ecc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d034      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ee4:	2b05      	cmp	r3, #5
 8002ee6:	d81d      	bhi.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8002ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef0 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8002eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eee:	bf00      	nop
 8002ef0:	08002f2b 	.word	0x08002f2b
 8002ef4:	08002f09 	.word	0x08002f09
 8002ef8:	08002f17 	.word	0x08002f17
 8002efc:	08002f2b 	.word	0x08002f2b
 8002f00:	08002f2b 	.word	0x08002f2b
 8002f04:	08002f2b 	.word	0x08002f2b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002f08:	4b69      	ldr	r3, [pc, #420]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0c:	4a68      	ldr	r2, [pc, #416]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f12:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8002f14:	e00a      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002f16:	4b66      	ldr	r3, [pc, #408]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	4a65      	ldr	r2, [pc, #404]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f20:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8002f22:	e003      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	75fb      	strb	r3, [r7, #23]
        break;
 8002f28:	e000      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
 8002f2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f2c:	7dfb      	ldrb	r3, [r7, #23]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d109      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f32:	4b5f      	ldr	r3, [pc, #380]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f36:	f023 0207 	bic.w	r2, r3, #7
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f3e:	495c      	ldr	r1, [pc, #368]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	654b      	str	r3, [r1, #84]	@ 0x54
 8002f44:	e001      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f46:	7dfb      	ldrb	r3, [r7, #23]
 8002f48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d033      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5a:	2b05      	cmp	r3, #5
 8002f5c:	d81c      	bhi.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8002f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f64 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
 8002f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f64:	08002f9f 	.word	0x08002f9f
 8002f68:	08002f7d 	.word	0x08002f7d
 8002f6c:	08002f8b 	.word	0x08002f8b
 8002f70:	08002f9f 	.word	0x08002f9f
 8002f74:	08002f9f 	.word	0x08002f9f
 8002f78:	08002f9f 	.word	0x08002f9f
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002f7c:	4b4c      	ldr	r3, [pc, #304]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f80:	4a4b      	ldr	r2, [pc, #300]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f86:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 8002f88:	e00a      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002f8a:	4b49      	ldr	r3, [pc, #292]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8e:	4a48      	ldr	r2, [pc, #288]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 8002f96:	e003      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	75fb      	strb	r3, [r7, #23]
        break;
 8002f9c:	e000      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
 8002f9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fa0:	7dfb      	ldrb	r3, [r7, #23]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002fa6:	4b42      	ldr	r3, [pc, #264]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002faa:	f023 0207 	bic.w	r2, r3, #7
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb2:	493f      	ldr	r1, [pc, #252]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	650b      	str	r3, [r1, #80]	@ 0x50
 8002fb8:	e001      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d027      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8002fd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd8:	d80c      	bhi.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00d      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8002fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe2:	d00a      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8002fe4:	e006      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002fe6:	4b32      	ldr	r3, [pc, #200]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fea:	4a31      	ldr	r2, [pc, #196]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8002fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
 8002ff2:	e003      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	75fb      	strb	r3, [r7, #23]
        break;
 8002ff8:	e000      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8002ffa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ffc:	7dfb      	ldrb	r3, [r7, #23]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
 8003002:	4b2b      	ldr	r3, [pc, #172]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003006:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800300e:	4928      	ldr	r1, [pc, #160]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003010:	4313      	orrs	r3, r2
 8003012:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003014:	e001      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003016:	7dfb      	ldrb	r3, [r7, #23]
 8003018:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	da2c      	bge.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003026:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800302a:	d017      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 800302c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003030:	d811      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8003032:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003036:	d011      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8003038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800303c:	d80b      	bhi.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00c      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8003042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003046:	d106      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003048:	4b19      	ldr	r3, [pc, #100]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800304a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304c:	4a18      	ldr	r2, [pc, #96]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800304e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003052:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
 8003054:	e003      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
        break;
 800305a:	e000      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
 800305c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800305e:	7dfb      	ldrb	r3, [r7, #23]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d109      	bne.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
 8003064:	4b12      	ldr	r3, [pc, #72]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003068:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003070:	490f      	ldr	r1, [pc, #60]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003072:	4313      	orrs	r3, r2
 8003074:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003076:	e001      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003078:	7dfb      	ldrb	r3, [r7, #23]
 800307a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
 8003088:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003096:	4906      	ldr	r1, [pc, #24]	@ (80030b0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003098:	4313      	orrs	r3, r2
 800309a:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
 800309c:	7dbb      	ldrb	r3, [r7, #22]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3718      	adds	r7, #24
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	58024400 	.word	0x58024400

080030b4 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af02      	add	r7, sp, #8
 80030ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80030c0:	f7fd fd84 	bl	8000bcc <HAL_GetTick>
 80030c4:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d102      	bne.n	80030d2 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	73fb      	strb	r3, [r7, #15]
 80030d0:	e0c8      	b.n	8003264 <HAL_XSPI_Init+0x1b0>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f040 80c1 	bne.w	8003264 <HAL_XSPI_Init+0x1b0>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7fd fc3a 	bl	800095c <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 80030e8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 fb45 	bl	800377c <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	4b5d      	ldr	r3, [pc, #372]	@ (8003270 <HAL_XSPI_Init+0x1bc>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	68d1      	ldr	r1, [r2, #12]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6912      	ldr	r2, [r2, #16]
 8003104:	0412      	lsls	r2, r2, #16
 8003106:	4311      	orrs	r1, r2
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6952      	ldr	r2, [r2, #20]
 800310c:	3a01      	subs	r2, #1
 800310e:	0212      	lsls	r2, r2, #8
 8003110:	4311      	orrs	r1, r2
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	69d2      	ldr	r2, [r2, #28]
 8003116:	4311      	orrs	r1, r2
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6812      	ldr	r2, [r2, #0]
 800311c:	430b      	orrs	r3, r1
 800311e:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a1a      	ldr	r2, [r3, #32]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003144:	041a      	lsls	r2, r3, #16
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800316c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	3b01      	subs	r3, #1
 800317e:	021a      	lsls	r2, r3, #8
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2200      	movs	r2, #0
 8003192:	2120      	movs	r1, #32
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 fbf1 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d15f      	bne.n	8003264 <HAL_XSPI_Init+0x1b0>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a2d      	ldr	r2, [pc, #180]	@ (8003274 <HAL_XSPI_Init+0x1c0>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d004      	beq.n	80031ce <HAL_XSPI_Init+0x11a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003278 <HAL_XSPI_Init+0x1c4>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d10f      	bne.n	80031ee <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2200      	movs	r2, #0
 80031d8:	2120      	movs	r1, #32
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fbce 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_XSPI_Init+0x13a>
          {
            return status;
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	e03b      	b.n	8003266 <HAL_XSPI_Init+0x1b2>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	4b21      	ldr	r3, [pc, #132]	@ (800327c <HAL_XSPI_Init+0x1c8>)
 80031f6:	4013      	ands	r3, r2
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6891      	ldr	r1, [r2, #8]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003200:	4311      	orrs	r1, r2
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	430b      	orrs	r3, r1
 8003208:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003212:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	2b02      	cmp	r3, #2
 800323a:	d107      	bne.n	800324c <HAL_XSPI_Init+0x198>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0202 	orr.w	r2, r2, #2
 800324a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003254:	d103      	bne.n	800325e <HAL_XSPI_Init+0x1aa>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	655a      	str	r2, [r3, #84]	@ 0x54
 800325c:	e002      	b.n	8003264 <HAL_XSPI_Init+0x1b0>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2202      	movs	r2, #2
 8003262:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 8003264:	7bfb      	ldrb	r3, [r7, #15]
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	f8e0c0fc 	.word	0xf8e0c0fc
 8003274:	52005000 	.word	0x52005000
 8003278:	5200a000 	.word	0x5200a000
 800327c:	feffffbf 	.word	0xfeffffbf

08003280 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08a      	sub	sp, #40	@ 0x28
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800328c:	f7fd fc9e 	bl	8000bcc <HAL_GetTick>
 8003290:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003296:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d104      	bne.n	80032ae <HAL_XSPI_Command+0x2e>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032ac:	d115      	bne.n	80032da <HAL_XSPI_Command+0x5a>
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	2b14      	cmp	r3, #20
 80032b2:	d107      	bne.n	80032c4 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d00e      	beq.n	80032da <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	d00a      	beq.n	80032da <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2b24      	cmp	r3, #36	@ 0x24
 80032c8:	d15e      	bne.n	8003388 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d003      	beq.n	80032da <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80032d6:	2b03      	cmp	r3, #3
 80032d8:	d156      	bne.n	8003388 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2120      	movs	r1, #32
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 fb49 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80032ee:	7ffb      	ldrb	r3, [r7, #31]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d146      	bne.n	8003382 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 80032fa:	68b9      	ldr	r1, [r7, #8]
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f000 fb73 	bl	80039e8 <XSPI_ConfigCmd>
 8003302:	4603      	mov	r3, r0
 8003304:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003306:	7ffb      	ldrb	r3, [r7, #31]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d143      	bne.n	8003394 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10e      	bne.n	8003332 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	2200      	movs	r2, #0
 800331c:	2120      	movs	r1, #32
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fb2c 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2202      	movs	r2, #2
 800332e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8003330:	e030      	b.n	8003394 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d103      	bne.n	8003342 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2204      	movs	r2, #4
 800333e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8003340:	e028      	b.n	8003394 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d10b      	bne.n	8003362 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334e:	2b24      	cmp	r3, #36	@ 0x24
 8003350:	d103      	bne.n	800335a <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2204      	movs	r2, #4
 8003356:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8003358:	e01c      	b.n	8003394 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2214      	movs	r2, #20
 800335e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8003360:	e018      	b.n	8003394 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d114      	bne.n	8003394 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336e:	2b14      	cmp	r3, #20
 8003370:	d103      	bne.n	800337a <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2204      	movs	r2, #4
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8003378:	e00c      	b.n	8003394 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2224      	movs	r2, #36	@ 0x24
 800337e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8003380:	e008      	b.n	8003394 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 8003382:	2302      	movs	r3, #2
 8003384:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8003386:	e005      	b.n	8003394 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2210      	movs	r2, #16
 8003390:	659a      	str	r2, [r3, #88]	@ 0x58
 8003392:	e000      	b.n	8003396 <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 8003394:	bf00      	nop
  }

  return status;
 8003396:	7ffb      	ldrb	r3, [r7, #31]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	@ 0x28
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80033ac:	f7fd fc0e 	bl	8000bcc <HAL_GetTick>
 80033b0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	3350      	adds	r3, #80	@ 0x50
 80033b8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2208      	movs	r2, #8
 80033c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80033ca:	e057      	b.n	800347c <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d14e      	bne.n	8003472 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033fc:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	2201      	movs	r2, #1
 8003406:	2104      	movs	r1, #4
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 fab7 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003412:	7ffb      	ldrb	r3, [r7, #31]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d113      	bne.n	8003440 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	781a      	ldrb	r2, [r3, #0]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003430:	1e5a      	subs	r2, r3, #1
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1df      	bne.n	80033fe <HAL_XSPI_Transmit+0x5e>
 800343e:	e000      	b.n	8003442 <HAL_XSPI_Transmit+0xa2>
          break;
 8003440:	bf00      	nop

      if (status == HAL_OK)
 8003442:	7ffb      	ldrb	r3, [r7, #31]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d119      	bne.n	800347c <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	2201      	movs	r2, #1
 8003450:	2102      	movs	r1, #2
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 fa92 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 8003458:	4603      	mov	r3, r0
 800345a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800345c:	7ffb      	ldrb	r3, [r7, #31]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10c      	bne.n	800347c <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2202      	movs	r2, #2
 8003468:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2202      	movs	r2, #2
 800346e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003470:	e004      	b.n	800347c <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2210      	movs	r2, #16
 800347a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 800347c:	7ffb      	ldrb	r3, [r7, #31]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}

08003486 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b08c      	sub	sp, #48	@ 0x30
 800348a:	af02      	add	r7, sp, #8
 800348c:	60f8      	str	r0, [r7, #12]
 800348e:	60b9      	str	r1, [r7, #8]
 8003490:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003492:	f7fd fb9b 	bl	8000bcc <HAL_GetTick>
 8003496:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	3350      	adds	r3, #80	@ 0x50
 800349e:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a6:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80034b0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d106      	bne.n	80034c6 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2208      	movs	r2, #8
 80034c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80034c4:	e07c      	b.n	80035c0 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d172      	bne.n	80035b4 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	1c5a      	adds	r2, r3, #1
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80034fa:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003504:	d104      	bne.n	8003510 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	649a      	str	r2, [r3, #72]	@ 0x48
 800350e:	e011      	b.n	8003534 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003518:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800351c:	2b00      	cmp	r3, #0
 800351e:	d004      	beq.n	800352a <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	649a      	str	r2, [r3, #72]	@ 0x48
 8003528:	e004      	b.n	8003534 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	2201      	movs	r2, #1
 800353c:	2106      	movs	r1, #6
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 fa1c 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800354a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800354e:	2b00      	cmp	r3, #0
 8003550:	d114      	bne.n	800357c <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003556:	69fa      	ldr	r2, [r7, #28]
 8003558:	7812      	ldrb	r2, [r2, #0]
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356c:	1e5a      	subs	r2, r3, #1
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1dc      	bne.n	8003534 <HAL_XSPI_Receive+0xae>
 800357a:	e000      	b.n	800357e <HAL_XSPI_Receive+0xf8>
          break;
 800357c:	bf00      	nop

      if (status == HAL_OK)
 800357e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003582:	2b00      	cmp	r3, #0
 8003584:	d11c      	bne.n	80035c0 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	6a3b      	ldr	r3, [r7, #32]
 800358c:	2201      	movs	r2, #1
 800358e:	2102      	movs	r1, #2
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 f9f3 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800359c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10d      	bne.n	80035c0 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2202      	movs	r2, #2
 80035aa:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2202      	movs	r2, #2
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54
 80035b2:	e005      	b.n	80035c0 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2210      	movs	r2, #16
 80035be:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 80035c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3728      	adds	r7, #40	@ 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08a      	sub	sp, #40	@ 0x28
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80035d8:	f7fd faf8 	bl	8000bcc <HAL_GetTick>
 80035dc:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e4:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80035ee:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d167      	bne.n	80036c8 <HAL_XSPI_AutoPolling+0xfc>
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003600:	d162      	bne.n	80036c8 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	2200      	movs	r2, #0
 800360a:	2120      	movs	r1, #32
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 f9b5 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 8003612:	4603      	mov	r3, r0
 8003614:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003616:	7ffb      	ldrb	r3, [r7, #31]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d152      	bne.n	80036c2 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	6812      	ldr	r2, [r2, #0]
 8003624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	6852      	ldr	r2, [r2, #4]
 8003630:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	6912      	ldr	r2, [r2, #16]
 800363c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	6899      	ldr	r1, [r3, #8]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	430b      	orrs	r3, r1
 8003654:	431a      	orrs	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800365e:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003668:	d104      	bne.n	8003674 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	649a      	str	r2, [r3, #72]	@ 0x48
 8003672:	e011      	b.n	8003698 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800367c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003680:	2b00      	cmp	r3, #0
 8003682:	d004      	beq.n	800368e <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	649a      	str	r2, [r3, #72]	@ 0x48
 800368c:	e004      	b.n	8003698 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2201      	movs	r2, #1
 80036a0:	2108      	movs	r1, #8
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f96a 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80036ac:	7ffb      	ldrb	r3, [r7, #31]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d110      	bne.n	80036d4 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2208      	movs	r2, #8
 80036b8:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2202      	movs	r2, #2
 80036be:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80036c0:	e008      	b.n	80036d4 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 80036c2:	2302      	movs	r3, #2
 80036c4:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80036c6:	e005      	b.n	80036d4 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2210      	movs	r2, #16
 80036d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80036d2:	e000      	b.n	80036d6 <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 80036d4:	bf00      	nop
  }

  return status;
 80036d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3720      	adds	r7, #32
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80036ea:	f7fd fa6f 	bl	8000bcc <HAL_GetTick>
 80036ee:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d134      	bne.n	8003762 <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2200      	movs	r2, #0
 8003702:	2120      	movs	r1, #32
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f939 	bl	800397c <XSPI_WaitFlagStateUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800370e:	7bfb      	ldrb	r3, [r7, #15]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d12b      	bne.n	800376c <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2288      	movs	r2, #136	@ 0x88
 8003718:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2b08      	cmp	r3, #8
 8003720:	d111      	bne.n	8003746 <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	6852      	ldr	r2, [r2, #4]
 800372a:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2210      	movs	r2, #16
 8003734:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003744:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	4b0a      	ldr	r3, [pc, #40]	@ (8003778 <HAL_XSPI_MemoryMapped+0x98>)
 800374e:	4013      	ands	r3, r2
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	6812      	ldr	r2, [r2, #0]
 8003754:	431a      	orrs	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	e004      	b.n	800376c <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2210      	movs	r2, #16
 800376a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	cffffff7 	.word	0xcffffff7

0800377c <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
	...

0800379c <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b08c      	sub	sp, #48	@ 0x30
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
 80037b4:	f107 0314 	add.w	r3, r7, #20
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	609a      	str	r2, [r3, #8]
 80037c0:	60da      	str	r2, [r3, #12]
 80037c2:	611a      	str	r2, [r3, #16]
 80037c4:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80037cc:	e014      	b.n	80037f8 <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
 80037ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037d2:	3301      	adds	r3, #1
 80037d4:	b2d8      	uxtb	r0, r3
 80037d6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80037da:	f107 0114 	add.w	r1, r7, #20
 80037de:	4613      	mov	r3, r2
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	4413      	add	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	440b      	add	r3, r1
 80037e8:	4619      	mov	r1, r3
 80037ea:	f000 fa87 	bl	8003cfc <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 80037ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037f2:	3301      	adds	r3, #1
 80037f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80037f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d9e6      	bls.n	80037ce <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
 8003800:	4b5b      	ldr	r3, [pc, #364]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00b      	beq.n	8003824 <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
 800380c:	4b58      	ldr	r3, [pc, #352]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a57      	ldr	r2, [pc, #348]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 8003812:	f023 0301 	bic.w	r3, r3, #1
 8003816:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
 8003818:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
 8003824:	4b53      	ldr	r3, [pc, #332]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00b      	beq.n	8003848 <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
 8003830:	4b50      	ldr	r3, [pc, #320]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a4f      	ldr	r2, [pc, #316]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 8003836:	f023 0301 	bic.w	r3, r3, #1
 800383a:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
 800383c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003840:	f043 0302 	orr.w	r3, r3, #2
 8003844:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
 8003848:	4b4b      	ldr	r3, [pc, #300]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
 800384e:	4b4a      	ldr	r3, [pc, #296]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	3b01      	subs	r3, #1
 800385c:	041b      	lsls	r3, r3, #16
 800385e:	4946      	ldr	r1, [pc, #280]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 8003860:	4313      	orrs	r3, r2
 8003862:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a41      	ldr	r2, [pc, #260]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d110      	bne.n	8003890 <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d027      	beq.n	80038cc <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 800387c:	4b3e      	ldr	r3, [pc, #248]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	493b      	ldr	r1, [pc, #236]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]
 800388e:	e01d      	b.n	80038cc <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a37      	ldr	r2, [pc, #220]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d110      	bne.n	80038bc <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d011      	beq.n	80038cc <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 80038a8:	4b33      	ldr	r3, [pc, #204]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4930      	ldr	r1, [pc, #192]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
 80038ba:	e007      	b.n	80038cc <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c0:	f043 0208 	orr.w	r2, r3, #8
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e04c      	b.n	8003966 <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 80038cc:	2300      	movs	r3, #0
 80038ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80038d2:	e02a      	b.n	800392a <HAL_XSPIM_Config+0x18e>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
 80038d4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80038d8:	4613      	mov	r3, r2
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	4413      	add	r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	3330      	adds	r3, #48	@ 0x30
 80038e2:	443b      	add	r3, r7
 80038e4:	3b18      	subs	r3, #24
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80038ec:	1c5a      	adds	r2, r3, #1
 80038ee:	4613      	mov	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	4413      	add	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	3330      	adds	r3, #48	@ 0x30
 80038f8:	443b      	add	r3, r7
 80038fa:	3b18      	subs	r3, #24
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4299      	cmp	r1, r3
 8003900:	d105      	bne.n	800390e <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
 8003902:	4b1d      	ldr	r3, [pc, #116]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a1c      	ldr	r2, [pc, #112]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d105      	bne.n	8003920 <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
 8003914:	4b18      	ldr	r3, [pc, #96]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a17      	ldr	r2, [pc, #92]	@ (8003978 <HAL_XSPIM_Config+0x1dc>)
 800391a:	f043 0302 	orr.w	r3, r3, #2
 800391e:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 8003920:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003924:	3301      	adds	r3, #1
 8003926:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800392a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0d0      	beq.n	80038d4 <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
 8003932:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d005      	beq.n	800394a <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
 800393e:	4b0c      	ldr	r3, [pc, #48]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a0b      	ldr	r2, [pc, #44]	@ (8003970 <HAL_XSPIM_Config+0x1d4>)
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
 800394a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d005      	beq.n	8003962 <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
 8003956:	4b07      	ldr	r3, [pc, #28]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a06      	ldr	r2, [pc, #24]	@ (8003974 <HAL_XSPIM_Config+0x1d8>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	6013      	str	r3, [r2, #0]
  }

  return status;
 8003962:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
 8003966:	4618      	mov	r0, r3
 8003968:	3730      	adds	r7, #48	@ 0x30
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	52005000 	.word	0x52005000
 8003974:	5200a000 	.word	0x5200a000
 8003978:	5200b400 	.word	0x5200b400

0800397c <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 800398c:	e019      	b.n	80039c2 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003994:	d015      	beq.n	80039c2 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003996:	f7fd f919 	bl	8000bcc <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d302      	bcc.n	80039ac <XSPI_WaitFlagStateUntilTimeout+0x30>
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10a      	bne.n	80039c2 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2202      	movs	r2, #2
 80039b0:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e00e      	b.n	80039e0 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	6a1a      	ldr	r2, [r3, #32]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	461a      	mov	r2, r3
 80039d8:	79fb      	ldrb	r3, [r7, #7]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d1d7      	bne.n	800398e <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b089      	sub	sp, #36	@ 0x24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039f2:	2300      	movs	r3, #0
 80039f4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a04:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10a      	bne.n	8003a24 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d114      	bne.n	8003a56 <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003a34:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003a3e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003a48:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e02c      	b.n	8003ab0 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d114      	bne.n	8003a88 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003a66:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003a70:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a7a:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	e013      	b.n	8003ab0 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a90:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003a9a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8003aa4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8003aae:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS mode */
  *ccr_reg = pCmd->DQSMode;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d012      	beq.n	8003ae6 <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad8:	4319      	orrs	r1, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 021f 	bic.w	r2, r3, #31
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af2:	431a      	orrs	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d009      	beq.n	8003b14 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d105      	bne.n	8003b14 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	3a01      	subs	r2, #1
 8003b12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01e      	beq.n	8003b5a <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b24:	d10a      	bne.n	8003b3c <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8003b36:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8003b3a:	e00e      	b.n	8003b5a <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b44:	d109      	bne.n	8003b5a <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b56:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d076      	beq.n	8003c50 <XSPI_ConfigCmd+0x268>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d044      	beq.n	8003bf4 <XSPI_ConfigCmd+0x20c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d01e      	beq.n	8003bb0 <XSPI_ConfigCmd+0x1c8>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	4b5d      	ldr	r3, [pc, #372]	@ (8003cec <XSPI_ConfigCmd+0x304>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	68d1      	ldr	r1, [r2, #12]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	6952      	ldr	r2, [r2, #20]
 8003b82:	4311      	orrs	r1, r2
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	6912      	ldr	r2, [r2, #16]
 8003b88:	4311      	orrs	r1, r2
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	69d2      	ldr	r2, [r2, #28]
 8003b8e:	4311      	orrs	r1, r2
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b94:	4311      	orrs	r1, r2
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	6a12      	ldr	r2, [r2, #32]
 8003b9a:	4311      	orrs	r1, r2
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ba0:	4311      	orrs	r1, r2
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	e017      	b.n	8003be0 <XSPI_ConfigCmd+0x1f8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8003cf0 <XSPI_ConfigCmd+0x308>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	68d1      	ldr	r1, [r2, #12]
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	6952      	ldr	r2, [r2, #20]
 8003bc0:	4311      	orrs	r1, r2
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	6912      	ldr	r2, [r2, #16]
 8003bc6:	4311      	orrs	r1, r2
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	69d2      	ldr	r2, [r2, #28]
 8003bcc:	4311      	orrs	r1, r2
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bd2:	4311      	orrs	r1, r2
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	6a12      	ldr	r2, [r2, #32]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	6992      	ldr	r2, [r2, #24]
 8003bf0:	649a      	str	r2, [r3, #72]	@ 0x48
 8003bf2:	e065      	b.n	8003cc0 <XSPI_ConfigCmd+0x2d8>
        assert_param(IS_XSPI_PROG_ADDR(hxspi->Instance->AR, pCmd->Address));
      }
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d015      	beq.n	8003c28 <XSPI_ConfigCmd+0x240>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b3c      	ldr	r3, [pc, #240]	@ (8003cf4 <XSPI_ConfigCmd+0x30c>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	68d1      	ldr	r1, [r2, #12]
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	6952      	ldr	r2, [r2, #20]
 8003c0c:	4311      	orrs	r1, r2
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	6912      	ldr	r2, [r2, #16]
 8003c12:	4311      	orrs	r1, r2
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c18:	4311      	orrs	r1, r2
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	431a      	orrs	r2, r3
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	e00e      	b.n	8003c46 <XSPI_ConfigCmd+0x25e>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	68d9      	ldr	r1, [r3, #12]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	4319      	orrs	r1, r3
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	430b      	orrs	r3, r1
 8003c40:	431a      	orrs	r2, r3
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	e037      	b.n	8003cc0 <XSPI_ConfigCmd+0x2d8>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d02e      	beq.n	8003cb6 <XSPI_ConfigCmd+0x2ce>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d015      	beq.n	8003c8c <XSPI_ConfigCmd+0x2a4>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4b24      	ldr	r3, [pc, #144]	@ (8003cf8 <XSPI_ConfigCmd+0x310>)
 8003c66:	4013      	ands	r3, r2
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	69d1      	ldr	r1, [r2, #28]
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c70:	4311      	orrs	r1, r2
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	6a12      	ldr	r2, [r2, #32]
 8003c76:	4311      	orrs	r1, r2
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c7c:	4311      	orrs	r1, r2
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c82:	430a      	orrs	r2, r1
 8003c84:	431a      	orrs	r2, r3
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e00e      	b.n	8003caa <XSPI_ConfigCmd+0x2c2>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	69d9      	ldr	r1, [r3, #28]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	4319      	orrs	r1, r3
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	430b      	orrs	r3, r1
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	6992      	ldr	r2, [r2, #24]
 8003cb2:	649a      	str	r2, [r3, #72]	@ 0x48
 8003cb4:	e004      	b.n	8003cc0 <XSPI_ConfigCmd+0x2d8>
      }
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2208      	movs	r2, #8
 8003cbe:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d009      	beq.n	8003cdc <XSPI_ConfigCmd+0x2f4>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d105      	bne.n	8003cdc <XSPI_ConfigCmd+0x2f4>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	3a01      	subs	r2, #1
 8003cda:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Verify if programmed data fit with requirement of Reference Manual 28.5 chapter */
      assert_param(IS_XSPI_PROG_DATA(hxspi->Instance->DLR, (pCmd->DataLength - 1U)));
    }
  }

  return status;
 8003cdc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3724      	adds	r7, #36	@ 0x24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	f0ffc0c0 	.word	0xf0ffc0c0
 8003cf0:	ffffc0c0 	.word	0xffffc0c0
 8003cf4:	f0ffffc0 	.word	0xf0ffffc0
 8003cf8:	f0ffc0ff 	.word	0xf0ffc0ff

08003cfc <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	6039      	str	r1, [r7, #0]
 8003d06:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d124      	bne.n	8003d58 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d103      	bne.n	8003d22 <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	605a      	str	r2, [r3, #4]
 8003d20:	e002      	b.n	8003d28 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2201      	movs	r2, #1
 8003d26:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8003d28:	4b25      	ldr	r3, [pc, #148]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b10      	cmp	r3, #16
 8003d32:	d003      	beq.n	8003d3c <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	2200      	movs	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
 8003d3a:	e03a      	b.n	8003db2 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
 8003d3c:	4b20      	ldr	r3, [pc, #128]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d103      	bne.n	8003d50 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	2270      	movs	r2, #112	@ 0x70
 8003d4c:	601a      	str	r2, [r3, #0]
}
 8003d4e:	e030      	b.n	8003db2 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	2210      	movs	r2, #16
 8003d54:	601a      	str	r2, [r3, #0]
}
 8003d56:	e02c      	b.n	8003db2 <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
 8003d58:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
 8003d62:	4b17      	ldr	r3, [pc, #92]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	085b      	lsrs	r3, r3, #1
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d003      	beq.n	8003d7e <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	605a      	str	r2, [r3, #4]
 8003d7c:	e002      	b.n	8003d84 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	2201      	movs	r2, #1
 8003d82:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8003d84:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0310 	and.w	r3, r3, #16
 8003d8c:	2b10      	cmp	r3, #16
 8003d8e:	d003      	beq.n	8003d98 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2200      	movs	r2, #0
 8003d94:	601a      	str	r2, [r3, #0]
}
 8003d96:	e00c      	b.n	8003db2 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
 8003d98:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <XSPIM_GetConfig+0xc4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da0:	2b40      	cmp	r3, #64	@ 0x40
 8003da2:	d103      	bne.n	8003dac <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2270      	movs	r2, #112	@ 0x70
 8003da8:	601a      	str	r2, [r3, #0]
}
 8003daa:	e002      	b.n	8003db2 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	2210      	movs	r2, #16
 8003db0:	601a      	str	r2, [r3, #0]
}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	5200b400 	.word	0x5200b400

08003dc4 <W25Qxx_ResetEnable>:
#define XSPI_Infer (&hxspi1)

W25Qxx_Interface_t XSPI_NOR_Mode = W25Qxx_SPI_MODE;

static int32_t W25Qxx_ResetEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b096      	sub	sp, #88	@ 0x58
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	70fb      	strb	r3, [r7, #3]
    XSPI_RegularCmdTypeDef s_command = {0};
 8003dd0:	f107 030c 	add.w	r3, r7, #12
 8003dd4:	224c      	movs	r2, #76	@ 0x4c
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 fbe3 	bl	80045a4 <memset>

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;
 8003dde:	2300      	movs	r3, #0
 8003de0:	60fb      	str	r3, [r7, #12]
    
    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8003de2:	78fb      	ldrb	r3, [r7, #3]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <W25Qxx_ResetEnable+0x28>
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <W25Qxx_ResetEnable+0x2a>
 8003dec:	2303      	movs	r3, #3
 8003dee:	61bb      	str	r3, [r7, #24]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8003df0:	2300      	movs	r3, #0
 8003df2:	623b      	str	r3, [r7, #32]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
    s_command.Instruction        = W25X_EnableReset;
 8003df8:	2366      	movs	r3, #102	@ 0x66
 8003dfa:	617b      	str	r3, [r7, #20]
    
    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8003e00:	2300      	movs	r3, #0
 8003e02:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8003e04:	2300      	movs	r3, #0
 8003e06:	647b      	str	r3, [r7, #68]	@ 0x44
    
    s_command.DummyCycles        = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003e10:	f107 030c 	add.w	r3, r7, #12
 8003e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e18:	4619      	mov	r1, r3
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7ff fa30 	bl	8003280 <HAL_XSPI_Command>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d002      	beq.n	8003e2c <W25Qxx_ResetEnable+0x68>
    {
        return W25Qxx_ERROR;
 8003e26:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2a:	e000      	b.n	8003e2e <W25Qxx_ResetEnable+0x6a>
    }
    
    return W25Qxx_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3758      	adds	r7, #88	@ 0x58
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <W25Qxx_ResetDevice>:

static int32_t W25Qxx_ResetDevice(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b096      	sub	sp, #88	@ 0x58
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	70fb      	strb	r3, [r7, #3]
    XSPI_RegularCmdTypeDef s_command = {0};
 8003e42:	f107 030c 	add.w	r3, r7, #12
 8003e46:	224c      	movs	r2, #76	@ 0x4c
 8003e48:	2100      	movs	r1, #0
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 fbaa 	bl	80045a4 <memset>

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
    
    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8003e54:	78fb      	ldrb	r3, [r7, #3]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <W25Qxx_ResetDevice+0x28>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e000      	b.n	8003e60 <W25Qxx_ResetDevice+0x2a>
 8003e5e:	2303      	movs	r3, #3
 8003e60:	61bb      	str	r3, [r7, #24]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8003e62:	2300      	movs	r3, #0
 8003e64:	623b      	str	r3, [r7, #32]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
    s_command.Instruction        = W25X_ResetDevice;
 8003e6a:	2399      	movs	r3, #153	@ 0x99
 8003e6c:	617b      	str	r3, [r7, #20]
    
    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8003e72:	2300      	movs	r3, #0
 8003e74:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8003e76:	2300      	movs	r3, #0
 8003e78:	647b      	str	r3, [r7, #68]	@ 0x44
    
    s_command.DummyCycles        = 0U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003e82:	f107 030c 	add.w	r3, r7, #12
 8003e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7ff f9f7 	bl	8003280 <HAL_XSPI_Command>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <W25Qxx_ResetDevice+0x68>
    {
        return W25Qxx_ERROR;
 8003e98:	f04f 33ff 	mov.w	r3, #4294967295
 8003e9c:	e000      	b.n	8003ea0 <W25Qxx_ResetDevice+0x6a>
    }
    
    return W25Qxx_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3758      	adds	r7, #88	@ 0x58
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <W25Qxx_ReadJEDECID>:

static int32_t W25Qxx_ReadJEDECID(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode, uint8_t *ID)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b098      	sub	sp, #96	@ 0x60
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	607a      	str	r2, [r7, #4]
 8003eb4:	72fb      	strb	r3, [r7, #11]
    XSPI_RegularCmdTypeDef s_command = {0};
 8003eb6:	f107 0314 	add.w	r3, r7, #20
 8003eba:	224c      	movs	r2, #76	@ 0x4c
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 fb70 	bl	80045a4 <memset>

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8003ec8:	7afb      	ldrb	r3, [r7, #11]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <W25Qxx_ReadJEDECID+0x2a>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <W25Qxx_ReadJEDECID+0x2c>
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	623b      	str	r3, [r7, #32]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8003eda:	2300      	movs	r3, #0
 8003edc:	627b      	str	r3, [r7, #36]	@ 0x24
    s_command.Instruction        = W25X_JedecDeviceID;
 8003ede:	239f      	movs	r3, #159	@ 0x9f
 8003ee0:	61fb      	str	r3, [r7, #28]

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	633b      	str	r3, [r7, #48]	@ 0x30

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	643b      	str	r3, [r7, #64]	@ 0x40

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
 8003eea:	7afb      	ldrb	r3, [r7, #11]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d102      	bne.n	8003ef6 <W25Qxx_ReadJEDECID+0x4e>
 8003ef0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ef4:	e001      	b.n	8003efa <W25Qxx_ReadJEDECID+0x52>
 8003ef6:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8003efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8003efc:	2300      	movs	r3, #0
 8003efe:	657b      	str	r3, [r7, #84]	@ 0x54
    s_command.DataLength             = 3U;
 8003f00:	2303      	movs	r3, #3
 8003f02:	653b      	str	r3, [r7, #80]	@ 0x50

    s_command.DummyCycles        = 0U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	65bb      	str	r3, [r7, #88]	@ 0x58
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003f0c:	f107 0314 	add.w	r3, r7, #20
 8003f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f14:	4619      	mov	r1, r3
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f7ff f9b2 	bl	8003280 <HAL_XSPI_Command>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <W25Qxx_ReadJEDECID+0x80>
    {
        return W25Qxx_ERROR;
 8003f22:	f04f 33ff 	mov.w	r3, #4294967295
 8003f26:	e00c      	b.n	8003f42 <W25Qxx_ReadJEDECID+0x9a>
    }
    
    /* Reception of the data */
    if (HAL_XSPI_Receive(Ctx, ID, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2c:	6879      	ldr	r1, [r7, #4]
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7ff faa9 	bl	8003486 <HAL_XSPI_Receive>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <W25Qxx_ReadJEDECID+0x98>
    {
        return W25Qxx_ERROR;
 8003f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f3e:	e000      	b.n	8003f42 <W25Qxx_ReadJEDECID+0x9a>
    }
    
    return W25Qxx_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3760      	adds	r7, #96	@ 0x60
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <W25Qxx_ReadSR>:

static int32_t W25Qxx_ReadSR(XSPI_HandleTypeDef *Ctx, 
                                W25Qxx_Interface_t Mode, 
                                uint8_t Registerx, uint8_t *data)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b098      	sub	sp, #96	@ 0x60
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	60f8      	str	r0, [r7, #12]
 8003f52:	607b      	str	r3, [r7, #4]
 8003f54:	460b      	mov	r3, r1
 8003f56:	72fb      	strb	r3, [r7, #11]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	72bb      	strb	r3, [r7, #10]
    XSPI_RegularCmdTypeDef s_command = {0};
 8003f5c:	f107 0314 	add.w	r3, r7, #20
 8003f60:	224c      	movs	r2, #76	@ 0x4c
 8003f62:	2100      	movs	r1, #0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 fb1d 	bl	80045a4 <memset>

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	617b      	str	r3, [r7, #20]

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8003f6e:	7afb      	ldrb	r3, [r7, #11]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <W25Qxx_ReadSR+0x2e>
 8003f74:	2301      	movs	r3, #1
 8003f76:	e000      	b.n	8003f7a <W25Qxx_ReadSR+0x30>
 8003f78:	2303      	movs	r3, #3
 8003f7a:	623b      	str	r3, [r7, #32]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8003f80:	2300      	movs	r3, #0
 8003f82:	627b      	str	r3, [r7, #36]	@ 0x24
    s_command.Instruction        = Registerx;
 8003f84:	7abb      	ldrb	r3, [r7, #10]
 8003f86:	61fb      	str	r3, [r7, #28]

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
 8003f90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f94:	637b      	str	r3, [r7, #52]	@ 0x34
    s_command.Address            = 0x0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	643b      	str	r3, [r7, #64]	@ 0x40
    
    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
 8003f9e:	7afb      	ldrb	r3, [r7, #11]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d102      	bne.n	8003faa <W25Qxx_ReadSR+0x60>
 8003fa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fa8:	e001      	b.n	8003fae <W25Qxx_ReadSR+0x64>
 8003faa:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8003fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	657b      	str	r3, [r7, #84]	@ 0x54
    s_command.DataLength             = 1U;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	653b      	str	r3, [r7, #80]	@ 0x50
    
    s_command.DummyCycles        = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc8:	4619      	mov	r1, r3
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f7ff f958 	bl	8003280 <HAL_XSPI_Command>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <W25Qxx_ReadSR+0x92>
    {
        return W25Qxx_ERROR;
 8003fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fda:	e00c      	b.n	8003ff6 <W25Qxx_ReadSR+0xac>
    }
    
    /* Reception of the data */
    if (HAL_XSPI_Receive(Ctx, data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f7ff fa4f 	bl	8003486 <HAL_XSPI_Receive>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <W25Qxx_ReadSR+0xaa>
    {
        return W25Qxx_ERROR;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	e000      	b.n	8003ff6 <W25Qxx_ReadSR+0xac>
    }
    
    return W25Qxx_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3760      	adds	r7, #96	@ 0x60
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <W25Qxx_WriteSR>:

static int32_t W25Qxx_WriteSR(XSPI_HandleTypeDef *Ctx, 
                                W25Qxx_Interface_t Mode, 
                                uint8_t Registerx, uint8_t data)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b096      	sub	sp, #88	@ 0x58
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
 8004006:	4608      	mov	r0, r1
 8004008:	4611      	mov	r1, r2
 800400a:	461a      	mov	r2, r3
 800400c:	4603      	mov	r3, r0
 800400e:	70fb      	strb	r3, [r7, #3]
 8004010:	460b      	mov	r3, r1
 8004012:	70bb      	strb	r3, [r7, #2]
 8004014:	4613      	mov	r3, r2
 8004016:	707b      	strb	r3, [r7, #1]
    XSPI_RegularCmdTypeDef s_command = {0};
 8004018:	f107 030c 	add.w	r3, r7, #12
 800401c:	224c      	movs	r2, #76	@ 0x4c
 800401e:	2100      	movs	r1, #0
 8004020:	4618      	mov	r0, r3
 8004022:	f000 fabf 	bl	80045a4 <memset>

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8004026:	2300      	movs	r3, #0
 8004028:	60fb      	str	r3, [r7, #12]

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 800402a:	78fb      	ldrb	r3, [r7, #3]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <W25Qxx_WriteSR+0x36>
 8004030:	2301      	movs	r3, #1
 8004032:	e000      	b.n	8004036 <W25Qxx_WriteSR+0x38>
 8004034:	2303      	movs	r3, #3
 8004036:	61bb      	str	r3, [r7, #24]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8004038:	2300      	movs	r3, #0
 800403a:	623b      	str	r3, [r7, #32]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
    s_command.Instruction        = Registerx;
 8004040:	78bb      	ldrb	r3, [r7, #2]
 8004042:	617b      	str	r3, [r7, #20]

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8004044:	2300      	movs	r3, #0
 8004046:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8004048:	2300      	movs	r3, #0
 800404a:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
 800404c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.Address            = 0x0;
 8004052:	2300      	movs	r3, #0
 8004054:	627b      	str	r3, [r7, #36]	@ 0x24

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8004056:	2300      	movs	r3, #0
 8004058:	63bb      	str	r3, [r7, #56]	@ 0x38

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
 800405a:	78fb      	ldrb	r3, [r7, #3]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <W25Qxx_WriteSR+0x68>
 8004060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004064:	e001      	b.n	800406a <W25Qxx_WriteSR+0x6c>
 8004066:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800406a:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 800406c:	2300      	movs	r3, #0
 800406e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    s_command.DataLength             = 1U;
 8004070:	2301      	movs	r3, #1
 8004072:	64bb      	str	r3, [r7, #72]	@ 0x48

    s_command.DummyCycles        = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8004078:	2300      	movs	r3, #0
 800407a:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800407c:	f107 030c 	add.w	r3, r7, #12
 8004080:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004084:	4619      	mov	r1, r3
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7ff f8fa 	bl	8003280 <HAL_XSPI_Command>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <W25Qxx_WriteSR+0x9a>
    {
        return W25Qxx_ERROR;
 8004092:	f04f 33ff 	mov.w	r3, #4294967295
 8004096:	e00d      	b.n	80040b4 <W25Qxx_WriteSR+0xb6>
    }
    
    /* Transmit of the data */
    if (HAL_XSPI_Transmit(Ctx, &data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004098:	1c7b      	adds	r3, r7, #1
 800409a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409e:	4619      	mov	r1, r3
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7ff f97d 	bl	80033a0 <HAL_XSPI_Transmit>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d002      	beq.n	80040b2 <W25Qxx_WriteSR+0xb4>
    {
        return W25Qxx_ERROR;
 80040ac:	f04f 33ff 	mov.w	r3, #4294967295
 80040b0:	e000      	b.n	80040b4 <W25Qxx_WriteSR+0xb6>
    }
    
    return W25Qxx_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3758      	adds	r7, #88	@ 0x58
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <W25Qxx_WriteCMD>:

static int32_t W25Qxx_WriteCMD(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode,uint8_t CMD)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b096      	sub	sp, #88	@ 0x58
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	460b      	mov	r3, r1
 80040c6:	70fb      	strb	r3, [r7, #3]
 80040c8:	4613      	mov	r3, r2
 80040ca:	70bb      	strb	r3, [r7, #2]
    XSPI_RegularCmdTypeDef s_command = {0};
 80040cc:	f107 030c 	add.w	r3, r7, #12
 80040d0:	224c      	movs	r2, #76	@ 0x4c
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fa65 	bl	80045a4 <memset>

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]
    
    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 80040de:	78fb      	ldrb	r3, [r7, #3]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <W25Qxx_WriteCMD+0x2c>
 80040e4:	2301      	movs	r3, #1
 80040e6:	e000      	b.n	80040ea <W25Qxx_WriteCMD+0x2e>
 80040e8:	2303      	movs	r3, #3
 80040ea:	61bb      	str	r3, [r7, #24]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80040ec:	2300      	movs	r3, #0
 80040ee:	623b      	str	r3, [r7, #32]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 80040f0:	2300      	movs	r3, #0
 80040f2:	61fb      	str	r3, [r7, #28]
    s_command.Instruction        = CMD;
 80040f4:	78bb      	ldrb	r3, [r7, #2]
 80040f6:	617b      	str	r3, [r7, #20]
    
    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 80040f8:	2300      	movs	r3, #0
 80040fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80040fc:	2300      	movs	r3, #0
 80040fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8004100:	2300      	movs	r3, #0
 8004102:	647b      	str	r3, [r7, #68]	@ 0x44
    
    s_command.DummyCycles        = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8004108:	2300      	movs	r3, #0
 800410a:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800410c:	f107 030c 	add.w	r3, r7, #12
 8004110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff f8b2 	bl	8003280 <HAL_XSPI_Command>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <W25Qxx_WriteCMD+0x6c>
    {
        return W25Qxx_ERROR;
 8004122:	f04f 33ff 	mov.w	r3, #4294967295
 8004126:	e000      	b.n	800412a <W25Qxx_WriteCMD+0x6e>
    }
    
    return W25Qxx_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3758      	adds	r7, #88	@ 0x58
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <W25Qxx_AutoPolling>:
            break;
    }
}

static int32_t W25Qxx_AutoPolling(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode,uint8_t Registerx, uint32_t Match, uint32_t Mask, uint32_t IntervalTime)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b09c      	sub	sp, #112	@ 0x70
 8004136:	af00      	add	r7, sp, #0
 8004138:	60f8      	str	r0, [r7, #12]
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	72fb      	strb	r3, [r7, #11]
 8004140:	4613      	mov	r3, r2
 8004142:	72bb      	strb	r3, [r7, #10]
    XSPI_RegularCmdTypeDef s_command = {0};
 8004144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004148:	224c      	movs	r2, #76	@ 0x4c
 800414a:	2100      	movs	r1, #0
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fa29 	bl	80045a4 <memset>
    XSPI_AutoPollingTypeDef s_config = {0};
 8004152:	f107 0310 	add.w	r3, r7, #16
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	605a      	str	r2, [r3, #4]
 800415c:	609a      	str	r2, [r3, #8]
 800415e:	60da      	str	r2, [r3, #12]
 8004160:	611a      	str	r2, [r3, #16]
    
    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;
 8004162:	2300      	movs	r3, #0
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
    
    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8004166:	7afb      	ldrb	r3, [r7, #11]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <W25Qxx_AutoPolling+0x3e>
 800416c:	2301      	movs	r3, #1
 800416e:	e000      	b.n	8004172 <W25Qxx_AutoPolling+0x40>
 8004170:	2303      	movs	r3, #3
 8004172:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8004174:	2300      	movs	r3, #0
 8004176:	63bb      	str	r3, [r7, #56]	@ 0x38
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8004178:	2300      	movs	r3, #0
 800417a:	637b      	str	r3, [r7, #52]	@ 0x34
    s_command.Instruction        = Registerx;
 800417c:	7abb      	ldrb	r3, [r7, #10]
 800417e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    s_command.Address            = 0x00;
 8004180:	2300      	movs	r3, #0
 8004182:	63fb      	str	r3, [r7, #60]	@ 0x3c
    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8004184:	2300      	movs	r3, #0
 8004186:	643b      	str	r3, [r7, #64]	@ 0x40
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
 8004188:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800418c:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 800418e:	2300      	movs	r3, #0
 8004190:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8004192:	2300      	movs	r3, #0
 8004194:	653b      	str	r3, [r7, #80]	@ 0x50
    
    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
 8004196:	7afb      	ldrb	r3, [r7, #11]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d102      	bne.n	80041a2 <W25Qxx_AutoPolling+0x70>
 800419c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041a0:	e001      	b.n	80041a6 <W25Qxx_AutoPolling+0x74>
 80041a2:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80041a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	667b      	str	r3, [r7, #100]	@ 0x64
    s_command.DataLength             = 1U;
 80041ac:	2301      	movs	r3, #1
 80041ae:	663b      	str	r3, [r7, #96]	@ 0x60
    
    s_command.DummyCycles        = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	66bb      	str	r3, [r7, #104]	@ 0x68
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 80041b4:	2300      	movs	r3, #0
 80041b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80041b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c0:	4619      	mov	r1, r3
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f7ff f85c 	bl	8003280 <HAL_XSPI_Command>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <W25Qxx_AutoPolling+0xa2>
    {
        return W25Qxx_ERROR;
 80041ce:	f04f 33ff 	mov.w	r3, #4294967295
 80041d2:	e019      	b.n	8004208 <W25Qxx_AutoPolling+0xd6>
    }
    
    s_config.MatchValue           = Match;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	613b      	str	r3, [r7, #16]
    s_config.MatchMask            = Mask;
 80041d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041da:	617b      	str	r3, [r7, #20]
    s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
 80041dc:	2300      	movs	r3, #0
 80041de:	61bb      	str	r3, [r7, #24]
    s_config.IntervalTime        = IntervalTime;
 80041e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041e2:	623b      	str	r3, [r7, #32]
    s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 80041e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80041e8:	61fb      	str	r3, [r7, #28]
    
    if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80041ea:	f107 0310 	add.w	r3, r7, #16
 80041ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f2:	4619      	mov	r1, r3
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7ff f9e9 	bl	80035cc <HAL_XSPI_AutoPolling>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <W25Qxx_AutoPolling+0xd4>
    {
        return W25Qxx_ERROR;
 8004200:	f04f 33ff 	mov.w	r3, #4294967295
 8004204:	e000      	b.n	8004208 <W25Qxx_AutoPolling+0xd6>
    }

    return W25Qxx_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3770      	adds	r7, #112	@ 0x70
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <W25Qxx_WriteEnable>:

static int32_t W25Qxx_WriteEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af02      	add	r7, sp, #8
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	460b      	mov	r3, r1
 800421a:	70fb      	strb	r3, [r7, #3]
    int32_t ret = W25Qxx_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	60fb      	str	r3, [r7, #12]
    if (W25Qxx_WriteCMD(Ctx,Mode,W25X_WriteEnable) != W25Qxx_OK)
 8004220:	78fb      	ldrb	r3, [r7, #3]
 8004222:	2206      	movs	r2, #6
 8004224:	4619      	mov	r1, r3
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ff48 	bl	80040bc <W25Qxx_WriteCMD>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <W25Qxx_WriteEnable+0x2a>
    {
        ret = W25Qxx_ERROR;
 8004232:	f04f 33ff 	mov.w	r3, #4294967295
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e00f      	b.n	800425a <W25Qxx_WriteEnable+0x4a>
            if((data & W25X_SR_WREN) == W25X_SR_WREN)
                break;
        }
    }
    #else
    else if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,W25X_SR_WREN, W25X_SR_WREN,10) != W25Qxx_OK)
 800423a:	78f9      	ldrb	r1, [r7, #3]
 800423c:	230a      	movs	r3, #10
 800423e:	9301      	str	r3, [sp, #4]
 8004240:	2302      	movs	r3, #2
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	2302      	movs	r3, #2
 8004246:	2205      	movs	r2, #5
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff ff72 	bl	8004132 <W25Qxx_AutoPolling>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <W25Qxx_WriteEnable+0x4a>
    {
        ret = W25Qxx_ERROR;
 8004254:	f04f 33ff 	mov.w	r3, #4294967295
 8004258:	60fb      	str	r3, [r7, #12]
    }
    #endif
    return ret;
 800425a:	68fb      	ldr	r3, [r7, #12]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <W25Qxx_QuadEnable>:

static int32_t W25Qxx_QuadEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
    
    uint8_t stareg2;
    int32_t ret = W25Qxx_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	60fb      	str	r3, [r7, #12]
    
    if(Mode == W25Qxx_QPI_MODE)
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <W25Qxx_QuadEnable+0x1c>
    {
        return W25Qxx_ERROR;
 800427a:	f04f 33ff 	mov.w	r3, #4294967295
 800427e:	e030      	b.n	80042e2 <W25Qxx_QuadEnable+0x7e>
    }
	else if(W25Qxx_ReadSR(Ctx,Mode,W25X_ReadStatusReg2,&stareg2) != W25Qxx_OK)
 8004280:	f107 030b 	add.w	r3, r7, #11
 8004284:	78f9      	ldrb	r1, [r7, #3]
 8004286:	2235      	movs	r2, #53	@ 0x35
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff fe5e 	bl	8003f4a <W25Qxx_ReadSR>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <W25Qxx_QuadEnable+0x38>
    {
        ret = W25Qxx_ERROR;
 8004294:	f04f 33ff 	mov.w	r3, #4294967295
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	e021      	b.n	80042e0 <W25Qxx_QuadEnable+0x7c>
    }
    else 
    {
        if((stareg2 & 0X02) == 0)
 800429c:	7afb      	ldrb	r3, [r7, #11]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d11c      	bne.n	80042e0 <W25Qxx_QuadEnable+0x7c>
        {
            if(W25Qxx_WriteEnable(Ctx,Mode) != W25Qxx_OK)
 80042a6:	78fb      	ldrb	r3, [r7, #3]
 80042a8:	4619      	mov	r1, r3
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff ffb0 	bl	8004210 <W25Qxx_WriteEnable>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <W25Qxx_QuadEnable+0x5a>
            {
                ret = W25Qxx_ERROR;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	e010      	b.n	80042e0 <W25Qxx_QuadEnable+0x7c>
            }
            else
            {
                stareg2 |= 1<<1;
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	f043 0302 	orr.w	r3, r3, #2
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	72fb      	strb	r3, [r7, #11]
                if(W25Qxx_WriteSR(Ctx,Mode,W25X_WriteStatusReg2,stareg2) != W25Qxx_OK)
 80042c8:	7afb      	ldrb	r3, [r7, #11]
 80042ca:	78f9      	ldrb	r1, [r7, #3]
 80042cc:	2231      	movs	r2, #49	@ 0x31
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff fe95 	bl	8003ffe <W25Qxx_WriteSR>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <W25Qxx_QuadEnable+0x7c>
                {
                    ret = W25Qxx_ERROR;
 80042da:	f04f 33ff 	mov.w	r3, #4294967295
 80042de:	60fb      	str	r3, [r7, #12]
                }
            }
        }
    }
    
    return ret;
 80042e0:	68fb      	ldr	r3, [r7, #12]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3710      	adds	r7, #16
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <W25Qxx_EnableSTRMemoryMappedMode>:
    #endif
    return W25Qxx_OK;
}

static int32_t W25Qxx_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b098      	sub	sp, #96	@ 0x60
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
 80042f2:	460b      	mov	r3, r1
 80042f4:	70fb      	strb	r3, [r7, #3]
    XSPI_RegularCmdTypeDef s_command = {0};
 80042f6:	f107 0314 	add.w	r3, r7, #20
 80042fa:	224c      	movs	r2, #76	@ 0x4c
 80042fc:	2100      	movs	r1, #0
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 f950 	bl	80045a4 <memset>
    XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
 8004304:	f107 030c 	add.w	r3, r7, #12
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	605a      	str	r2, [r3, #4]
    
    /* Initialize the read command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
 800430e:	2301      	movs	r3, #1
 8004310:	617b      	str	r3, [r7, #20]

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
 8004312:	78fb      	ldrb	r3, [r7, #3]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <W25Qxx_EnableSTRMemoryMappedMode+0x32>
 8004318:	2301      	movs	r3, #1
 800431a:	e000      	b.n	800431e <W25Qxx_EnableSTRMemoryMappedMode+0x34>
 800431c:	2303      	movs	r3, #3
 800431e:	623b      	str	r3, [r7, #32]
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8004320:	2300      	movs	r3, #0
 8004322:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8004324:	2300      	movs	r3, #0
 8004326:	627b      	str	r3, [r7, #36]	@ 0x24
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INOUT_FAST_READ_CMD : W25X_FastReadData;
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <W25Qxx_EnableSTRMemoryMappedMode+0x48>
 800432e:	23eb      	movs	r3, #235	@ 0xeb
 8004330:	e000      	b.n	8004334 <W25Qxx_EnableSTRMemoryMappedMode+0x4a>
 8004332:	230b      	movs	r3, #11
 8004334:	61fb      	str	r3, [r7, #28]

    s_command.AddressMode        = HAL_XSPI_ADDRESS_4_LINES;
 8004336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800433a:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 800433c:	2300      	movs	r3, #0
 800433e:	63bb      	str	r3, [r7, #56]	@ 0x38
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
 8004340:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004344:	637b      	str	r3, [r7, #52]	@ 0x34
    
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_4_LINES;
 8004346:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800434a:	643b      	str	r3, [r7, #64]	@ 0x40
    s_command.AlternateBytesDTRMode = HAL_XSPI_ALT_BYTES_DTR_DISABLE;
 800434c:	2300      	movs	r3, #0
 800434e:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.AlternateBytesWidth = HAL_XSPI_ALT_BYTES_8_BITS;
 8004350:	2300      	movs	r3, #0
 8004352:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AlternateBytes     = 0xFF;
 8004354:	23ff      	movs	r3, #255	@ 0xff
 8004356:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    s_command.DummyCycles        = (Mode == W25Qxx_SPI_MODE) ? W25X_DUMMY_CYCLES_QUAD_INOUT_FAST_READ : W25X_DUMMY_CYCLES_FAST_READ_QPI_MDOE;
 8004358:	78fb      	ldrb	r3, [r7, #3]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <W25Qxx_EnableSTRMemoryMappedMode+0x78>
 800435e:	2304      	movs	r3, #4
 8004360:	e000      	b.n	8004364 <W25Qxx_EnableSTRMemoryMappedMode+0x7a>
 8004362:	2308      	movs	r3, #8
 8004364:	65bb      	str	r3, [r7, #88]	@ 0x58

    s_command.DataMode           = HAL_XSPI_DATA_4_LINES;
 8004366:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800436a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 800436c:	2300      	movs	r3, #0
 800436e:	657b      	str	r3, [r7, #84]	@ 0x54

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8004370:	2300      	movs	r3, #0
 8004372:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004374:	f107 0314 	add.w	r3, r7, #20
 8004378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437c:	4619      	mov	r1, r3
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fe ff7e 	bl	8003280 <HAL_XSPI_Command>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <W25Qxx_EnableSTRMemoryMappedMode+0xa6>
    {
        return W25Qxx_ERROR;
 800438a:	f04f 33ff 	mov.w	r3, #4294967295
 800438e:	e032      	b.n	80043f6 <W25Qxx_EnableSTRMemoryMappedMode+0x10c>
    }
    
    /* Initialize the program command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
 8004390:	2302      	movs	r3, #2
 8004392:	617b      	str	r3, [r7, #20]
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INPUT_PAGE_PROG_CMD : W25X_PageProgram;
 8004394:	78fb      	ldrb	r3, [r7, #3]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <W25Qxx_EnableSTRMemoryMappedMode+0xb4>
 800439a:	2332      	movs	r3, #50	@ 0x32
 800439c:	e000      	b.n	80043a0 <W25Qxx_EnableSTRMemoryMappedMode+0xb6>
 800439e:	2302      	movs	r3, #2
 80043a0:	61fb      	str	r3, [r7, #28]
    s_command.AddressMode        = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_4_LINES;
 80043a2:	78fb      	ldrb	r3, [r7, #3]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <W25Qxx_EnableSTRMemoryMappedMode+0xc4>
 80043a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043ac:	e001      	b.n	80043b2 <W25Qxx_EnableSTRMemoryMappedMode+0xc8>
 80043ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80043b2:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80043b4:	2300      	movs	r3, #0
 80043b6:	643b      	str	r3, [r7, #64]	@ 0x40
    s_command.DummyCycles        = 0;
 80043b8:	2300      	movs	r3, #0
 80043ba:	65bb      	str	r3, [r7, #88]	@ 0x58
    
      /* Send the write command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80043bc:	f107 0314 	add.w	r3, r7, #20
 80043c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c4:	4619      	mov	r1, r3
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7fe ff5a 	bl	8003280 <HAL_XSPI_Command>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d002      	beq.n	80043d8 <W25Qxx_EnableSTRMemoryMappedMode+0xee>
    {
        return W25Qxx_ERROR;
 80043d2:	f04f 33ff 	mov.w	r3, #4294967295
 80043d6:	e00e      	b.n	80043f6 <W25Qxx_EnableSTRMemoryMappedMode+0x10c>
    }
      /* Configure the memory mapped mode */
    s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
 80043d8:	2300      	movs	r3, #0
 80043da:	60fb      	str	r3, [r7, #12]

    if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
 80043dc:	f107 030c 	add.w	r3, r7, #12
 80043e0:	4619      	mov	r1, r3
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7ff f97c 	bl	80036e0 <HAL_XSPI_MemoryMapped>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <W25Qxx_EnableSTRMemoryMappedMode+0x10a>
    {
        return W25Qxx_ERROR;
 80043ee:	f04f 33ff 	mov.w	r3, #4294967295
 80043f2:	e000      	b.n	80043f6 <W25Qxx_EnableSTRMemoryMappedMode+0x10c>
    }
    
    return W25Qxx_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3760      	adds	r7, #96	@ 0x60
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <XSPI_NOR_ResetMemory>:
  * @brief  This function reset the XSPI memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
int32_t XSPI_NOR_ResetMemory (void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
    W25Qxx_ResetEnable(XSPI_Infer,W25Qxx_QPI_MODE);
 8004404:	2101      	movs	r1, #1
 8004406:	4809      	ldr	r0, [pc, #36]	@ (800442c <XSPI_NOR_ResetMemory+0x2c>)
 8004408:	f7ff fcdc 	bl	8003dc4 <W25Qxx_ResetEnable>

    W25Qxx_ResetDevice(XSPI_Infer,W25Qxx_QPI_MODE);
 800440c:	2101      	movs	r1, #1
 800440e:	4807      	ldr	r0, [pc, #28]	@ (800442c <XSPI_NOR_ResetMemory+0x2c>)
 8004410:	f7ff fd11 	bl	8003e36 <W25Qxx_ResetDevice>

    W25Qxx_ResetEnable(XSPI_Infer,W25Qxx_SPI_MODE);
 8004414:	2100      	movs	r1, #0
 8004416:	4805      	ldr	r0, [pc, #20]	@ (800442c <XSPI_NOR_ResetMemory+0x2c>)
 8004418:	f7ff fcd4 	bl	8003dc4 <W25Qxx_ResetEnable>

    W25Qxx_ResetDevice(XSPI_Infer,W25Qxx_SPI_MODE);
 800441c:	2100      	movs	r1, #0
 800441e:	4803      	ldr	r0, [pc, #12]	@ (800442c <XSPI_NOR_ResetMemory+0x2c>)
 8004420:	f7ff fd09 	bl	8003e36 <W25Qxx_ResetDevice>

    return W25Qxx_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	2400002c 	.word	0x2400002c

08004430 <XSPI_NOR_ReadID>:

int32_t XSPI_NOR_ReadID(uint32_t *ID)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
    uint8_t id[3];
    if(W25Qxx_ReadJEDECID(XSPI_Infer,XSPI_NOR_Mode,id) != W25Qxx_OK)
 8004438:	4b0e      	ldr	r3, [pc, #56]	@ (8004474 <XSPI_NOR_ReadID+0x44>)
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	f107 020c 	add.w	r2, r7, #12
 8004440:	4619      	mov	r1, r3
 8004442:	480d      	ldr	r0, [pc, #52]	@ (8004478 <XSPI_NOR_ReadID+0x48>)
 8004444:	f7ff fd30 	bl	8003ea8 <W25Qxx_ReadJEDECID>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <XSPI_NOR_ReadID+0x24>
    {
        return W25Qxx_ERROR;
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	e00a      	b.n	800446a <XSPI_NOR_ReadID+0x3a>
    }
    else
    {
        *ID = (id[0] << 16) + (id[1] << 8) + id[2];
 8004454:	7b3b      	ldrb	r3, [r7, #12]
 8004456:	041a      	lsls	r2, r3, #16
 8004458:	7b7b      	ldrb	r3, [r7, #13]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	4413      	add	r3, r2
 800445e:	7bba      	ldrb	r2, [r7, #14]
 8004460:	4413      	add	r3, r2
 8004462:	461a      	mov	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	601a      	str	r2, [r3, #0]
        return W25Qxx_OK;
 8004468:	2300      	movs	r3, #0
    }
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	24000090 	.word	0x24000090
 8004478:	2400002c 	.word	0x2400002c

0800447c <XSPI_NOR_ReadAllRegister>:

int32_t XSPI_NOR_ReadAllRegister(uint8_t *data)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
    int32_t ret = W25Qxx_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]
    if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg1,&data[0]) != W25Qxx_OK)
 8004488:	4b17      	ldr	r3, [pc, #92]	@ (80044e8 <XSPI_NOR_ReadAllRegister+0x6c>)
 800448a:	7819      	ldrb	r1, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2205      	movs	r2, #5
 8004490:	4816      	ldr	r0, [pc, #88]	@ (80044ec <XSPI_NOR_ReadAllRegister+0x70>)
 8004492:	f7ff fd5a 	bl	8003f4a <W25Qxx_ReadSR>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <XSPI_NOR_ReadAllRegister+0x28>
    {
        ret = W25Qxx_ERROR;
 800449c:	f04f 33ff 	mov.w	r3, #4294967295
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	e01c      	b.n	80044de <XSPI_NOR_ReadAllRegister+0x62>
    }
    else if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg2,&data[1]) != W25Qxx_OK)
 80044a4:	4b10      	ldr	r3, [pc, #64]	@ (80044e8 <XSPI_NOR_ReadAllRegister+0x6c>)
 80044a6:	7819      	ldrb	r1, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3301      	adds	r3, #1
 80044ac:	2235      	movs	r2, #53	@ 0x35
 80044ae:	480f      	ldr	r0, [pc, #60]	@ (80044ec <XSPI_NOR_ReadAllRegister+0x70>)
 80044b0:	f7ff fd4b 	bl	8003f4a <W25Qxx_ReadSR>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <XSPI_NOR_ReadAllRegister+0x46>
    {
        ret = W25Qxx_ERROR;
 80044ba:	f04f 33ff 	mov.w	r3, #4294967295
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	e00d      	b.n	80044de <XSPI_NOR_ReadAllRegister+0x62>
    }
    else if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg3,&data[2]) != W25Qxx_OK)
 80044c2:	4b09      	ldr	r3, [pc, #36]	@ (80044e8 <XSPI_NOR_ReadAllRegister+0x6c>)
 80044c4:	7819      	ldrb	r1, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3302      	adds	r3, #2
 80044ca:	2215      	movs	r2, #21
 80044cc:	4807      	ldr	r0, [pc, #28]	@ (80044ec <XSPI_NOR_ReadAllRegister+0x70>)
 80044ce:	f7ff fd3c 	bl	8003f4a <W25Qxx_ReadSR>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <XSPI_NOR_ReadAllRegister+0x62>
    {
        ret = W25Qxx_ERROR;
 80044d8:	f04f 33ff 	mov.w	r3, #4294967295
 80044dc:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 80044de:	68fb      	ldr	r3, [r7, #12]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	24000090 	.word	0x24000090
 80044ec:	2400002c 	.word	0x2400002c

080044f0 <XSPI_NOR_QuadEnable>:
{
    return W25Qxx_WriteEnable(XSPI_Infer,XSPI_NOR_Mode);
}

int32_t XSPI_NOR_QuadEnable(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
    return W25Qxx_QuadEnable(XSPI_Infer,XSPI_NOR_Mode);
 80044f4:	4b04      	ldr	r3, [pc, #16]	@ (8004508 <XSPI_NOR_QuadEnable+0x18>)
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	4619      	mov	r1, r3
 80044fa:	4804      	ldr	r0, [pc, #16]	@ (800450c <XSPI_NOR_QuadEnable+0x1c>)
 80044fc:	f7ff feb2 	bl	8004264 <W25Qxx_QuadEnable>
 8004500:	4603      	mov	r3, r0
}
 8004502:	4618      	mov	r0, r3
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	24000090 	.word	0x24000090
 800450c:	2400002c 	.word	0x2400002c

08004510 <XSPI_NOR_EnableSTRMemoryMappedMode>:
	}
    return W25Qxx_OK;
}

int32_t XSPI_NOR_EnableSTRMemoryMappedMode(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
    return W25Qxx_EnableSTRMemoryMappedMode(XSPI_Infer,XSPI_NOR_Mode);
 8004514:	4b04      	ldr	r3, [pc, #16]	@ (8004528 <XSPI_NOR_EnableSTRMemoryMappedMode+0x18>)
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	4619      	mov	r1, r3
 800451a:	4804      	ldr	r0, [pc, #16]	@ (800452c <XSPI_NOR_EnableSTRMemoryMappedMode+0x1c>)
 800451c:	f7ff fee5 	bl	80042ea <W25Qxx_EnableSTRMemoryMappedMode>
 8004520:	4603      	mov	r3, r0
}
 8004522:	4618      	mov	r0, r3
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	24000090 	.word	0x24000090
 800452c:	2400002c 	.word	0x2400002c

08004530 <XSPI_NOR_Init>:

uint32_t XSPI_NOR_ID;
uint8_t XSPI_NOR_Register[3];

int32_t XSPI_NOR_Init(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
    int32_t ret = W25Qxx_OK;
 8004536:	2300      	movs	r3, #0
 8004538:	607b      	str	r3, [r7, #4]
    
    #ifdef NOTICK
    for(uint32_t count = 0;count<2000;count++) // 1ms flash
        __nop();
    #else
    HAL_Delay(5);
 800453a:	2005      	movs	r0, #5
 800453c:	f7fc fb52 	bl	8000be4 <HAL_Delay>
    #endif
    
    if(XSPI_NOR_ResetMemory() != W25Qxx_OK)
 8004540:	f7ff ff5e 	bl	8004400 <XSPI_NOR_ResetMemory>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <XSPI_NOR_Init+0x22>
    {
        ret = W25Qxx_ERROR;
 800454a:	f04f 33ff 	mov.w	r3, #4294967295
 800454e:	607b      	str	r3, [r7, #4]
 8004550:	e01e      	b.n	8004590 <XSPI_NOR_Init+0x60>
    {
        #ifdef NOTICK
        for(uint32_t count = 0;count<2000;count++) // 1ms flash
            __nop();
        #else
        HAL_Delay(5);
 8004552:	2005      	movs	r0, #5
 8004554:	f7fc fb46 	bl	8000be4 <HAL_Delay>
        #endif
        
        if(XSPI_NOR_ReadID(&XSPI_NOR_ID) != W25Qxx_OK)
 8004558:	4810      	ldr	r0, [pc, #64]	@ (800459c <XSPI_NOR_Init+0x6c>)
 800455a:	f7ff ff69 	bl	8004430 <XSPI_NOR_ReadID>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <XSPI_NOR_Init+0x3c>
        {
            ret = W25Qxx_ERROR;
 8004564:	f04f 33ff 	mov.w	r3, #4294967295
 8004568:	607b      	str	r3, [r7, #4]
 800456a:	e011      	b.n	8004590 <XSPI_NOR_Init+0x60>
        }
        else if(XSPI_NOR_ReadAllRegister(XSPI_NOR_Register) != W25Qxx_OK)
 800456c:	480c      	ldr	r0, [pc, #48]	@ (80045a0 <XSPI_NOR_Init+0x70>)
 800456e:	f7ff ff85 	bl	800447c <XSPI_NOR_ReadAllRegister>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d003      	beq.n	8004580 <XSPI_NOR_Init+0x50>
        {
            ret = W25Qxx_ERROR;
 8004578:	f04f 33ff 	mov.w	r3, #4294967295
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	e007      	b.n	8004590 <XSPI_NOR_Init+0x60>
        }
        else if(XSPI_NOR_QuadEnable() != W25Qxx_OK)
 8004580:	f7ff ffb6 	bl	80044f0 <XSPI_NOR_QuadEnable>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <XSPI_NOR_Init+0x60>
        {
            ret = W25Qxx_ERROR;
 800458a:	f04f 33ff 	mov.w	r3, #4294967295
 800458e:	607b      	str	r3, [r7, #4]
        }
        //XSPI_NOR_EnableSTRMemoryMappedMode();
    }
    
    return ret;
 8004590:	687b      	ldr	r3, [r7, #4]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	24000094 	.word	0x24000094
 80045a0:	24000098 	.word	0x24000098

080045a4 <memset>:
 80045a4:	4402      	add	r2, r0
 80045a6:	4603      	mov	r3, r0
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d100      	bne.n	80045ae <memset+0xa>
 80045ac:	4770      	bx	lr
 80045ae:	f803 1b01 	strb.w	r1, [r3], #1
 80045b2:	e7f9      	b.n	80045a8 <memset+0x4>

080045b4 <__libc_init_array>:
 80045b4:	b570      	push	{r4, r5, r6, lr}
 80045b6:	4d0d      	ldr	r5, [pc, #52]	@ (80045ec <__libc_init_array+0x38>)
 80045b8:	4c0d      	ldr	r4, [pc, #52]	@ (80045f0 <__libc_init_array+0x3c>)
 80045ba:	1b64      	subs	r4, r4, r5
 80045bc:	10a4      	asrs	r4, r4, #2
 80045be:	2600      	movs	r6, #0
 80045c0:	42a6      	cmp	r6, r4
 80045c2:	d109      	bne.n	80045d8 <__libc_init_array+0x24>
 80045c4:	4d0b      	ldr	r5, [pc, #44]	@ (80045f4 <__libc_init_array+0x40>)
 80045c6:	4c0c      	ldr	r4, [pc, #48]	@ (80045f8 <__libc_init_array+0x44>)
 80045c8:	f000 f818 	bl	80045fc <_init>
 80045cc:	1b64      	subs	r4, r4, r5
 80045ce:	10a4      	asrs	r4, r4, #2
 80045d0:	2600      	movs	r6, #0
 80045d2:	42a6      	cmp	r6, r4
 80045d4:	d105      	bne.n	80045e2 <__libc_init_array+0x2e>
 80045d6:	bd70      	pop	{r4, r5, r6, pc}
 80045d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045dc:	4798      	blx	r3
 80045de:	3601      	adds	r6, #1
 80045e0:	e7ee      	b.n	80045c0 <__libc_init_array+0xc>
 80045e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e6:	4798      	blx	r3
 80045e8:	3601      	adds	r6, #1
 80045ea:	e7f2      	b.n	80045d2 <__libc_init_array+0x1e>
 80045ec:	08004614 	.word	0x08004614
 80045f0:	08004614 	.word	0x08004614
 80045f4:	08004614 	.word	0x08004614
 80045f8:	08004618 	.word	0x08004618

080045fc <_init>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	bf00      	nop
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr

08004608 <_fini>:
 8004608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460a:	bf00      	nop
 800460c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800460e:	bc08      	pop	{r3}
 8004610:	469e      	mov	lr, r3
 8004612:	4770      	bx	lr
