/*******************************************************************************
* File Name: timer_clock_5.h
* Version 2.20
*
*  Description:
*   Provides the function and constant definitions for the clock component.
*
*  Note:
*
********************************************************************************
* Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
*******************************************************************************/

#if !defined(CY_CLOCK_timer_clock_5_H)
#define CY_CLOCK_timer_clock_5_H

#include <cytypes.h>
#include <cyfitter.h>


/***************************************
* Conditional Compilation Parameters
***************************************/

/* Check to see if required defines such as CY_PSOC5LP are available */
/* They are defined starting with cy_boot v3.0 */
#if !defined (CY_PSOC5LP)
    #error Component cy_clock_v2_20 requires cy_boot v3.0 or later
#endif /* (CY_PSOC5LP) */


/***************************************
*        Function Prototypes
***************************************/

void timer_clock_5_Start(void) ;
void timer_clock_5_Stop(void) ;

#if(CY_PSOC3 || CY_PSOC5LP)
void timer_clock_5_StopBlock(void) ;
#endif /* (CY_PSOC3 || CY_PSOC5LP) */

void timer_clock_5_StandbyPower(uint8 state) ;
void timer_clock_5_SetDividerRegister(uint16 clkDivider, uint8 restart) 
                                ;
uint16 timer_clock_5_GetDividerRegister(void) ;
void timer_clock_5_SetModeRegister(uint8 modeBitMask) ;
void timer_clock_5_ClearModeRegister(uint8 modeBitMask) ;
uint8 timer_clock_5_GetModeRegister(void) ;
void timer_clock_5_SetSourceRegister(uint8 clkSource) ;
uint8 timer_clock_5_GetSourceRegister(void) ;
#if defined(timer_clock_5__CFG3)
void timer_clock_5_SetPhaseRegister(uint8 clkPhase) ;
uint8 timer_clock_5_GetPhaseRegister(void) ;
#endif /* defined(timer_clock_5__CFG3) */

#define timer_clock_5_Enable()                       timer_clock_5_Start()
#define timer_clock_5_Disable()                      timer_clock_5_Stop()
#define timer_clock_5_SetDivider(clkDivider)         timer_clock_5_SetDividerRegister(clkDivider, 1u)
#define timer_clock_5_SetDividerValue(clkDivider)    timer_clock_5_SetDividerRegister((clkDivider) - 1u, 1u)
#define timer_clock_5_SetMode(clkMode)               timer_clock_5_SetModeRegister(clkMode)
#define timer_clock_5_SetSource(clkSource)           timer_clock_5_SetSourceRegister(clkSource)
#if defined(timer_clock_5__CFG3)
#define timer_clock_5_SetPhase(clkPhase)             timer_clock_5_SetPhaseRegister(clkPhase)
#define timer_clock_5_SetPhaseValue(clkPhase)        timer_clock_5_SetPhaseRegister((clkPhase) + 1u)
#endif /* defined(timer_clock_5__CFG3) */


/***************************************
*             Registers
***************************************/

/* Register to enable or disable the clock */
#define timer_clock_5_CLKEN              (* (reg8 *) timer_clock_5__PM_ACT_CFG)
#define timer_clock_5_CLKEN_PTR          ((reg8 *) timer_clock_5__PM_ACT_CFG)

/* Register to enable or disable the clock */
#define timer_clock_5_CLKSTBY            (* (reg8 *) timer_clock_5__PM_STBY_CFG)
#define timer_clock_5_CLKSTBY_PTR        ((reg8 *) timer_clock_5__PM_STBY_CFG)

/* Clock LSB divider configuration register. */
#define timer_clock_5_DIV_LSB            (* (reg8 *) timer_clock_5__CFG0)
#define timer_clock_5_DIV_LSB_PTR        ((reg8 *) timer_clock_5__CFG0)
#define timer_clock_5_DIV_PTR            ((reg16 *) timer_clock_5__CFG0)

/* Clock MSB divider configuration register. */
#define timer_clock_5_DIV_MSB            (* (reg8 *) timer_clock_5__CFG1)
#define timer_clock_5_DIV_MSB_PTR        ((reg8 *) timer_clock_5__CFG1)

/* Mode and source configuration register */
#define timer_clock_5_MOD_SRC            (* (reg8 *) timer_clock_5__CFG2)
#define timer_clock_5_MOD_SRC_PTR        ((reg8 *) timer_clock_5__CFG2)

#if defined(timer_clock_5__CFG3)
/* Analog clock phase configuration register */
#define timer_clock_5_PHASE              (* (reg8 *) timer_clock_5__CFG3)
#define timer_clock_5_PHASE_PTR          ((reg8 *) timer_clock_5__CFG3)
#endif /* defined(timer_clock_5__CFG3) */


/**************************************
*       Register Constants
**************************************/

/* Power manager register masks */
#define timer_clock_5_CLKEN_MASK         timer_clock_5__PM_ACT_MSK
#define timer_clock_5_CLKSTBY_MASK       timer_clock_5__PM_STBY_MSK

/* CFG2 field masks */
#define timer_clock_5_SRC_SEL_MSK        timer_clock_5__CFG2_SRC_SEL_MASK
#define timer_clock_5_MODE_MASK          (~(timer_clock_5_SRC_SEL_MSK))

#if defined(timer_clock_5__CFG3)
/* CFG3 phase mask */
#define timer_clock_5_PHASE_MASK         timer_clock_5__CFG3_PHASE_DLY_MASK
#endif /* defined(timer_clock_5__CFG3) */

#endif /* CY_CLOCK_timer_clock_5_H */


/* [] END OF FILE */
