$date
	Fri Feb 21 00:27:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb_core $end
$var wire 32 ! pc_out [31:0] $end
$var wire 1 " missaligned_exception $end
$var wire 1 # misaligned_store_exception $end
$var wire 1 $ misaligned_load_exception $end
$var wire 1 % mem_write_req $end
$var wire 1 & mem_read_req $end
$var wire 1 ' ill_instr_exception $end
$var wire 32 ( WriteData [31:0] $end
$var wire 32 ) DataADDR [31:0] $end
$var reg 32 * ReadData [31:0] $end
$var reg 1 + clk $end
$var reg 32 , instruction [31:0] $end
$var reg 1 - reset $end
$scope module DUT $end
$var wire 32 . DataADDR [31:0] $end
$var wire 32 / ReadData [31:0] $end
$var wire 1 + clk $end
$var wire 32 0 instruction [31:0] $end
$var wire 1 1 pc_src $end
$var wire 1 - reset $end
$var wire 1 2 zero $end
$var wire 5 3 writePortSEL [4:0] $end
$var wire 32 4 writeBack [31:0] $end
$var wire 32 5 targetADDR [31:0] $end
$var wire 1 6 reg_write $end
$var wire 5 7 readPort2SEL [4:0] $end
$var wire 32 8 readPort2 [31:0] $end
$var wire 5 9 readPort1SEL [4:0] $end
$var wire 32 : readPort1 [31:0] $end
$var wire 32 ; pc_out [31:0] $end
$var wire 32 < pc_next [31:0] $end
$var wire 1 " missaligned_exception $end
$var wire 1 # misaligned_store_exception $end
$var wire 1 $ misaligned_load_exception $end
$var wire 1 % mem_write_req $end
$var wire 1 = mem_write $end
$var wire 1 & mem_read_req $end
$var wire 1 > mem_read $end
$var wire 1 ? jump $end
$var wire 3 @ immd_type [2:0] $end
$var wire 32 A immd_ext [31:0] $end
$var wire 1 ' ill_instr_exception $end
$var wire 1 B branchTaken $end
$var wire 1 C branch $end
$var wire 1 D aluSRCB $end
$var wire 1 E aluSRCA $end
$var wire 32 F aluRESULT [31:0] $end
$var wire 32 G aluPortB [31:0] $end
$var wire 32 H aluPortA [31:0] $end
$var wire 4 I aluOP [3:0] $end
$var wire 32 J addrADDERPortA [31:0] $end
$var wire 32 K WriteData [31:0] $end
$var wire 2 L WriteBackSRC [1:0] $end
$var wire 32 M ReadDataLSU_out [31:0] $end
$var wire 32 N BranchADDR [31:0] $end
$var wire 1 O AddrAddSRC $end
$scope module ADDRESS_ADDER $end
$var wire 32 P srcB [31:0] $end
$var wire 32 Q srcA [31:0] $end
$var wire 32 R BranchAddr [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 1 2 zero $end
$var wire 32 S srcB [31:0] $end
$var wire 32 T srcA [31:0] $end
$var wire 4 U aluOP [3:0] $end
$var reg 32 V aluRESULT [31:0] $end
$upscope $end
$scope module BRANCH_UNIT $end
$var wire 32 W BranchAddr [31:0] $end
$var wire 1 B branchTaken $end
$var wire 3 X branchType [2:0] $end
$var wire 1 " missaligned_exception $end
$var wire 1 Y valid $end
$var wire 1 2 zero $end
$var wire 32 Z targetADDR [31:0] $end
$var wire 1 ? jump $end
$var wire 1 [ is_aligned $end
$var wire 1 C branch $end
$var reg 1 \ takeBranch $end
$upscope $end
$scope module CU $end
$var wire 32 ] instruction [31:0] $end
$var wire 7 ^ opcode [6:0] $end
$var wire 7 _ funct7 [6:0] $end
$var wire 3 ` funct3 [2:0] $end
$var parameter 32 a A_EXTENSION $end
$var parameter 32 b C_EXTENSION $end
$var parameter 32 c M_EXTENSION $end
$var reg 1 O AddrAddSRC $end
$var reg 2 d WriteBackSRC [1:0] $end
$var reg 4 e aluOP [3:0] $end
$var reg 1 E aluSRCA $end
$var reg 1 D aluSRCB $end
$var reg 1 C branch $end
$var reg 1 ' ill_instr_exception $end
$var reg 3 f immd_type [2:0] $end
$var reg 1 ? jump $end
$var reg 1 > mem_read $end
$var reg 1 = mem_write $end
$var reg 1 g mul_div_op $end
$var reg 1 6 reg_write $end
$upscope $end
$scope module IMMD_GEN $end
$var wire 3 h ImmSrc [2:0] $end
$var wire 25 i instruction [31:7] $end
$var reg 32 j Immd [31:0] $end
$upscope $end
$scope module LSU $end
$var wire 2 k Address [1:0] $end
$var wire 32 l LoadData [31:0] $end
$var wire 32 m StoreDataOut [31:0] $end
$var wire 3 n funct3 [2:0] $end
$var wire 1 > mem_read $end
$var wire 1 & mem_read_req $end
$var wire 1 = mem_write $end
$var wire 1 % mem_write_req $end
$var wire 1 $ misaligned_load_exception $end
$var wire 1 # misaligned_store_exception $end
$var wire 32 o StoreData [31:0] $end
$var reg 32 p LoadDataOut [31:0] $end
$var reg 1 q is_aligned $end
$upscope $end
$scope module PC $end
$var wire 32 r BranchADDR [31:0] $end
$var wire 1 + clk $end
$var wire 32 s pc_inc [31:0] $end
$var wire 1 1 pc_src $end
$var wire 1 - reset $end
$var wire 32 t pc_next [31:0] $end
$var parameter 32 u is_compressed $end
$var reg 32 v pc [31:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 6 WE $end
$var wire 1 + clk $end
$var wire 5 w readPort1SEL [4:0] $end
$var wire 5 x readPort2SEL [4:0] $end
$var wire 5 y writePortSEL [4:0] $end
$var wire 32 z writePort [31:0] $end
$var wire 32 { readPort2 [31:0] $end
$var wire 32 | readPort1 [31:0] $end
$upscope $end
$scope module addr_adder_inputA_mux $end
$var wire 1 O SEL $end
$var wire 32 } in_a [31:0] $end
$var wire 32 ~ in_b [31:0] $end
$var wire 32 !" out [31:0] $end
$var parameter 32 "" WIDTH $end
$upscope $end
$scope module alu_portA_mux $end
$var wire 1 E SEL $end
$var wire 32 #" in_a [31:0] $end
$var wire 32 $" in_b [31:0] $end
$var wire 32 %" out [31:0] $end
$var parameter 32 &" WIDTH $end
$upscope $end
$scope module alu_portB_mux $end
$var wire 1 D SEL $end
$var wire 32 '" in_a [31:0] $end
$var wire 32 (" in_b [31:0] $end
$var wire 32 )" out [31:0] $end
$var parameter 32 *" WIDTH $end
$upscope $end
$scope module regfile_write_src $end
$var wire 2 +" SEL [1:0] $end
$var wire 32 ," in_a [31:0] $end
$var wire 32 -" in_b [31:0] $end
$var wire 32 ." in_c [31:0] $end
$var wire 32 /" out [31:0] $end
$var parameter 32 0" WIDTH $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 0"
b100000 *"
b100000 &"
b100000 ""
b0 u
b0 c
b0 b
b0 a
$end
#0
$dumpvars
bx /"
b100 ."
bx -"
b0 ,"
b1 +"
b0 )"
b0 ("
b0 '"
b0 %"
b0 $"
b0 #"
b0 !"
b0 ~
b0 }
b0 |
b0 {
bx z
b0 y
b0 x
b0 w
b0 v
b100 t
b100 s
b0 r
1q
bx p
b0 o
b0 n
b0 m
bx l
b0 k
b0 j
b0 i
b0 h
0g
b0 f
b0 e
b1 d
b0 `
b0 _
b0 ^
b0 ]
1\
1[
b0 Z
0Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
1O
b0 N
bx M
b1 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
1E
1D
0C
0B
b0 A
b0 @
0?
1>
0=
b100 <
b0 ;
b0 :
b0 9
b0 8
b0 7
06
b0 5
bx 4
b0 3
12
11
b0 0
bx /
b0 .
1-
b0 ,
0+
bx *
b0 )
b0 (
1'
1&
0%
0$
0#
0"
b0 !
$end
#5000
1+
#10000
0\
02
b1 k
0[
b101 )
b101 .
b101 F
b101 V
b101 ,"
b101 5
b101 Z
b101 r
0&
b0 M
b0 p
b0 -"
b101 4
b101 z
b101 /"
b101 G
b101 S
b101 )"
bx (
bx K
bx m
bx 8
bx o
bx {
bx '"
b101 N
b101 R
b101 W
b101 A
b101 P
b101 j
b101 ("
16
0>
b0 L
b0 d
b0 +"
1D
0'
b101 7
b101 x
b1 3
b1 y
b1010000000000001 i
b10011 ^
0+
b10100000000000010010011 ,
b10100000000000010010011 0
b10100000000000010010011 ]
0-
#15000
b1001 5
b1001 Z
b1001 r
b1000 <
b1000 t
b1000 ."
b1001 N
b1001 R
b1001 W
b100 J
b100 Q
b100 !"
b100 !
b100 ;
b100 v
b100 ~
b100 #"
1+
#20000
b10 3
b10 y
b1010000000000010 i
0+
b10000 *
b10000 /
b10000 l
b10100000000000100010011 ,
b10100000000000100010011 0
b10100000000000100010011 ]
#25000
b1101 5
b1101 Z
b1101 r
b1100 <
b1100 t
b1100 ."
b1101 N
b1101 R
b1101 W
b1000 J
b1000 Q
b1000 !"
b1000 !
b1000 ;
b1000 v
b1000 ~
b1000 #"
1+
#30000
1[
1$
b101 H
b101 T
b101 %"
b1000 5
b1000 Z
b1000 r
b10000 4
b10000 z
b10000 /"
b0 G
b0 S
b0 )"
b101 :
b101 |
b101 }
b101 $"
b0 (
b0 K
b0 m
b0 8
b0 o
b0 {
b0 '"
b1000 N
b1000 R
b1000 W
b0 A
b0 P
b0 j
b0 ("
b10000 M
b10000 p
b10000 -"
0q
1>
b1 L
b1 d
b1 +"
06
1D
b1 9
b1 w
b0 7
b0 x
b101 3
b101 y
b101000101 i
b10 X
b10 n
b11 ^
b10 `
0+
b1010001010000011 ,
b1010001010000011 0
b1010001010000011 ]
#35000
b1100 5
b1100 Z
b1100 r
b10000 <
b10000 t
b10000 ."
b1100 N
b1100 R
b1100 W
b1100 J
b1100 Q
b1100 !"
b1100 !
b1100 ;
b1100 v
b1100 ~
b1100 #"
1+
#40000
0+
#45000
b10000 5
b10000 Z
b10000 r
b10100 <
b10100 t
b10100 ."
b10000 N
b10000 R
b10000 W
b10000 J
b10000 Q
b10000 !"
b10000 !
b10000 ;
b10000 v
b10000 ~
b10000 #"
1+
#50000
0+
#55000
b10100 5
b10100 Z
b10100 r
b11000 <
b11000 t
b11000 ."
b10100 N
b10100 R
b10100 W
b10100 J
b10100 Q
b10100 !"
b10100 !
b10100 ;
b10100 v
b10100 ~
b10100 #"
1+
#60000
0+
#65000
b11000 5
b11000 Z
b11000 r
b11100 <
b11100 t
b11100 ."
b11000 N
b11000 R
b11000 W
b11000 J
b11000 Q
b11000 !"
b11000 !
b11000 ;
b11000 v
b11000 ~
b11000 #"
1+
#70000
0+
#75000
b11100 5
b11100 Z
b11100 r
b100000 <
b100000 t
b100000 ."
b11100 N
b11100 R
b11100 W
b11100 J
b11100 Q
b11100 !"
b11100 !
b11100 ;
b11100 v
b11100 ~
b11100 #"
1+
#80000
0+
#85000
b100000 5
b100000 Z
b100000 r
b100100 <
b100100 t
b100100 ."
b100000 N
b100000 R
b100000 W
b100000 J
b100000 Q
b100000 !"
b100000 !
b100000 ;
b100000 v
b100000 ~
b100000 #"
1+
#90000
0+
#95000
b100100 5
b100100 Z
b100100 r
b101000 <
b101000 t
b101000 ."
b100100 N
b100100 R
b100100 W
b100100 J
b100100 Q
b100100 !"
b100100 !
b100100 ;
b100100 v
b100100 ~
b100100 #"
1+
#100000
0+
#105000
b101000 5
b101000 Z
b101000 r
b101100 <
b101100 t
b101100 ."
b101000 N
b101000 R
b101000 W
b101000 J
b101000 Q
b101000 !"
b101000 !
b101000 ;
b101000 v
b101000 ~
b101000 #"
1+
#110000
0+
#115000
b101100 5
b101100 Z
b101100 r
b110000 <
b110000 t
b110000 ."
b101100 N
b101100 R
b101100 W
b101100 J
b101100 Q
b101100 !"
b101100 !
b101100 ;
b101100 v
b101100 ~
b101100 #"
1+
#120000
0+
#125000
b110000 5
b110000 Z
b110000 r
b110100 <
b110100 t
b110100 ."
b110000 N
b110000 R
b110000 W
b110000 J
b110000 Q
b110000 !"
b110000 !
b110000 ;
b110000 v
b110000 ~
b110000 #"
1+
#130000
0+
#135000
b110100 5
b110100 Z
b110100 r
b111000 <
b111000 t
b111000 ."
b110100 N
b110100 R
b110100 W
b110100 J
b110100 Q
b110100 !"
b110100 !
b110100 ;
b110100 v
b110100 ~
b110100 #"
1+
#140000
0+
#145000
b111000 5
b111000 Z
b111000 r
b111100 <
b111100 t
b111100 ."
b111000 N
b111000 R
b111000 W
b111000 J
b111000 Q
b111000 !"
b111000 !
b111000 ;
b111000 v
b111000 ~
b111000 #"
1+
#150000
0+
#155000
b111100 5
b111100 Z
b111100 r
b1000000 <
b1000000 t
b1000000 ."
b111100 N
b111100 R
b111100 W
b111100 J
b111100 Q
b111100 !"
b111100 !
b111100 ;
b111100 v
b111100 ~
b111100 #"
1+
#160000
0+
#165000
b1000000 5
b1000000 Z
b1000000 r
b1000100 <
b1000100 t
b1000100 ."
b1000000 N
b1000000 R
b1000000 W
b1000000 J
b1000000 Q
b1000000 !"
b1000000 !
b1000000 ;
b1000000 v
b1000000 ~
b1000000 #"
1+
#170000
0+
#175000
b1000100 5
b1000100 Z
b1000100 r
b1001000 <
b1001000 t
b1001000 ."
b1000100 N
b1000100 R
b1000100 W
b1000100 J
b1000100 Q
b1000100 !"
b1000100 !
b1000100 ;
b1000100 v
b1000100 ~
b1000100 #"
1+
#180000
0+
#185000
b1001000 5
b1001000 Z
b1001000 r
b1001100 <
b1001100 t
b1001100 ."
b1001000 N
b1001000 R
b1001000 W
b1001000 J
b1001000 Q
b1001000 !"
b1001000 !
b1001000 ;
b1001000 v
b1001000 ~
b1001000 #"
1+
#190000
0+
#195000
b1001100 5
b1001100 Z
b1001100 r
b1010000 <
b1010000 t
b1010000 ."
b1001100 N
b1001100 R
b1001100 W
b1001100 J
b1001100 Q
b1001100 !"
b1001100 !
b1001100 ;
b1001100 v
b1001100 ~
b1001100 #"
1+
#200000
0+
#205000
b1010000 5
b1010000 Z
b1010000 r
b1010100 <
b1010100 t
b1010100 ."
b1010000 N
b1010000 R
b1010000 W
b1010000 J
b1010000 Q
b1010000 !"
b1010000 !
b1010000 ;
b1010000 v
b1010000 ~
b1010000 #"
1+
#210000
0+
#215000
b1010100 5
b1010100 Z
b1010100 r
b1011000 <
b1011000 t
b1011000 ."
b1010100 N
b1010100 R
b1010100 W
b1010100 J
b1010100 Q
b1010100 !"
b1010100 !
b1010100 ;
b1010100 v
b1010100 ~
b1010100 #"
1+
#220000
0+
#225000
b1011000 5
b1011000 Z
b1011000 r
b1011100 <
b1011100 t
b1011100 ."
b1011000 N
b1011000 R
b1011000 W
b1011000 J
b1011000 Q
b1011000 !"
b1011000 !
b1011000 ;
b1011000 v
b1011000 ~
b1011000 #"
1+
#230000
0+
#235000
b1011100 5
b1011100 Z
b1011100 r
b1100000 <
b1100000 t
b1100000 ."
b1011100 N
b1011100 R
b1011100 W
b1011100 J
b1011100 Q
b1011100 !"
b1011100 !
b1011100 ;
b1011100 v
b1011100 ~
b1011100 #"
1+
#240000
0+
#245000
b1100000 5
b1100000 Z
b1100000 r
b1100100 <
b1100100 t
b1100100 ."
b1100000 N
b1100000 R
b1100000 W
b1100000 J
b1100000 Q
b1100000 !"
b1100000 !
b1100000 ;
b1100000 v
b1100000 ~
b1100000 #"
1+
#250000
0+
#255000
b1100100 5
b1100100 Z
b1100100 r
b1101000 <
b1101000 t
b1101000 ."
b1100100 N
b1100100 R
b1100100 W
b1100100 J
b1100100 Q
b1100100 !"
b1100100 !
b1100100 ;
b1100100 v
b1100100 ~
b1100100 #"
1+
#260000
0+
#265000
b1101000 5
b1101000 Z
b1101000 r
b1101100 <
b1101100 t
b1101100 ."
b1101000 N
b1101000 R
b1101000 W
b1101000 J
b1101000 Q
b1101000 !"
b1101000 !
b1101000 ;
b1101000 v
b1101000 ~
b1101000 #"
1+
#270000
0+
#275000
b1101100 5
b1101100 Z
b1101100 r
b1110000 <
b1110000 t
b1110000 ."
b1101100 N
b1101100 R
b1101100 W
b1101100 J
b1101100 Q
b1101100 !"
b1101100 !
b1101100 ;
b1101100 v
b1101100 ~
b1101100 #"
1+
#280000
0+
#285000
b1110000 5
b1110000 Z
b1110000 r
b1110100 <
b1110100 t
b1110100 ."
b1110000 N
b1110000 R
b1110000 W
b1110000 J
b1110000 Q
b1110000 !"
b1110000 !
b1110000 ;
b1110000 v
b1110000 ~
b1110000 #"
1+
#290000
0+
#295000
b1110100 5
b1110100 Z
b1110100 r
b1111000 <
b1111000 t
b1111000 ."
b1110100 N
b1110100 R
b1110100 W
b1110100 J
b1110100 Q
b1110100 !"
b1110100 !
b1110100 ;
b1110100 v
b1110100 ~
b1110100 #"
1+
#300000
0+
#305000
b1111000 5
b1111000 Z
b1111000 r
b1111100 <
b1111100 t
b1111100 ."
b1111000 N
b1111000 R
b1111000 W
b1111000 J
b1111000 Q
b1111000 !"
b1111000 !
b1111000 ;
b1111000 v
b1111000 ~
b1111000 #"
1+
#310000
0+
#315000
b1111100 5
b1111100 Z
b1111100 r
b10000000 <
b10000000 t
b10000000 ."
b1111100 N
b1111100 R
b1111100 W
b1111100 J
b1111100 Q
b1111100 !"
b1111100 !
b1111100 ;
b1111100 v
b1111100 ~
b1111100 #"
1+
#320000
0+
#325000
b10000000 5
b10000000 Z
b10000000 r
b10000100 <
b10000100 t
b10000100 ."
b10000000 N
b10000000 R
b10000000 W
b10000000 J
b10000000 Q
b10000000 !"
b10000000 !
b10000000 ;
b10000000 v
b10000000 ~
b10000000 #"
1+
#330000
0+
#335000
b10000100 5
b10000100 Z
b10000100 r
b10001000 <
b10001000 t
b10001000 ."
b10000100 N
b10000100 R
b10000100 W
b10000100 J
b10000100 Q
b10000100 !"
b10000100 !
b10000100 ;
b10000100 v
b10000100 ~
b10000100 #"
1+
#340000
0+
#345000
b10001000 5
b10001000 Z
b10001000 r
b10001100 <
b10001100 t
b10001100 ."
b10001000 N
b10001000 R
b10001000 W
b10001000 J
b10001000 Q
b10001000 !"
b10001000 !
b10001000 ;
b10001000 v
b10001000 ~
b10001000 #"
1+
#350000
0+
#355000
b10001100 5
b10001100 Z
b10001100 r
b10010000 <
b10010000 t
b10010000 ."
b10001100 N
b10001100 R
b10001100 W
b10001100 J
b10001100 Q
b10001100 !"
b10001100 !
b10001100 ;
b10001100 v
b10001100 ~
b10001100 #"
1+
#360000
0+
#365000
b10010000 5
b10010000 Z
b10010000 r
b10010100 <
b10010100 t
b10010100 ."
b10010000 N
b10010000 R
b10010000 W
b10010000 J
b10010000 Q
b10010000 !"
b10010000 !
b10010000 ;
b10010000 v
b10010000 ~
b10010000 #"
1+
#370000
0+
#375000
b10010100 5
b10010100 Z
b10010100 r
b10011000 <
b10011000 t
b10011000 ."
b10010100 N
b10010100 R
b10010100 W
b10010100 J
b10010100 Q
b10010100 !"
b10010100 !
b10010100 ;
b10010100 v
b10010100 ~
b10010100 #"
1+
#380000
0+
#385000
b10011000 5
b10011000 Z
b10011000 r
b10011100 <
b10011100 t
b10011100 ."
b10011000 N
b10011000 R
b10011000 W
b10011000 J
b10011000 Q
b10011000 !"
b10011000 !
b10011000 ;
b10011000 v
b10011000 ~
b10011000 #"
1+
#390000
0+
#395000
b10011100 5
b10011100 Z
b10011100 r
b10100000 <
b10100000 t
b10100000 ."
b10011100 N
b10011100 R
b10011100 W
b10011100 J
b10011100 Q
b10011100 !"
b10011100 !
b10011100 ;
b10011100 v
b10011100 ~
b10011100 #"
1+
#400000
0+
#405000
b10100000 5
b10100000 Z
b10100000 r
b10100100 <
b10100100 t
b10100100 ."
b10100000 N
b10100000 R
b10100000 W
b10100000 J
b10100000 Q
b10100000 !"
b10100000 !
b10100000 ;
b10100000 v
b10100000 ~
b10100000 #"
1+
#410000
0+
#415000
b10100100 5
b10100100 Z
b10100100 r
b10101000 <
b10101000 t
b10101000 ."
b10100100 N
b10100100 R
b10100100 W
b10100100 J
b10100100 Q
b10100100 !"
b10100100 !
b10100100 ;
b10100100 v
b10100100 ~
b10100100 #"
1+
#420000
0+
#425000
b10101000 5
b10101000 Z
b10101000 r
b10101100 <
b10101100 t
b10101100 ."
b10101000 N
b10101000 R
b10101000 W
b10101000 J
b10101000 Q
b10101000 !"
b10101000 !
b10101000 ;
b10101000 v
b10101000 ~
b10101000 #"
1+
#430000
0+
#435000
b10101100 5
b10101100 Z
b10101100 r
b10110000 <
b10110000 t
b10110000 ."
b10101100 N
b10101100 R
b10101100 W
b10101100 J
b10101100 Q
b10101100 !"
b10101100 !
b10101100 ;
b10101100 v
b10101100 ~
b10101100 #"
1+
#440000
0+
#445000
b10110000 5
b10110000 Z
b10110000 r
b10110100 <
b10110100 t
b10110100 ."
b10110000 N
b10110000 R
b10110000 W
b10110000 J
b10110000 Q
b10110000 !"
b10110000 !
b10110000 ;
b10110000 v
b10110000 ~
b10110000 #"
1+
#450000
0+
#455000
b10110100 5
b10110100 Z
b10110100 r
b10111000 <
b10111000 t
b10111000 ."
b10110100 N
b10110100 R
b10110100 W
b10110100 J
b10110100 Q
b10110100 !"
b10110100 !
b10110100 ;
b10110100 v
b10110100 ~
b10110100 #"
1+
#460000
0+
#465000
b10111000 5
b10111000 Z
b10111000 r
b10111100 <
b10111100 t
b10111100 ."
b10111000 N
b10111000 R
b10111000 W
b10111000 J
b10111000 Q
b10111000 !"
b10111000 !
b10111000 ;
b10111000 v
b10111000 ~
b10111000 #"
1+
#470000
0+
#475000
b10111100 5
b10111100 Z
b10111100 r
b11000000 <
b11000000 t
b11000000 ."
b10111100 N
b10111100 R
b10111100 W
b10111100 J
b10111100 Q
b10111100 !"
b10111100 !
b10111100 ;
b10111100 v
b10111100 ~
b10111100 #"
1+
#480000
0+
#485000
b11000000 5
b11000000 Z
b11000000 r
b11000100 <
b11000100 t
b11000100 ."
b11000000 N
b11000000 R
b11000000 W
b11000000 J
b11000000 Q
b11000000 !"
b11000000 !
b11000000 ;
b11000000 v
b11000000 ~
b11000000 #"
1+
#490000
0+
#495000
b11000100 5
b11000100 Z
b11000100 r
b11001000 <
b11001000 t
b11001000 ."
b11000100 N
b11000100 R
b11000100 W
b11000100 J
b11000100 Q
b11000100 !"
b11000100 !
b11000100 ;
b11000100 v
b11000100 ~
b11000100 #"
1+
#500000
0+
#505000
b11001000 5
b11001000 Z
b11001000 r
b11001100 <
b11001100 t
b11001100 ."
b11001000 N
b11001000 R
b11001000 W
b11001000 J
b11001000 Q
b11001000 !"
b11001000 !
b11001000 ;
b11001000 v
b11001000 ~
b11001000 #"
1+
#510000
0+
#515000
b11001100 5
b11001100 Z
b11001100 r
b11010000 <
b11010000 t
b11010000 ."
b11001100 N
b11001100 R
b11001100 W
b11001100 J
b11001100 Q
b11001100 !"
b11001100 !
b11001100 ;
b11001100 v
b11001100 ~
b11001100 #"
1+
#520000
0+
#525000
b11010000 5
b11010000 Z
b11010000 r
b11010100 <
b11010100 t
b11010100 ."
b11010000 N
b11010000 R
b11010000 W
b11010000 J
b11010000 Q
b11010000 !"
b11010000 !
b11010000 ;
b11010000 v
b11010000 ~
b11010000 #"
1+
#530000
0+
#535000
b11010100 5
b11010100 Z
b11010100 r
b11011000 <
b11011000 t
b11011000 ."
b11010100 N
b11010100 R
b11010100 W
b11010100 J
b11010100 Q
b11010100 !"
b11010100 !
b11010100 ;
b11010100 v
b11010100 ~
b11010100 #"
1+
#540000
0+
#545000
b11011000 5
b11011000 Z
b11011000 r
b11011100 <
b11011100 t
b11011100 ."
b11011000 N
b11011000 R
b11011000 W
b11011000 J
b11011000 Q
b11011000 !"
b11011000 !
b11011000 ;
b11011000 v
b11011000 ~
b11011000 #"
1+
#550000
0+
#555000
b11011100 5
b11011100 Z
b11011100 r
b11100000 <
b11100000 t
b11100000 ."
b11011100 N
b11011100 R
b11011100 W
b11011100 J
b11011100 Q
b11011100 !"
b11011100 !
b11011100 ;
b11011100 v
b11011100 ~
b11011100 #"
1+
#560000
0+
#565000
b11100000 5
b11100000 Z
b11100000 r
b11100100 <
b11100100 t
b11100100 ."
b11100000 N
b11100000 R
b11100000 W
b11100000 J
b11100000 Q
b11100000 !"
b11100000 !
b11100000 ;
b11100000 v
b11100000 ~
b11100000 #"
1+
#570000
0+
#575000
b11100100 5
b11100100 Z
b11100100 r
b11101000 <
b11101000 t
b11101000 ."
b11100100 N
b11100100 R
b11100100 W
b11100100 J
b11100100 Q
b11100100 !"
b11100100 !
b11100100 ;
b11100100 v
b11100100 ~
b11100100 #"
1+
#580000
0+
#585000
b11101000 5
b11101000 Z
b11101000 r
b11101100 <
b11101100 t
b11101100 ."
b11101000 N
b11101000 R
b11101000 W
b11101000 J
b11101000 Q
b11101000 !"
b11101000 !
b11101000 ;
b11101000 v
b11101000 ~
b11101000 #"
1+
#590000
0+
#595000
b11101100 5
b11101100 Z
b11101100 r
b11110000 <
b11110000 t
b11110000 ."
b11101100 N
b11101100 R
b11101100 W
b11101100 J
b11101100 Q
b11101100 !"
b11101100 !
b11101100 ;
b11101100 v
b11101100 ~
b11101100 #"
1+
#600000
0+
#605000
b11110000 5
b11110000 Z
b11110000 r
b11110100 <
b11110100 t
b11110100 ."
b11110000 N
b11110000 R
b11110000 W
b11110000 J
b11110000 Q
b11110000 !"
b11110000 !
b11110000 ;
b11110000 v
b11110000 ~
b11110000 #"
1+
#610000
0+
#615000
b11110100 5
b11110100 Z
b11110100 r
b11111000 <
b11111000 t
b11111000 ."
b11110100 N
b11110100 R
b11110100 W
b11110100 J
b11110100 Q
b11110100 !"
b11110100 !
b11110100 ;
b11110100 v
b11110100 ~
b11110100 #"
1+
#620000
0+
#625000
b11111000 5
b11111000 Z
b11111000 r
b11111100 <
b11111100 t
b11111100 ."
b11111000 N
b11111000 R
b11111000 W
b11111000 J
b11111000 Q
b11111000 !"
b11111000 !
b11111000 ;
b11111000 v
b11111000 ~
b11111000 #"
1+
#630000
0+
#635000
b11111100 5
b11111100 Z
b11111100 r
b100000000 <
b100000000 t
b100000000 ."
b11111100 N
b11111100 R
b11111100 W
b11111100 J
b11111100 Q
b11111100 !"
b11111100 !
b11111100 ;
b11111100 v
b11111100 ~
b11111100 #"
1+
#640000
0+
#645000
b100000000 5
b100000000 Z
b100000000 r
b100000100 <
b100000100 t
b100000100 ."
b100000000 N
b100000000 R
b100000000 W
b100000000 J
b100000000 Q
b100000000 !"
b100000000 !
b100000000 ;
b100000000 v
b100000000 ~
b100000000 #"
1+
#650000
0+
#655000
b100000100 5
b100000100 Z
b100000100 r
b100001000 <
b100001000 t
b100001000 ."
b100000100 N
b100000100 R
b100000100 W
b100000100 J
b100000100 Q
b100000100 !"
b100000100 !
b100000100 ;
b100000100 v
b100000100 ~
b100000100 #"
1+
#660000
0+
#665000
b100001000 5
b100001000 Z
b100001000 r
b100001100 <
b100001100 t
b100001100 ."
b100001000 N
b100001000 R
b100001000 W
b100001000 J
b100001000 Q
b100001000 !"
b100001000 !
b100001000 ;
b100001000 v
b100001000 ~
b100001000 #"
1+
#670000
0+
#675000
b100001100 5
b100001100 Z
b100001100 r
b100010000 <
b100010000 t
b100010000 ."
b100001100 N
b100001100 R
b100001100 W
b100001100 J
b100001100 Q
b100001100 !"
b100001100 !
b100001100 ;
b100001100 v
b100001100 ~
b100001100 #"
1+
#680000
0+
#685000
b100010000 5
b100010000 Z
b100010000 r
b100010100 <
b100010100 t
b100010100 ."
b100010000 N
b100010000 R
b100010000 W
b100010000 J
b100010000 Q
b100010000 !"
b100010000 !
b100010000 ;
b100010000 v
b100010000 ~
b100010000 #"
1+
#690000
0+
#695000
b100010100 5
b100010100 Z
b100010100 r
b100011000 <
b100011000 t
b100011000 ."
b100010100 N
b100010100 R
b100010100 W
b100010100 J
b100010100 Q
b100010100 !"
b100010100 !
b100010100 ;
b100010100 v
b100010100 ~
b100010100 #"
1+
#700000
0+
#705000
b100011000 5
b100011000 Z
b100011000 r
b100011100 <
b100011100 t
b100011100 ."
b100011000 N
b100011000 R
b100011000 W
b100011000 J
b100011000 Q
b100011000 !"
b100011000 !
b100011000 ;
b100011000 v
b100011000 ~
b100011000 #"
1+
#710000
0+
#715000
b100011100 5
b100011100 Z
b100011100 r
b100100000 <
b100100000 t
b100100000 ."
b100011100 N
b100011100 R
b100011100 W
b100011100 J
b100011100 Q
b100011100 !"
b100011100 !
b100011100 ;
b100011100 v
b100011100 ~
b100011100 #"
1+
#720000
0+
#725000
b100100000 5
b100100000 Z
b100100000 r
b100100100 <
b100100100 t
b100100100 ."
b100100000 N
b100100000 R
b100100000 W
b100100000 J
b100100000 Q
b100100000 !"
b100100000 !
b100100000 ;
b100100000 v
b100100000 ~
b100100000 #"
1+
#730000
0+
#735000
b100100100 5
b100100100 Z
b100100100 r
b100101000 <
b100101000 t
b100101000 ."
b100100100 N
b100100100 R
b100100100 W
b100100100 J
b100100100 Q
b100100100 !"
b100100100 !
b100100100 ;
b100100100 v
b100100100 ~
b100100100 #"
1+
#740000
0+
#745000
b100101000 5
b100101000 Z
b100101000 r
b100101100 <
b100101100 t
b100101100 ."
b100101000 N
b100101000 R
b100101000 W
b100101000 J
b100101000 Q
b100101000 !"
b100101000 !
b100101000 ;
b100101000 v
b100101000 ~
b100101000 #"
1+
#750000
0+
#755000
b100101100 5
b100101100 Z
b100101100 r
b100110000 <
b100110000 t
b100110000 ."
b100101100 N
b100101100 R
b100101100 W
b100101100 J
b100101100 Q
b100101100 !"
b100101100 !
b100101100 ;
b100101100 v
b100101100 ~
b100101100 #"
1+
#760000
0+
#765000
b100110000 5
b100110000 Z
b100110000 r
b100110100 <
b100110100 t
b100110100 ."
b100110000 N
b100110000 R
b100110000 W
b100110000 J
b100110000 Q
b100110000 !"
b100110000 !
b100110000 ;
b100110000 v
b100110000 ~
b100110000 #"
1+
#770000
0+
#775000
b100110100 5
b100110100 Z
b100110100 r
b100111000 <
b100111000 t
b100111000 ."
b100110100 N
b100110100 R
b100110100 W
b100110100 J
b100110100 Q
b100110100 !"
b100110100 !
b100110100 ;
b100110100 v
b100110100 ~
b100110100 #"
1+
#780000
0+
#785000
b100111000 5
b100111000 Z
b100111000 r
b100111100 <
b100111100 t
b100111100 ."
b100111000 N
b100111000 R
b100111000 W
b100111000 J
b100111000 Q
b100111000 !"
b100111000 !
b100111000 ;
b100111000 v
b100111000 ~
b100111000 #"
1+
#790000
0+
#795000
b100111100 5
b100111100 Z
b100111100 r
b101000000 <
b101000000 t
b101000000 ."
b100111100 N
b100111100 R
b100111100 W
b100111100 J
b100111100 Q
b100111100 !"
b100111100 !
b100111100 ;
b100111100 v
b100111100 ~
b100111100 #"
1+
#800000
0+
#805000
b101000000 5
b101000000 Z
b101000000 r
b101000100 <
b101000100 t
b101000100 ."
b101000000 N
b101000000 R
b101000000 W
b101000000 J
b101000000 Q
b101000000 !"
b101000000 !
b101000000 ;
b101000000 v
b101000000 ~
b101000000 #"
1+
#810000
0+
#815000
b101000100 5
b101000100 Z
b101000100 r
b101001000 <
b101001000 t
b101001000 ."
b101000100 N
b101000100 R
b101000100 W
b101000100 J
b101000100 Q
b101000100 !"
b101000100 !
b101000100 ;
b101000100 v
b101000100 ~
b101000100 #"
1+
#820000
0+
#825000
b101001000 5
b101001000 Z
b101001000 r
b101001100 <
b101001100 t
b101001100 ."
b101001000 N
b101001000 R
b101001000 W
b101001000 J
b101001000 Q
b101001000 !"
b101001000 !
b101001000 ;
b101001000 v
b101001000 ~
b101001000 #"
1+
#830000
0+
#835000
b101001100 5
b101001100 Z
b101001100 r
b101010000 <
b101010000 t
b101010000 ."
b101001100 N
b101001100 R
b101001100 W
b101001100 J
b101001100 Q
b101001100 !"
b101001100 !
b101001100 ;
b101001100 v
b101001100 ~
b101001100 #"
1+
#840000
0+
#845000
b101010000 5
b101010000 Z
b101010000 r
b101010100 <
b101010100 t
b101010100 ."
b101010000 N
b101010000 R
b101010000 W
b101010000 J
b101010000 Q
b101010000 !"
b101010000 !
b101010000 ;
b101010000 v
b101010000 ~
b101010000 #"
1+
#850000
0+
#855000
b101010100 5
b101010100 Z
b101010100 r
b101011000 <
b101011000 t
b101011000 ."
b101010100 N
b101010100 R
b101010100 W
b101010100 J
b101010100 Q
b101010100 !"
b101010100 !
b101010100 ;
b101010100 v
b101010100 ~
b101010100 #"
1+
#860000
0+
#865000
b101011000 5
b101011000 Z
b101011000 r
b101011100 <
b101011100 t
b101011100 ."
b101011000 N
b101011000 R
b101011000 W
b101011000 J
b101011000 Q
b101011000 !"
b101011000 !
b101011000 ;
b101011000 v
b101011000 ~
b101011000 #"
1+
#870000
0+
#875000
b101011100 5
b101011100 Z
b101011100 r
b101100000 <
b101100000 t
b101100000 ."
b101011100 N
b101011100 R
b101011100 W
b101011100 J
b101011100 Q
b101011100 !"
b101011100 !
b101011100 ;
b101011100 v
b101011100 ~
b101011100 #"
1+
#880000
0+
#885000
b101100000 5
b101100000 Z
b101100000 r
b101100100 <
b101100100 t
b101100100 ."
b101100000 N
b101100000 R
b101100000 W
b101100000 J
b101100000 Q
b101100000 !"
b101100000 !
b101100000 ;
b101100000 v
b101100000 ~
b101100000 #"
1+
#890000
0+
#895000
b101100100 5
b101100100 Z
b101100100 r
b101101000 <
b101101000 t
b101101000 ."
b101100100 N
b101100100 R
b101100100 W
b101100100 J
b101100100 Q
b101100100 !"
b101100100 !
b101100100 ;
b101100100 v
b101100100 ~
b101100100 #"
1+
#900000
0+
#905000
b101101000 5
b101101000 Z
b101101000 r
b101101100 <
b101101100 t
b101101100 ."
b101101000 N
b101101000 R
b101101000 W
b101101000 J
b101101000 Q
b101101000 !"
b101101000 !
b101101000 ;
b101101000 v
b101101000 ~
b101101000 #"
1+
#910000
0+
#915000
b101101100 5
b101101100 Z
b101101100 r
b101110000 <
b101110000 t
b101110000 ."
b101101100 N
b101101100 R
b101101100 W
b101101100 J
b101101100 Q
b101101100 !"
b101101100 !
b101101100 ;
b101101100 v
b101101100 ~
b101101100 #"
1+
#920000
0+
#925000
b101110000 5
b101110000 Z
b101110000 r
b101110100 <
b101110100 t
b101110100 ."
b101110000 N
b101110000 R
b101110000 W
b101110000 J
b101110000 Q
b101110000 !"
b101110000 !
b101110000 ;
b101110000 v
b101110000 ~
b101110000 #"
1+
#930000
0+
#935000
b101110100 5
b101110100 Z
b101110100 r
b101111000 <
b101111000 t
b101111000 ."
b101110100 N
b101110100 R
b101110100 W
b101110100 J
b101110100 Q
b101110100 !"
b101110100 !
b101110100 ;
b101110100 v
b101110100 ~
b101110100 #"
1+
#940000
0+
#945000
b101111000 5
b101111000 Z
b101111000 r
b101111100 <
b101111100 t
b101111100 ."
b101111000 N
b101111000 R
b101111000 W
b101111000 J
b101111000 Q
b101111000 !"
b101111000 !
b101111000 ;
b101111000 v
b101111000 ~
b101111000 #"
1+
#950000
0+
#955000
b101111100 5
b101111100 Z
b101111100 r
b110000000 <
b110000000 t
b110000000 ."
b101111100 N
b101111100 R
b101111100 W
b101111100 J
b101111100 Q
b101111100 !"
b101111100 !
b101111100 ;
b101111100 v
b101111100 ~
b101111100 #"
1+
#960000
0+
#965000
b110000000 5
b110000000 Z
b110000000 r
b110000100 <
b110000100 t
b110000100 ."
b110000000 N
b110000000 R
b110000000 W
b110000000 J
b110000000 Q
b110000000 !"
b110000000 !
b110000000 ;
b110000000 v
b110000000 ~
b110000000 #"
1+
#970000
0+
#975000
b110000100 5
b110000100 Z
b110000100 r
b110001000 <
b110001000 t
b110001000 ."
b110000100 N
b110000100 R
b110000100 W
b110000100 J
b110000100 Q
b110000100 !"
b110000100 !
b110000100 ;
b110000100 v
b110000100 ~
b110000100 #"
1+
#980000
0+
#985000
b110001000 5
b110001000 Z
b110001000 r
b110001100 <
b110001100 t
b110001100 ."
b110001000 N
b110001000 R
b110001000 W
b110001000 J
b110001000 Q
b110001000 !"
b110001000 !
b110001000 ;
b110001000 v
b110001000 ~
b110001000 #"
1+
#990000
0+
#995000
b110001100 5
b110001100 Z
b110001100 r
b110010000 <
b110010000 t
b110010000 ."
b110001100 N
b110001100 R
b110001100 W
b110001100 J
b110001100 Q
b110001100 !"
b110001100 !
b110001100 ;
b110001100 v
b110001100 ~
b110001100 #"
1+
#1000000
0+
#1005000
b110010000 5
b110010000 Z
b110010000 r
b110010100 <
b110010100 t
b110010100 ."
b110010000 N
b110010000 R
b110010000 W
b110010000 J
b110010000 Q
b110010000 !"
b110010000 !
b110010000 ;
b110010000 v
b110010000 ~
b110010000 #"
1+
#1010000
0+
#1015000
b110010100 5
b110010100 Z
b110010100 r
b110011000 <
b110011000 t
b110011000 ."
b110010100 N
b110010100 R
b110010100 W
b110010100 J
b110010100 Q
b110010100 !"
b110010100 !
b110010100 ;
b110010100 v
b110010100 ~
b110010100 #"
1+
#1020000
0+
#1025000
b110011000 5
b110011000 Z
b110011000 r
b110011100 <
b110011100 t
b110011100 ."
b110011000 N
b110011000 R
b110011000 W
b110011000 J
b110011000 Q
b110011000 !"
b110011000 !
b110011000 ;
b110011000 v
b110011000 ~
b110011000 #"
1+
#1030000
0+
