-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DataMoverUnit_s2mm_32bits is
generic (
    C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MM_VIDEO_OUT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MM_VIDEO_OUT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MM_VIDEO_OUT_USER_VALUE : INTEGER := 0;
    C_M_AXI_MM_VIDEO_OUT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MM_VIDEO_OUT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_MM_video_out_AWVALID : OUT STD_LOGIC;
    m_axi_MM_video_out_AWREADY : IN STD_LOGIC;
    m_axi_MM_video_out_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_MM_video_out_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ID_WIDTH-1 downto 0);
    m_axi_MM_video_out_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_MM_video_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MM_video_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MM_video_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_AWUSER_WIDTH-1 downto 0);
    m_axi_MM_video_out_WVALID : OUT STD_LOGIC;
    m_axi_MM_video_out_WREADY : IN STD_LOGIC;
    m_axi_MM_video_out_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH-1 downto 0);
    m_axi_MM_video_out_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH/8-1 downto 0);
    m_axi_MM_video_out_WLAST : OUT STD_LOGIC;
    m_axi_MM_video_out_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ID_WIDTH-1 downto 0);
    m_axi_MM_video_out_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_WUSER_WIDTH-1 downto 0);
    m_axi_MM_video_out_ARVALID : OUT STD_LOGIC;
    m_axi_MM_video_out_ARREADY : IN STD_LOGIC;
    m_axi_MM_video_out_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_MM_video_out_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ID_WIDTH-1 downto 0);
    m_axi_MM_video_out_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_MM_video_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MM_video_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MM_video_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MM_video_out_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ARUSER_WIDTH-1 downto 0);
    m_axi_MM_video_out_RVALID : IN STD_LOGIC;
    m_axi_MM_video_out_RREADY : OUT STD_LOGIC;
    m_axi_MM_video_out_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH-1 downto 0);
    m_axi_MM_video_out_RLAST : IN STD_LOGIC;
    m_axi_MM_video_out_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ID_WIDTH-1 downto 0);
    m_axi_MM_video_out_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_RUSER_WIDTH-1 downto 0);
    m_axi_MM_video_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_BVALID : IN STD_LOGIC;
    m_axi_MM_video_out_BREADY : OUT STD_LOGIC;
    m_axi_MM_video_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MM_video_out_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_ID_WIDTH-1 downto 0);
    m_axi_MM_video_out_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MM_VIDEO_OUT_BUSER_WIDTH-1 downto 0);
    STR_video_in_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    STR_video_in_TVALID : IN STD_LOGIC;
    STR_video_in_TREADY : OUT STD_LOGIC;
    STR_video_in_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    STR_video_in_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    STR_video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    STR_video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    MM_video_out_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    image_w : IN STD_LOGIC_VECTOR (31 downto 0);
    image_h : IN STD_LOGIC_VECTOR (31 downto 0);
    invert_X : IN STD_LOGIC_VECTOR (0 downto 0);
    invert_Y : IN STD_LOGIC_VECTOR (0 downto 0);
    s2mm_line_buffer_size : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of DataMoverUnit_s2mm_32bits is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "DataMoverUnit_s2mm_32bits_DataMoverUnit_s2mm_32bits,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=7,HLS_SYN_DSP=0,HLS_SYN_FF=2604,HLS_SYN_LUT=2602,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_800 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal MM_video_out_AWVALID : STD_LOGIC;
    signal MM_video_out_AWREADY : STD_LOGIC;
    signal MM_video_out_WVALID : STD_LOGIC;
    signal MM_video_out_WREADY : STD_LOGIC;
    signal MM_video_out_ARREADY : STD_LOGIC;
    signal MM_video_out_RVALID : STD_LOGIC;
    signal MM_video_out_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal MM_video_out_RLAST : STD_LOGIC;
    signal MM_video_out_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal MM_video_out_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal MM_video_out_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal MM_video_out_BVALID : STD_LOGIC;
    signal MM_video_out_BREADY : STD_LOGIC;
    signal MM_video_out_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal MM_video_out_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal MM_video_out_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWVALID : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WVALID : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WLAST : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARVALID : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_RREADY : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_BREADY : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_start : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_done : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_ready : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_idle : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_continue : STD_LOGIC;
    signal grp_DataMover_s2mm_32bits_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_ready : STD_LOGIC;
    signal ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_done : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_STR_video_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal STR_video_in_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal STR_video_in_TVALID_int_regslice : STD_LOGIC;
    signal STR_video_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_STR_video_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_STR_video_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal STR_video_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_STR_video_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_STR_video_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_STR_video_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal STR_video_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_STR_video_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_STR_video_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_STR_video_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal STR_video_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_STR_video_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_STR_video_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_STR_video_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal STR_video_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_STR_video_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_STR_video_in_V_last_V_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DataMoverUnit_s2mm_32bits_DataMover_s2mm_32bits IS
    port (
        m_axi_MM_video_out_AWVALID : OUT STD_LOGIC;
        m_axi_MM_video_out_AWREADY : IN STD_LOGIC;
        m_axi_MM_video_out_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_MM_video_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_MM_video_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_WVALID : OUT STD_LOGIC;
        m_axi_MM_video_out_WREADY : IN STD_LOGIC;
        m_axi_MM_video_out_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_WLAST : OUT STD_LOGIC;
        m_axi_MM_video_out_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_ARVALID : OUT STD_LOGIC;
        m_axi_MM_video_out_ARREADY : IN STD_LOGIC;
        m_axi_MM_video_out_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_MM_video_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_MM_video_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_MM_video_out_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_RVALID : IN STD_LOGIC;
        m_axi_MM_video_out_RREADY : OUT STD_LOGIC;
        m_axi_MM_video_out_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_MM_video_out_RLAST : IN STD_LOGIC;
        m_axi_MM_video_out_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_BVALID : IN STD_LOGIC;
        m_axi_MM_video_out_BREADY : OUT STD_LOGIC;
        m_axi_MM_video_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_MM_video_out_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_MM_video_out_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        STR_video_in_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        STR_video_in_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
        STR_video_in_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        STR_video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        STR_video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ddr_buffer_out : IN STD_LOGIC_VECTOR (31 downto 0);
        image_w : IN STD_LOGIC_VECTOR (31 downto 0);
        image_h : IN STD_LOGIC_VECTOR (31 downto 0);
        invert_X : IN STD_LOGIC_VECTOR (0 downto 0);
        invert_Y : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        STR_video_in_TVALID : IN STD_LOGIC;
        STR_video_in_TREADY : OUT STD_LOGIC;
        image_w_ap_vld : IN STD_LOGIC;
        invert_X_ap_vld : IN STD_LOGIC;
        ddr_buffer_out_ap_vld : IN STD_LOGIC;
        image_h_ap_vld : IN STD_LOGIC;
        invert_Y_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component DataMoverUnit_s2mm_32bits_MM_video_out_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component DataMoverUnit_s2mm_32bits_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    MM_video_out_m_axi_U : component DataMoverUnit_s2mm_32bits_MM_video_out_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 64,
        C_M_AXI_ID_WIDTH => C_M_AXI_MM_VIDEO_OUT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MM_VIDEO_OUT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MM_VIDEO_OUT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MM_VIDEO_OUT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MM_VIDEO_OUT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MM_VIDEO_OUT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MM_VIDEO_OUT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MM_VIDEO_OUT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MM_VIDEO_OUT_CACHE_VALUE)
    port map (
        AWVALID => m_axi_MM_video_out_AWVALID,
        AWREADY => m_axi_MM_video_out_AWREADY,
        AWADDR => m_axi_MM_video_out_AWADDR,
        AWID => m_axi_MM_video_out_AWID,
        AWLEN => m_axi_MM_video_out_AWLEN,
        AWSIZE => m_axi_MM_video_out_AWSIZE,
        AWBURST => m_axi_MM_video_out_AWBURST,
        AWLOCK => m_axi_MM_video_out_AWLOCK,
        AWCACHE => m_axi_MM_video_out_AWCACHE,
        AWPROT => m_axi_MM_video_out_AWPROT,
        AWQOS => m_axi_MM_video_out_AWQOS,
        AWREGION => m_axi_MM_video_out_AWREGION,
        AWUSER => m_axi_MM_video_out_AWUSER,
        WVALID => m_axi_MM_video_out_WVALID,
        WREADY => m_axi_MM_video_out_WREADY,
        WDATA => m_axi_MM_video_out_WDATA,
        WSTRB => m_axi_MM_video_out_WSTRB,
        WLAST => m_axi_MM_video_out_WLAST,
        WID => m_axi_MM_video_out_WID,
        WUSER => m_axi_MM_video_out_WUSER,
        ARVALID => m_axi_MM_video_out_ARVALID,
        ARREADY => m_axi_MM_video_out_ARREADY,
        ARADDR => m_axi_MM_video_out_ARADDR,
        ARID => m_axi_MM_video_out_ARID,
        ARLEN => m_axi_MM_video_out_ARLEN,
        ARSIZE => m_axi_MM_video_out_ARSIZE,
        ARBURST => m_axi_MM_video_out_ARBURST,
        ARLOCK => m_axi_MM_video_out_ARLOCK,
        ARCACHE => m_axi_MM_video_out_ARCACHE,
        ARPROT => m_axi_MM_video_out_ARPROT,
        ARQOS => m_axi_MM_video_out_ARQOS,
        ARREGION => m_axi_MM_video_out_ARREGION,
        ARUSER => m_axi_MM_video_out_ARUSER,
        RVALID => m_axi_MM_video_out_RVALID,
        RREADY => m_axi_MM_video_out_RREADY,
        RDATA => m_axi_MM_video_out_RDATA,
        RLAST => m_axi_MM_video_out_RLAST,
        RID => m_axi_MM_video_out_RID,
        RUSER => m_axi_MM_video_out_RUSER,
        RRESP => m_axi_MM_video_out_RRESP,
        BVALID => m_axi_MM_video_out_BVALID,
        BREADY => m_axi_MM_video_out_BREADY,
        BRESP => m_axi_MM_video_out_BRESP,
        BID => m_axi_MM_video_out_BID,
        BUSER => m_axi_MM_video_out_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => MM_video_out_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => MM_video_out_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => MM_video_out_RDATA,
        I_RID => MM_video_out_RID,
        I_RUSER => MM_video_out_RUSER,
        I_RRESP => MM_video_out_RRESP,
        I_RLAST => MM_video_out_RLAST,
        I_AWVALID => MM_video_out_AWVALID,
        I_AWREADY => MM_video_out_AWREADY,
        I_AWADDR => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR,
        I_AWID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWID,
        I_AWLEN => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN,
        I_AWSIZE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWSIZE,
        I_AWLOCK => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLOCK,
        I_AWCACHE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWCACHE,
        I_AWQOS => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWQOS,
        I_AWPROT => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWPROT,
        I_AWUSER => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWUSER,
        I_AWBURST => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWBURST,
        I_AWREGION => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWREGION,
        I_WVALID => MM_video_out_WVALID,
        I_WREADY => MM_video_out_WREADY,
        I_WDATA => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA,
        I_WID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WID,
        I_WUSER => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WUSER,
        I_WLAST => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WLAST,
        I_WSTRB => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WSTRB,
        I_BVALID => MM_video_out_BVALID,
        I_BREADY => MM_video_out_BREADY,
        I_BRESP => MM_video_out_BRESP,
        I_BID => MM_video_out_BID,
        I_BUSER => MM_video_out_BUSER);

    grp_DataMover_s2mm_32bits_fu_114 : component DataMoverUnit_s2mm_32bits_DataMover_s2mm_32bits
    port map (
        m_axi_MM_video_out_AWVALID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWVALID,
        m_axi_MM_video_out_AWREADY => MM_video_out_AWREADY,
        m_axi_MM_video_out_AWADDR => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR,
        m_axi_MM_video_out_AWID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWID,
        m_axi_MM_video_out_AWLEN => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN,
        m_axi_MM_video_out_AWSIZE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWSIZE,
        m_axi_MM_video_out_AWBURST => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWBURST,
        m_axi_MM_video_out_AWLOCK => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLOCK,
        m_axi_MM_video_out_AWCACHE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWCACHE,
        m_axi_MM_video_out_AWPROT => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWPROT,
        m_axi_MM_video_out_AWQOS => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWQOS,
        m_axi_MM_video_out_AWREGION => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWREGION,
        m_axi_MM_video_out_AWUSER => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWUSER,
        m_axi_MM_video_out_WVALID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WVALID,
        m_axi_MM_video_out_WREADY => MM_video_out_WREADY,
        m_axi_MM_video_out_WDATA => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA,
        m_axi_MM_video_out_WSTRB => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WSTRB,
        m_axi_MM_video_out_WLAST => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WLAST,
        m_axi_MM_video_out_WID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WID,
        m_axi_MM_video_out_WUSER => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WUSER,
        m_axi_MM_video_out_ARVALID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARVALID,
        m_axi_MM_video_out_ARREADY => ap_const_logic_0,
        m_axi_MM_video_out_ARADDR => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARADDR,
        m_axi_MM_video_out_ARID => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARID,
        m_axi_MM_video_out_ARLEN => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARLEN,
        m_axi_MM_video_out_ARSIZE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARSIZE,
        m_axi_MM_video_out_ARBURST => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARBURST,
        m_axi_MM_video_out_ARLOCK => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARLOCK,
        m_axi_MM_video_out_ARCACHE => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARCACHE,
        m_axi_MM_video_out_ARPROT => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARPROT,
        m_axi_MM_video_out_ARQOS => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARQOS,
        m_axi_MM_video_out_ARREGION => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARREGION,
        m_axi_MM_video_out_ARUSER => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_ARUSER,
        m_axi_MM_video_out_RVALID => ap_const_logic_0,
        m_axi_MM_video_out_RREADY => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_RREADY,
        m_axi_MM_video_out_RDATA => ap_const_lv32_0,
        m_axi_MM_video_out_RLAST => ap_const_logic_0,
        m_axi_MM_video_out_RID => ap_const_lv1_0,
        m_axi_MM_video_out_RUSER => ap_const_lv1_0,
        m_axi_MM_video_out_RRESP => ap_const_lv2_0,
        m_axi_MM_video_out_BVALID => MM_video_out_BVALID,
        m_axi_MM_video_out_BREADY => grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_BREADY,
        m_axi_MM_video_out_BRESP => MM_video_out_BRESP,
        m_axi_MM_video_out_BID => MM_video_out_BID,
        m_axi_MM_video_out_BUSER => MM_video_out_BUSER,
        STR_video_in_TDATA => STR_video_in_TDATA_int_regslice,
        STR_video_in_TKEEP => STR_video_in_TKEEP_int_regslice,
        STR_video_in_TSTRB => STR_video_in_TSTRB_int_regslice,
        STR_video_in_TUSER => STR_video_in_TUSER_int_regslice,
        STR_video_in_TLAST => STR_video_in_TLAST_int_regslice,
        ddr_buffer_out => MM_video_out_offset,
        image_w => image_w,
        image_h => image_h,
        invert_X => invert_X,
        invert_Y => invert_Y,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        STR_video_in_TVALID => STR_video_in_TVALID_int_regslice,
        STR_video_in_TREADY => grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY,
        image_w_ap_vld => ap_const_logic_1,
        invert_X_ap_vld => ap_const_logic_1,
        ddr_buffer_out_ap_vld => ap_const_logic_1,
        image_h_ap_vld => ap_const_logic_1,
        invert_Y_ap_vld => ap_const_logic_1,
        ap_start => grp_DataMover_s2mm_32bits_fu_114_ap_start,
        ap_done => grp_DataMover_s2mm_32bits_fu_114_ap_done,
        ap_ready => grp_DataMover_s2mm_32bits_fu_114_ap_ready,
        ap_idle => grp_DataMover_s2mm_32bits_fu_114_ap_idle,
        ap_continue => grp_DataMover_s2mm_32bits_fu_114_ap_continue);

    regslice_both_STR_video_in_V_data_V_U : component DataMoverUnit_s2mm_32bits_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => STR_video_in_TDATA,
        vld_in => STR_video_in_TVALID,
        ack_in => regslice_both_STR_video_in_V_data_V_U_ack_in,
        data_out => STR_video_in_TDATA_int_regslice,
        vld_out => STR_video_in_TVALID_int_regslice,
        ack_out => STR_video_in_TREADY_int_regslice,
        apdone_blk => regslice_both_STR_video_in_V_data_V_U_apdone_blk);

    regslice_both_STR_video_in_V_keep_V_U : component DataMoverUnit_s2mm_32bits_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => STR_video_in_TKEEP,
        vld_in => STR_video_in_TVALID,
        ack_in => regslice_both_STR_video_in_V_keep_V_U_ack_in,
        data_out => STR_video_in_TKEEP_int_regslice,
        vld_out => regslice_both_STR_video_in_V_keep_V_U_vld_out,
        ack_out => STR_video_in_TREADY_int_regslice,
        apdone_blk => regslice_both_STR_video_in_V_keep_V_U_apdone_blk);

    regslice_both_STR_video_in_V_strb_V_U : component DataMoverUnit_s2mm_32bits_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => STR_video_in_TSTRB,
        vld_in => STR_video_in_TVALID,
        ack_in => regslice_both_STR_video_in_V_strb_V_U_ack_in,
        data_out => STR_video_in_TSTRB_int_regslice,
        vld_out => regslice_both_STR_video_in_V_strb_V_U_vld_out,
        ack_out => STR_video_in_TREADY_int_regslice,
        apdone_blk => regslice_both_STR_video_in_V_strb_V_U_apdone_blk);

    regslice_both_STR_video_in_V_user_V_U : component DataMoverUnit_s2mm_32bits_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => STR_video_in_TUSER,
        vld_in => STR_video_in_TVALID,
        ack_in => regslice_both_STR_video_in_V_user_V_U_ack_in,
        data_out => STR_video_in_TUSER_int_regslice,
        vld_out => regslice_both_STR_video_in_V_user_V_U_vld_out,
        ack_out => STR_video_in_TREADY_int_regslice,
        apdone_blk => regslice_both_STR_video_in_V_user_V_U_apdone_blk);

    regslice_both_STR_video_in_V_last_V_U : component DataMoverUnit_s2mm_32bits_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => STR_video_in_TLAST,
        vld_in => STR_video_in_TVALID,
        ack_in => regslice_both_STR_video_in_V_last_V_U_ack_in,
        data_out => STR_video_in_TLAST_int_regslice,
        vld_out => regslice_both_STR_video_in_V_last_V_U_vld_out,
        ack_out => STR_video_in_TREADY_int_regslice,
        apdone_blk => regslice_both_STR_video_in_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done <= ap_const_logic_0;
                elsif ((grp_DataMover_s2mm_32bits_fu_114_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready <= ap_const_logic_0;
                elsif ((grp_DataMover_s2mm_32bits_fu_114_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DataMover_s2mm_32bits_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DataMover_s2mm_32bits_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    MM_video_out_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWVALID, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            MM_video_out_AWVALID <= grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWVALID;
        else 
            MM_video_out_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    MM_video_out_BREADY_assign_proc : process(ap_CS_fsm_state2, grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_BREADY, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            MM_video_out_BREADY <= grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_BREADY;
        else 
            MM_video_out_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    MM_video_out_WVALID_assign_proc : process(ap_CS_fsm_state2, grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WVALID, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            MM_video_out_WVALID <= grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WVALID;
        else 
            MM_video_out_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    STR_video_in_TREADY <= regslice_both_STR_video_in_V_data_V_U_ack_in;

    STR_video_in_TREADY_int_regslice_assign_proc : process(grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            STR_video_in_TREADY_int_regslice <= grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
        else 
            STR_video_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state3_on_subcall_done_assign_proc : process(ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_ready, ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_ready and ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_done <= (grp_DataMover_s2mm_32bits_fu_114_ap_done or ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done);
    ap_sync_grp_DataMover_s2mm_32bits_fu_114_ap_ready <= (grp_DataMover_s2mm_32bits_fu_114_ap_ready or ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready);

    grp_DataMover_s2mm_32bits_fu_114_ap_continue_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_DataMover_s2mm_32bits_fu_114_ap_continue <= ap_const_logic_1;
        else 
            grp_DataMover_s2mm_32bits_fu_114_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_DataMover_s2mm_32bits_fu_114_ap_start <= grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
    s2mm_line_buffer_size <= ap_const_lv16_800;
end behav;
