{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "NIOS2_Design.qsys NIOS2_Design.BAK.qsys " "Backing up file \"NIOS2_Design.qsys\" to \"NIOS2_Design.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548541321965 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "NIOS2_Design/synthesis/NIOS2_Design.v NIOS2_Design.BAK.v " "Backing up file \"NIOS2_Design/synthesis/NIOS2_Design.v\" to \"NIOS2_Design.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1548541321967 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys NIOS2_Design.qsys " "Started upgrading IP component Qsys with file \"NIOS2_Design.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1548541321968 ""}
{ "Info" "" "" "2019.01.26.20:22:39 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.01.26.20:22:39 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1548541359535 ""}
{ "Info" "" "" "2019.01.26.20:22:39 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.01.26.20:22:39 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1548541359572 ""}
{ "Info" "NIOS2_Design_generation.rpt" "" "2019.01.26.20:23:14 Info: Saving generation log to /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Saving generation log to /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" 0 0 "Shell" 0 -1 1548541394117 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1548541394124 ""}
{ "Info" "simulation --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2019.01.26.20:23:14 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" {  } {  } 0 0 "2019.01.26.20:23:14 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" 0 0 "Shell" 0 -1 1548541394189 ""}
{ "Info" "NIOS2_Design.qsys" "" "2019.01.26.20:23:14 Info: Loading NIOS2_SOFT_CORE" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Loading NIOS2_SOFT_CORE" 0 0 "Shell" 0 -1 1548541394415 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Reading input file" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Reading input file" 0 0 "Shell" 0 -1 1548541394541 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding CLK_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding CLK_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1548541394568 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module CLK_50" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module CLK_50" 0 0 "Shell" 0 -1 1548541394573 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548541394577 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module JTAG" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1548541394581 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548541394586 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module MMU" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module MMU" 0 0 "Shell" 0 -1 1548541394591 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1548541394595 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module NIOS2" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module NIOS2" 0 0 "Shell" 0 -1 1548541394599 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548541394608 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548541394612 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548541394616 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1548541394618 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Adding uart \[altera_avalon_uart 18.1\]" 0 0 "Shell" 0 -1 1548541394621 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing module uart" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1548541394623 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Building connections" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Building connections" 0 0 "Shell" 0 -1 1548541394627 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548541394684 ""}
{ "Info" "" "" "2019.01.26.20:23:14 Info: Validating" {  } {  } 0 0 "2019.01.26.20:23:14 Info: Validating" 0 0 "Shell" 0 -1 1548541394699 ""}
{ "Info" "" "" "2019.01.26.20:23:16 Info: Done reading input file" {  } {  } 0 0 "2019.01.26.20:23:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1548541396035 ""}
{ "Info" "" "" "2019.01.26.20:23:18 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.26.20:23:18 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548541398631 ""}
{ "Info" "" "" "2019.01.26.20:23:18 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.26.20:23:18 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548541398638 ""}
{ "Info" "" "" "2019.01.26.20:23:20 Info: NIOS2_Design: Generating NIOS2_Design \"NIOS2_Design\" for SIM_VERILOG" {  } {  } 0 0 "2019.01.26.20:23:20 Info: NIOS2_Design: Generating NIOS2_Design \"NIOS2_Design\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1548541400459 ""}
{ "Info" "" "" "2019.01.26.20:23:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'" {  } {  } 0 0 "2019.01.26.20:23:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'" 0 0 "Shell" 0 -1 1548541426998 ""}
{ "Info" "  ]" "" "2019.01.26.20:23:47 Info: JTAG:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen//NIOS2_Design_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen" {  } {  } 0 0 "2019.01.26.20:23:47 Info: JTAG:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen//NIOS2_Design_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen" 0 0 "Shell" 0 -1 1548541427031 ""}
{ "Info" "" "" "2019.01.26.20:23:48 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'" {  } {  } 0 0 "2019.01.26.20:23:48 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'" 0 0 "Shell" 0 -1 1548541428769 ""}
{ "Info" "" "" "2019.01.26.20:23:48 Info: JTAG: \"NIOS2_Design\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 0 "2019.01.26.20:23:48 Info: JTAG: \"NIOS2_Design\" instantiated altera_avalon_jtag_uart \"JTAG\"" 0 0 "Shell" 0 -1 1548541428816 ""}
{ "Info" "" "" "2019.01.26.20:23:48 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'" {  } {  } 0 0 "2019.01.26.20:23:48 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'" 0 0 "Shell" 0 -1 1548541428858 ""}
{ "Info" "  ]" "" "2019.01.26.20:23:48 Info: MMU:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen//NIOS2_Design_MMU_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen" {  } {  } 0 0 "2019.01.26.20:23:48 Info: MMU:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen//NIOS2_Design_MMU_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen" 0 0 "Shell" 0 -1 1548541428874 ""}
{ "Info" "" "" "2019.01.26.20:23:49 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'" {  } {  } 0 0 "2019.01.26.20:23:49 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'" 0 0 "Shell" 0 -1 1548541429688 ""}
{ "Info" "" "" "2019.01.26.20:23:49 Info: MMU: \"NIOS2_Design\" instantiated altera_avalon_onchip_memory2 \"MMU\"" {  } {  } 0 0 "2019.01.26.20:23:49 Info: MMU: \"NIOS2_Design\" instantiated altera_avalon_onchip_memory2 \"MMU\"" 0 0 "Shell" 0 -1 1548541429700 ""}
{ "Info" "" "" "2019.01.26.20:23:50 Info: NIOS2: \"NIOS2_Design\" instantiated altera_nios2_gen2 \"NIOS2\"" {  } {  } 0 0 "2019.01.26.20:23:50 Info: NIOS2: \"NIOS2_Design\" instantiated altera_nios2_gen2 \"NIOS2\"" 0 0 "Shell" 0 -1 1548541430360 ""}
{ "Info" "" "" "2019.01.26.20:23:50 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'" {  } {  } 0 0 "2019.01.26.20:23:50 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'" 0 0 "Shell" 0 -1 1548541430373 ""}
{ "Info" "  ]" "" "2019.01.26.20:23:50 Info: SDRAM:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen//NIOS2_Design_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen" {  } {  } 0 0 "2019.01.26.20:23:50 Info: SDRAM:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen//NIOS2_Design_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen" 0 0 "Shell" 0 -1 1548541430374 ""}
{ "Info" "" "" "2019.01.26.20:23:51 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'" {  } {  } 0 0 "2019.01.26.20:23:51 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'" 0 0 "Shell" 0 -1 1548541431806 ""}
{ "Info" "" "" "2019.01.26.20:23:51 Info: SDRAM: \"NIOS2_Design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.01.26.20:23:51 Info: SDRAM: \"NIOS2_Design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1548541431813 ""}
{ "Info" "" "" "2019.01.26.20:23:51 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'" {  } {  } 0 0 "2019.01.26.20:23:51 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'" 0 0 "Shell" 0 -1 1548541431823 ""}
{ "Info" "  ]" "" "2019.01.26.20:23:51 Info: timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen//NIOS2_Design_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen" {  } {  } 0 0 "2019.01.26.20:23:51 Info: timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen//NIOS2_Design_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen" 0 0 "Shell" 0 -1 1548541431827 ""}
{ "Info" "" "" "2019.01.26.20:23:52 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'" {  } {  } 0 0 "2019.01.26.20:23:52 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'" 0 0 "Shell" 0 -1 1548541432655 ""}
{ "Info" "" "" "2019.01.26.20:23:52 Info: timer_0: \"NIOS2_Design\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2019.01.26.20:23:52 Info: timer_0: \"NIOS2_Design\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1548541432661 ""}
{ "Info" "" "" "2019.01.26.20:23:52 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'" {  } {  } 0 0 "2019.01.26.20:23:52 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'" 0 0 "Shell" 0 -1 1548541432673 ""}
{ "Info" "  ]" "" "2019.01.26.20:23:52 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen//NIOS2_Design_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen" {  } {  } 0 0 "2019.01.26.20:23:52 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen//NIOS2_Design_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen" 0 0 "Shell" 0 -1 1548541432679 ""}
{ "Info" "" "" "2019.01.26.20:23:54 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'" {  } {  } 0 0 "2019.01.26.20:23:54 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'" 0 0 "Shell" 0 -1 1548541434208 ""}
{ "Info" "" "" "2019.01.26.20:23:54 Info: uart: \"NIOS2_Design\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 0 "2019.01.26.20:23:54 Info: uart: \"NIOS2_Design\" instantiated altera_avalon_uart \"uart\"" 0 0 "Shell" 0 -1 1548541434240 ""}
{ "Info" "" "" "2019.01.26.20:23:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:23:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541438198 ""}
{ "Info" "" "" "2019.01.26.20:23:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:23:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541438906 ""}
{ "Info" "" "" "2019.01.26.20:23:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:23:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541439364 ""}
{ "Info" "" "" "2019.01.26.20:23:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:23:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541439790 ""}
{ "Info" "" "" "2019.01.26.20:24:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:24:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541440301 ""}
{ "Info" "" "" "2019.01.26.20:24:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:24:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541440759 ""}
{ "Info" "" "" "2019.01.26.20:24:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:24:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541441131 ""}
{ "Info" "" "" "2019.01.26.20:24:06 Info: mm_interconnect_0: \"NIOS2_Design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.26.20:24:06 Info: mm_interconnect_0: \"NIOS2_Design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1548541446182 ""}
{ "Info" "" "" "2019.01.26.20:24:06 Info: irq_mapper: \"NIOS2_Design\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.26.20:24:06 Info: irq_mapper: \"NIOS2_Design\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1548541446307 ""}
{ "Info" "" "" "2019.01.26.20:24:06 Info: rst_controller: \"NIOS2_Design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.26.20:24:06 Info: rst_controller: \"NIOS2_Design\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1548541446373 ""}
{ "Info" "" "" "2019.01.26.20:24:06 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'" {  } {  } 0 0 "2019.01.26.20:24:06 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'" 0 0 "Shell" 0 -1 1548541446516 ""}
{ "Info" "  ]" "" "2019.01.26.20:24:06 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen//NIOS2_Design_NIOS2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen" {  } {  } 0 0 "2019.01.26.20:24:06 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen//NIOS2_Design_NIOS2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen" 0 0 "Shell" 0 -1 1548541446519 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*) Starting Nios II generation" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1548541573618 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1548541573620 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" 0 0 "Shell" 0 -1 1548541573622 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1548541573624 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1548541573626 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Plaintext license not found." {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1548541573628 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1548541573630 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" 0 0 "Shell" 0 -1 1548541573631 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1548541573632 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1548541573634 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1548541573635 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1548541573636 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1548541573637 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)     Testbench" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)     Testbench" 0 0 "Shell" 0 -1 1548541573639 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)     Instruction decoding" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1548541573640 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)       Instruction fields" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)       Instruction fields" 0 0 "Shell" 0 -1 1548541573641 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:16 (*)       Instruction decodes" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:16 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1548541573643 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:18 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:18 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1548541573644 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Instruction controls" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Instruction controls" 0 0 "Shell" 0 -1 1548541573645 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)     Pipeline frontend" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1548541573647 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Micro-ITLB" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Micro-ITLB" 0 0 "Shell" 0 -1 1548541573650 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:20 (*)     Pipeline backend" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:20 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1548541573652 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:23 (*)       Micro-DTLB" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:23 (*)       Micro-DTLB" 0 0 "Shell" 0 -1 1548541573653 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:24 (*)     TLB" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:24 (*)     TLB" 0 0 "Shell" 0 -1 1548541573655 ""}
{ "Info" "NIOS2_Design_NIOS2_cpu_nios2_waves.do'" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Creating '/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Creating '/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/" 0 0 "Shell" 0 -1 1548541573657 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1548541573658 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating encrypted RTL" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1548541573660 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1548541573662 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:26:13 (*) Done Nios II generation" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:26:13 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1548541573664 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'" 0 0 "Shell" 0 -1 1548541573666 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1548541573710 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\"" 0 0 "Shell" 0 -1 1548541573734 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1548541573751 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\"" 0 0 "Shell" 0 -1 1548541573760 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1548541573770 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1548541573778 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1548541573835 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1548541573884 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1548541573902 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1548541573921 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1548541573943 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: NIOS2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_data_master_limiter\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: NIOS2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_data_master_limiter\"" 0 0 "Shell" 0 -1 1548541573953 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.26.20:26:13 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" {  } {  } 0 0 "2019.01.26.20:26:13 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" 0 0 "Shell" 0 -1 1548541573959 ""}
{ "Info" "" "" "2019.01.26.20:26:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.26.20:26:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1548541573982 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1548541574005 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1548541574064 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1548541574141 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" {  } {  } 0 0 "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" 0 0 "Shell" 0 -1 1548541574145 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1548541574162 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1548541574182 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1548541574245 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" {  } {  } 0 0 "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" 0 0 "Shell" 0 -1 1548541574249 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1548541574325 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" {  } {  } 0 0 "2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules" 0 0 "Shell" 0 -1 1548541574331 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1548541574471 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.26.20:26:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1548541574523 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: NIOS2_Design: Done \"NIOS2_Design\" with 32 modules, 64 files" {  } {  } 0 0 "2019.01.26.20:26:14 Info: NIOS2_Design: Done \"NIOS2_Design\" with 32 modules, 64 files" 0 0 "Shell" 0 -1 1548541574526 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.26.20:26:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1548541574633 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.01.26.20:26:14 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1548541574634 ""}
{ "Info" "" "" "2019.01.26.20:26:14 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.01.26.20:26:14 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1548541574635 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.26.20:26:14 Info: sim-script-gen --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:14 Info: sim-script-gen --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541574636 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.26.20:26:14 Info: Doing: ip-make-simscript --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:14 Info: Doing: ip-make-simscript --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541574649 ""}
{ "Info" " directory:" "" "2019.01.26.20:26:30 Info: Generating the following file(s) for MODELSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: Generating the following file(s) for MODELSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590772 ""}
{ "Info" "msim_setup.tcl" "" "2019.01.26.20:26:30 Info:     mentor" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     mentor" 0 0 "Shell" 0 -1 1548541590775 ""}
{ "Info" " directory:" "" "2019.01.26.20:26:30 Info: Generating the following file(s) for VCS simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: Generating the following file(s) for VCS simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590799 ""}
{ "Info" "vcs_setup.sh" "" "2019.01.26.20:26:30 Info:     synopsys/vcs" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1548541590806 ""}
{ "Info" " directory:" "" "2019.01.26.20:26:30 Info: Generating the following file(s) for VCSMX simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: Generating the following file(s) for VCSMX simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590838 ""}
{ "Info" "synopsys_sim.setup" "" "2019.01.26.20:26:30 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1548541590840 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.01.26.20:26:30 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1548541590842 ""}
{ "Info" " directory:" "" "2019.01.26.20:26:30 Info: Generating the following file(s) for NCSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: Generating the following file(s) for NCSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590896 ""}
{ "Info" "cds.lib" "" "2019.01.26.20:26:30 Info:     cadence" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     cadence" 0 0 "Shell" 0 -1 1548541590898 ""}
{ "Info" "hdl.var" "" "2019.01.26.20:26:30 Info:     cadence" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     cadence" 0 0 "Shell" 0 -1 1548541590964 ""}
{ "Info" "ncsim_setup.sh" "" "2019.01.26.20:26:30 Info:     cadence" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     cadence" 0 0 "Shell" 0 -1 1548541590967 ""}
{ "Info" " directory" "" "2019.01.26.20:26:30 Info:     31 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     31 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1548541590969 ""}
{ "Info" " directory:" "" "2019.01.26.20:26:30 Info: Generating the following file(s) for RIVIERA simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: Generating the following file(s) for RIVIERA simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590992 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.01.26.20:26:30 Info:     aldec" {  } {  } 0 0 "2019.01.26.20:26:30 Info:     aldec" 0 0 "Shell" 0 -1 1548541590996 ""}
{ "Info" "." "" "2019.01.26.20:26:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" {  } {  } 0 0 "2019.01.26.20:26:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation" 0 0 "Shell" 0 -1 1548541590997 ""}
{ "Info" "" "" "2019.01.26.20:26:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.01.26.20:26:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1548541591000 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.01.26.20:26:31 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1548541591003 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1548541591004 ""}
{ "Info" "NIOS2_Design --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2019.01.26.20:26:31 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --block-symbol-file --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE" {  } {  } 0 0 "2019.01.26.20:26:31 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --block-symbol-file --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE" 0 0 "Shell" 0 -1 1548541591006 ""}
{ "Info" "NIOS2_Design.qsys" "" "2019.01.26.20:26:31 Info: Loading NIOS2_SOFT_CORE" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Loading NIOS2_SOFT_CORE" 0 0 "Shell" 0 -1 1548541591028 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Reading input file" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Reading input file" 0 0 "Shell" 0 -1 1548541591090 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding CLK_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding CLK_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1548541591098 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module CLK_50" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module CLK_50" 0 0 "Shell" 0 -1 1548541591101 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548541591103 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module JTAG" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1548541591105 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548541591107 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module MMU" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module MMU" 0 0 "Shell" 0 -1 1548541591109 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1548541591112 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module NIOS2" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module NIOS2" 0 0 "Shell" 0 -1 1548541591114 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548541591120 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548541591122 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548541591124 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1548541591126 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Adding uart \[altera_avalon_uart 18.1\]" 0 0 "Shell" 0 -1 1548541591128 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing module uart" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1548541591130 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Building connections" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Building connections" 0 0 "Shell" 0 -1 1548541591132 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548541591139 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Validating" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Validating" 0 0 "Shell" 0 -1 1548541591142 ""}
{ "Info" "" "" "2019.01.26.20:26:31 Info: Done reading input file" {  } {  } 0 0 "2019.01.26.20:26:31 Info: Done reading input file" 0 0 "Shell" 0 -1 1548541591917 ""}
{ "Info" "" "" "2019.01.26.20:26:33 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.26.20:26:33 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548541593618 ""}
{ "Info" "" "" "2019.01.26.20:26:33 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.26.20:26:33 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548541593623 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.26.20:26:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1548541595271 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1548541595271 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info:" {  } {  } 0 0 "2019.01.26.20:26:35 Info:" 0 0 "Shell" 0 -1 1548541595271 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1548541595273 ""}
{ "Info" "synthesis --family="Cyclone IV E" --part=EP4CE115F29C7" "" "2019.01.26.20:26:35 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --synthesis=VERILOG --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" {  } {  } 0 0 "2019.01.26.20:26:35 Info: qsys-generate /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design.qsys --synthesis=VERILOG --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design" 0 0 "Shell" 0 -1 1548541595274 ""}
{ "Info" "NIOS2_Design.qsys" "" "2019.01.26.20:26:35 Info: Loading NIOS2_SOFT_CORE" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Loading NIOS2_SOFT_CORE" 0 0 "Shell" 0 -1 1548541595285 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Reading input file" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Reading input file" 0 0 "Shell" 0 -1 1548541595321 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding CLK_50 \[clock_source 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding CLK_50 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1548541595347 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module CLK_50" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module CLK_50" 0 0 "Shell" 0 -1 1548541595349 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1548541595351 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module JTAG" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module JTAG" 0 0 "Shell" 0 -1 1548541595357 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding MMU \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1548541595360 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module MMU" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module MMU" 0 0 "Shell" 0 -1 1548541595363 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding NIOS2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1548541595365 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module NIOS2" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module NIOS2" 0 0 "Shell" 0 -1 1548541595368 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1548541595374 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1548541595375 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding timer_0 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1548541595378 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1548541595380 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Adding uart \[altera_avalon_uart 18.1\]" 0 0 "Shell" 0 -1 1548541595382 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing module uart" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing module uart" 0 0 "Shell" 0 -1 1548541595384 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Building connections" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Building connections" 0 0 "Shell" 0 -1 1548541595386 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1548541595392 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Validating" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Validating" 0 0 "Shell" 0 -1 1548541595396 ""}
{ "Info" "" "" "2019.01.26.20:26:35 Info: Done reading input file" {  } {  } 0 0 "2019.01.26.20:26:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1548541595926 ""}
{ "Info" "" "" "2019.01.26.20:26:36 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.26.20:26:36 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1548541596908 ""}
{ "Info" "" "" "2019.01.26.20:26:36 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.01.26.20:26:36 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1548541596911 ""}
{ "Info" "" "" "2019.01.26.20:26:37 Info: NIOS2_Design: Generating NIOS2_Design \"NIOS2_Design\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.01.26.20:26:37 Info: NIOS2_Design: Generating NIOS2_Design \"NIOS2_Design\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1548541597680 ""}
{ "Info" "" "" "2019.01.26.20:26:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'" {  } {  } 0 0 "2019.01.26.20:26:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'" 0 0 "Shell" 0 -1 1548541606631 ""}
{ "Info" "NIOS2_Design_JTAG_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:46 Info: JTAG:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/" {  } {  } 0 0 "2019.01.26.20:26:46 Info: JTAG:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/" 0 0 "Shell" 0 -1 1548541606634 ""}
{ "Info" "" "" "2019.01.26.20:26:47 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'" {  } {  } 0 0 "2019.01.26.20:26:47 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'" 0 0 "Shell" 0 -1 1548541607423 ""}
{ "Info" "" "" "2019.01.26.20:26:47 Info: JTAG: \"NIOS2_Design\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 0 "2019.01.26.20:26:47 Info: JTAG: \"NIOS2_Design\" instantiated altera_avalon_jtag_uart \"JTAG\"" 0 0 "Shell" 0 -1 1548541607427 ""}
{ "Info" "" "" "2019.01.26.20:26:47 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'" {  } {  } 0 0 "2019.01.26.20:26:47 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'" 0 0 "Shell" 0 -1 1548541607437 ""}
{ "Info" "NIOS2_Design_MMU_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:47 Info: MMU:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/" {  } {  } 0 0 "2019.01.26.20:26:47 Info: MMU:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/" 0 0 "Shell" 0 -1 1548541607438 ""}
{ "Info" "" "" "2019.01.26.20:26:47 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'" {  } {  } 0 0 "2019.01.26.20:26:47 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'" 0 0 "Shell" 0 -1 1548541607968 ""}
{ "Info" "" "" "2019.01.26.20:26:47 Info: MMU: \"NIOS2_Design\" instantiated altera_avalon_onchip_memory2 \"MMU\"" {  } {  } 0 0 "2019.01.26.20:26:47 Info: MMU: \"NIOS2_Design\" instantiated altera_avalon_onchip_memory2 \"MMU\"" 0 0 "Shell" 0 -1 1548541607975 ""}
{ "Info" "" "" "2019.01.26.20:26:48 Info: NIOS2: \"NIOS2_Design\" instantiated altera_nios2_gen2 \"NIOS2\"" {  } {  } 0 0 "2019.01.26.20:26:48 Info: NIOS2: \"NIOS2_Design\" instantiated altera_nios2_gen2 \"NIOS2\"" 0 0 "Shell" 0 -1 1548541608170 ""}
{ "Info" "" "" "2019.01.26.20:26:48 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'" {  } {  } 0 0 "2019.01.26.20:26:48 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'" 0 0 "Shell" 0 -1 1548541608178 ""}
{ "Info" "NIOS2_Design_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:48 Info: SDRAM:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/" {  } {  } 0 0 "2019.01.26.20:26:48 Info: SDRAM:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/" 0 0 "Shell" 0 -1 1548541608180 ""}
{ "Info" "" "" "2019.01.26.20:26:49 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'" {  } {  } 0 0 "2019.01.26.20:26:49 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'" 0 0 "Shell" 0 -1 1548541609446 ""}
{ "Info" "" "" "2019.01.26.20:26:49 Info: SDRAM: \"NIOS2_Design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.01.26.20:26:49 Info: SDRAM: \"NIOS2_Design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1548541609450 ""}
{ "Info" "" "" "2019.01.26.20:26:49 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'" {  } {  } 0 0 "2019.01.26.20:26:49 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'" 0 0 "Shell" 0 -1 1548541609456 ""}
{ "Info" "NIOS2_Design_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:49 Info: timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/" {  } {  } 0 0 "2019.01.26.20:26:49 Info: timer_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/" 0 0 "Shell" 0 -1 1548541609457 ""}
{ "Info" "" "" "2019.01.26.20:26:50 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'" {  } {  } 0 0 "2019.01.26.20:26:50 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'" 0 0 "Shell" 0 -1 1548541610109 ""}
{ "Info" "" "" "2019.01.26.20:26:50 Info: timer_0: \"NIOS2_Design\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2019.01.26.20:26:50 Info: timer_0: \"NIOS2_Design\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1548541610112 ""}
{ "Info" "" "" "2019.01.26.20:26:50 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'" {  } {  } 0 0 "2019.01.26.20:26:50 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'" 0 0 "Shell" 0 -1 1548541610119 ""}
{ "Info" "NIOS2_Design_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:50 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/" {  } {  } 0 0 "2019.01.26.20:26:50 Info: uart:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/" 0 0 "Shell" 0 -1 1548541610121 ""}
{ "Info" "" "" "2019.01.26.20:26:51 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'" {  } {  } 0 0 "2019.01.26.20:26:51 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'" 0 0 "Shell" 0 -1 1548541611318 ""}
{ "Info" "" "" "2019.01.26.20:26:51 Info: uart: \"NIOS2_Design\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 0 "2019.01.26.20:26:51 Info: uart: \"NIOS2_Design\" instantiated altera_avalon_uart \"uart\"" 0 0 "Shell" 0 -1 1548541611330 ""}
{ "Info" "" "" "2019.01.26.20:26:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541613630 ""}
{ "Info" "" "" "2019.01.26.20:26:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541613834 ""}
{ "Info" "" "" "2019.01.26.20:26:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541614030 ""}
{ "Info" "" "" "2019.01.26.20:26:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541614234 ""}
{ "Info" "" "" "2019.01.26.20:26:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541614421 ""}
{ "Info" "" "" "2019.01.26.20:26:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541614623 ""}
{ "Info" "" "" "2019.01.26.20:26:54 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.26.20:26:54 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1548541614839 ""}
{ "Info" "" "" "2019.01.26.20:26:56 Info: mm_interconnect_0: \"NIOS2_Design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.26.20:26:56 Info: mm_interconnect_0: \"NIOS2_Design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1548541616820 ""}
{ "Info" "" "" "2019.01.26.20:26:56 Info: irq_mapper: \"NIOS2_Design\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.26.20:26:56 Info: irq_mapper: \"NIOS2_Design\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1548541616833 ""}
{ "Info" "" "" "2019.01.26.20:26:56 Info: rst_controller: \"NIOS2_Design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.26.20:26:56 Info: rst_controller: \"NIOS2_Design\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1548541616845 ""}
{ "Info" "" "" "2019.01.26.20:26:56 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'" {  } {  } 0 0 "2019.01.26.20:26:56 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'" 0 0 "Shell" 0 -1 1548541616879 ""}
{ "Info" "NIOS2_Design_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2019.01.26.20:26:56 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/" {  } {  } 0 0 "2019.01.26.20:26:56 Info: cpu:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/" 0 0 "Shell" 0 -1 1548541616881 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*) Starting Nios II generation" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1548541648214 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1548541648215 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" 0 0 "Shell" 0 -1 1548541648216 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1548541648217 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1548541648219 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Plaintext license not found." {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1548541648220 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1548541648221 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" 0 0 "Shell" 0 -1 1548541648222 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1548541648222 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1548541648224 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1548541648224 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1548541648226 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1548541648226 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)     Testbench" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)     Testbench" 0 0 "Shell" 0 -1 1548541648227 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)     Instruction decoding" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1548541648228 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction fields" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction fields" 0 0 "Shell" 0 -1 1548541648229 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction decodes" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1548541648230 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1548541648231 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Instruction controls" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Instruction controls" 0 0 "Shell" 0 -1 1548541648232 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline frontend" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1548541648232 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)       Micro-ITLB" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)       Micro-ITLB" 0 0 "Shell" 0 -1 1548541648233 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline backend" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1548541648234 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:09 (*)       Micro-DTLB" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:09 (*)       Micro-DTLB" 0 0 "Shell" 0 -1 1548541648235 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:10 (*)     TLB" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:10 (*)     TLB" 0 0 "Shell" 0 -1 1548541648236 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:17 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:17 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1548541648250 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:24 (*)   Creating encrypted RTL" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:24 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1548541648251 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:28 (*) Done Nios II generation" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:28 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1548541648252 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'" 0 0 "Shell" 0 -1 1548541648253 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1548541648274 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\"" 0 0 "Shell" 0 -1 1548541648288 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1548541648292 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\"" 0 0 "Shell" 0 -1 1548541648298 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1548541648303 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1548541648308 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1548541648331 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1548541648352 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1548541648372 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1548541648394 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1548541648416 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: NIOS2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_data_master_limiter\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: NIOS2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS2_data_master_limiter\"" 0 0 "Shell" 0 -1 1548541648422 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" {  } {  } 0 0 "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" 0 0 "Shell" 0 -1 1548541648426 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1548541648442 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1548541648458 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1548541648523 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1548541648585 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" {  } {  } 0 0 "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" 0 0 "Shell" 0 -1 1548541648588 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1548541648601 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1548541648620 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1548541648671 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" {  } {  } 0 0 "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" 0 0 "Shell" 0 -1 1548541648673 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1548541648743 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" {  } {  } 0 0 "2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules" 0 0 "Shell" 0 -1 1548541648746 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1548541648898 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.26.20:27:28 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1548541648911 ""}
{ "Info" "" "" "2019.01.26.20:27:28 Info: NIOS2_Design: Done \"NIOS2_Design\" with 32 modules, 52 files" {  } {  } 0 0 "2019.01.26.20:27:28 Info: NIOS2_Design: Done \"NIOS2_Design\" with 32 modules, 52 files" 0 0 "Shell" 0 -1 1548541648913 ""}
{ "Info" "" "" "2019.01.26.20:27:30 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.26.20:27:30 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1548541650058 ""}
{ "Info" "" "" "2019.01.26.20:27:30 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.26.20:27:30 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1548541650059 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys NIOS2_Design.qsys " "Completed upgrading IP component Qsys with file \"NIOS2_Design.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1548541651568 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1548541653045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1255 " "Peak virtual memory: 1255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548541653046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 26 20:27:33 2019 " "Processing ended: Sat Jan 26 20:27:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548541653046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:21 " "Elapsed time: 00:06:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548541653046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:00 " "Total CPU time (on all processors): 00:10:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548541653046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1548541653046 ""}
