// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module JetTaggerNN_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config27_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        p_read70,
        p_read71,
        p_read72,
        p_read73,
        p_read74,
        p_read75,
        p_read76,
        p_read77,
        p_read78,
        p_read79,
        p_read80,
        p_read81,
        p_read82,
        p_read83,
        p_read84,
        p_read85,
        p_read86,
        p_read87,
        p_read88,
        p_read89,
        p_read90,
        p_read91,
        p_read92,
        p_read93,
        p_read94,
        p_read95,
        p_read96,
        p_read97,
        p_read98,
        p_read99,
        p_read100,
        p_read101,
        p_read102,
        p_read103,
        p_read104,
        p_read105,
        p_read106,
        p_read107,
        p_read108,
        p_read109,
        p_read110,
        p_read111,
        p_read112,
        p_read113,
        p_read114,
        p_read115,
        p_read116,
        p_read117,
        p_read118,
        p_read119,
        p_read120,
        p_read121,
        p_read122,
        p_read123,
        p_read124,
        p_read125,
        p_read126,
        p_read127,
        p_read128,
        p_read129,
        p_read130,
        p_read131,
        p_read132,
        p_read133,
        p_read134,
        p_read135,
        p_read136,
        p_read137,
        p_read138,
        p_read139,
        p_read140,
        p_read141,
        p_read142,
        p_read143,
        p_read144,
        p_read145,
        p_read146,
        p_read147,
        p_read148,
        p_read149,
        p_read150,
        p_read151,
        p_read152,
        p_read153,
        p_read154,
        p_read155,
        p_read156,
        p_read157,
        p_read158,
        p_read159,
        p_read160,
        p_read161,
        p_read162,
        p_read163,
        p_read164,
        p_read165,
        p_read166,
        p_read167,
        p_read168,
        p_read169,
        p_read170,
        p_read171,
        p_read172,
        p_read173,
        p_read174,
        p_read175,
        p_read176,
        p_read177,
        p_read178,
        p_read179,
        p_read180,
        p_read181,
        p_read182,
        p_read183,
        p_read184,
        p_read185,
        p_read186,
        p_read187,
        p_read188,
        p_read189,
        p_read190,
        p_read191,
        p_read192,
        p_read193,
        p_read194,
        p_read195,
        p_read196,
        p_read197,
        p_read198,
        p_read199,
        p_read200,
        p_read201,
        p_read202,
        p_read203,
        p_read204,
        p_read205,
        p_read206,
        p_read207,
        p_read208,
        p_read209,
        p_read210,
        p_read211,
        p_read212,
        p_read213,
        p_read214,
        p_read215,
        p_read216,
        p_read217,
        p_read218,
        p_read219,
        p_read220,
        p_read221,
        p_read222,
        p_read223,
        p_read224,
        p_read225,
        p_read226,
        p_read227,
        p_read228,
        p_read229,
        p_read230,
        p_read231,
        p_read232,
        p_read233,
        p_read234,
        p_read235,
        p_read236,
        p_read237,
        p_read238,
        p_read239,
        p_read240,
        p_read241,
        p_read242,
        p_read243,
        p_read244,
        p_read245,
        p_read246,
        p_read247,
        p_read248,
        p_read249,
        p_read250,
        p_read251,
        p_read252,
        p_read253,
        p_read254,
        p_read255,
        p_read256,
        p_read257,
        p_read258,
        p_read259,
        p_read260,
        p_read261,
        p_read262,
        p_read263,
        p_read264,
        p_read265,
        p_read266,
        p_read267,
        p_read268,
        p_read269,
        p_read270,
        p_read271,
        p_read272,
        p_read273,
        p_read274,
        p_read275,
        p_read276,
        p_read277,
        p_read278,
        p_read279,
        p_read280,
        p_read281,
        p_read282,
        p_read283,
        p_read284,
        p_read285,
        p_read286,
        p_read287,
        p_read288,
        p_read289,
        p_read290,
        p_read291,
        p_read292,
        p_read293,
        p_read294,
        p_read295,
        p_read296,
        p_read297,
        p_read298,
        p_read299,
        p_read300,
        p_read301,
        p_read302,
        p_read303,
        p_read304,
        p_read305,
        p_read306,
        p_read307,
        p_read308,
        p_read309,
        p_read310,
        p_read311,
        p_read312,
        p_read313,
        p_read314,
        p_read315,
        p_read316,
        p_read317,
        p_read318,
        p_read319,
        p_read320,
        p_read321,
        p_read322,
        p_read323,
        p_read324,
        p_read325,
        p_read326,
        p_read327,
        p_read328,
        p_read329,
        p_read330,
        p_read331,
        p_read332,
        p_read333,
        p_read334,
        p_read335,
        p_read336,
        p_read337,
        p_read338,
        p_read339,
        p_read340,
        p_read341,
        p_read342,
        p_read343,
        p_read344,
        p_read345,
        p_read346,
        p_read347,
        p_read348,
        p_read349,
        p_read350,
        p_read351,
        p_read352,
        p_read353,
        p_read354,
        p_read355,
        p_read356,
        p_read357,
        p_read358,
        p_read359,
        p_read360,
        p_read361,
        p_read362,
        p_read363,
        p_read364,
        p_read365,
        p_read366,
        p_read367,
        p_read368,
        p_read369,
        p_read370,
        p_read371,
        p_read372,
        p_read373,
        p_read374,
        p_read375,
        p_read376,
        p_read377,
        p_read378,
        p_read379,
        p_read380,
        p_read381,
        p_read382,
        p_read383,
        p_read384,
        p_read385,
        p_read386,
        p_read387,
        p_read388,
        p_read389,
        p_read390,
        p_read391,
        p_read392,
        p_read393,
        p_read394,
        p_read395,
        p_read396,
        p_read397,
        p_read398,
        p_read399,
        p_read400,
        p_read401,
        p_read402,
        p_read403,
        p_read404,
        p_read405,
        p_read406,
        p_read407,
        p_read408,
        p_read409,
        p_read410,
        p_read411,
        p_read412,
        p_read413,
        p_read414,
        p_read415,
        p_read416,
        p_read417,
        p_read418,
        p_read419,
        p_read420,
        p_read421,
        p_read422,
        p_read423,
        p_read424,
        p_read425,
        p_read426,
        p_read427,
        p_read428,
        p_read429,
        p_read430,
        p_read431,
        p_read432,
        p_read433,
        p_read434,
        p_read435,
        p_read436,
        p_read437,
        p_read438,
        p_read439,
        p_read440,
        p_read441,
        p_read442,
        p_read443,
        p_read444,
        p_read445,
        p_read446,
        p_read447,
        p_read448,
        p_read449,
        p_read450,
        p_read451,
        p_read452,
        p_read453,
        p_read454,
        p_read455,
        p_read456,
        p_read457,
        p_read458,
        p_read459,
        p_read460,
        p_read461,
        p_read462,
        p_read463,
        p_read464,
        p_read465,
        p_read466,
        p_read467,
        p_read468,
        p_read469,
        p_read470,
        p_read471,
        p_read472,
        p_read473,
        p_read474,
        p_read475,
        p_read476,
        p_read477,
        p_read478,
        p_read479,
        p_read480,
        p_read481,
        p_read482,
        p_read483,
        p_read484,
        p_read485,
        p_read486,
        p_read487,
        p_read488,
        p_read489,
        p_read490,
        p_read491,
        p_read492,
        p_read493,
        p_read494,
        p_read495,
        p_read496,
        p_read497,
        p_read498,
        p_read499,
        p_read500,
        p_read501,
        p_read502,
        p_read503,
        p_read504,
        p_read505,
        p_read506,
        p_read507,
        p_read508,
        p_read509,
        p_read510,
        p_read511,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_return_64,
        ap_return_65,
        ap_return_66,
        ap_return_67,
        ap_return_68,
        ap_return_69,
        ap_return_70,
        ap_return_71,
        ap_return_72,
        ap_return_73,
        ap_return_74,
        ap_return_75,
        ap_return_76,
        ap_return_77,
        ap_return_78,
        ap_return_79,
        ap_return_80,
        ap_return_81,
        ap_return_82,
        ap_return_83,
        ap_return_84,
        ap_return_85,
        ap_return_86,
        ap_return_87,
        ap_return_88,
        ap_return_89,
        ap_return_90,
        ap_return_91,
        ap_return_92,
        ap_return_93,
        ap_return_94,
        ap_return_95,
        ap_return_96,
        ap_return_97,
        ap_return_98,
        ap_return_99,
        ap_return_100,
        ap_return_101,
        ap_return_102,
        ap_return_103,
        ap_return_104,
        ap_return_105,
        ap_return_106,
        ap_return_107,
        ap_return_108,
        ap_return_109,
        ap_return_110,
        ap_return_111,
        ap_return_112,
        ap_return_113,
        ap_return_114,
        ap_return_115,
        ap_return_116,
        ap_return_117,
        ap_return_118,
        ap_return_119,
        ap_return_120,
        ap_return_121,
        ap_return_122,
        ap_return_123,
        ap_return_124,
        ap_return_125,
        ap_return_126,
        ap_return_127,
        ap_return_128,
        ap_return_129,
        ap_return_130,
        ap_return_131,
        ap_return_132,
        ap_return_133,
        ap_return_134,
        ap_return_135,
        ap_return_136,
        ap_return_137,
        ap_return_138,
        ap_return_139,
        ap_return_140,
        ap_return_141,
        ap_return_142,
        ap_return_143,
        ap_return_144,
        ap_return_145,
        ap_return_146,
        ap_return_147,
        ap_return_148,
        ap_return_149,
        ap_return_150,
        ap_return_151,
        ap_return_152,
        ap_return_153,
        ap_return_154,
        ap_return_155,
        ap_return_156,
        ap_return_157,
        ap_return_158,
        ap_return_159,
        ap_return_160,
        ap_return_161,
        ap_return_162,
        ap_return_163,
        ap_return_164,
        ap_return_165,
        ap_return_166,
        ap_return_167,
        ap_return_168,
        ap_return_169,
        ap_return_170,
        ap_return_171,
        ap_return_172,
        ap_return_173,
        ap_return_174,
        ap_return_175,
        ap_return_176,
        ap_return_177,
        ap_return_178,
        ap_return_179,
        ap_return_180,
        ap_return_181,
        ap_return_182,
        ap_return_183,
        ap_return_184,
        ap_return_185,
        ap_return_186,
        ap_return_187,
        ap_return_188,
        ap_return_189,
        ap_return_190,
        ap_return_191,
        ap_return_192,
        ap_return_193,
        ap_return_194,
        ap_return_195,
        ap_return_196,
        ap_return_197,
        ap_return_198,
        ap_return_199,
        ap_return_200,
        ap_return_201,
        ap_return_202,
        ap_return_203,
        ap_return_204,
        ap_return_205,
        ap_return_206,
        ap_return_207,
        ap_return_208,
        ap_return_209,
        ap_return_210,
        ap_return_211,
        ap_return_212,
        ap_return_213,
        ap_return_214,
        ap_return_215,
        ap_return_216,
        ap_return_217,
        ap_return_218,
        ap_return_219,
        ap_return_220,
        ap_return_221,
        ap_return_222,
        ap_return_223,
        ap_return_224,
        ap_return_225,
        ap_return_226,
        ap_return_227,
        ap_return_228,
        ap_return_229,
        ap_return_230,
        ap_return_231,
        ap_return_232,
        ap_return_233,
        ap_return_234,
        ap_return_235,
        ap_return_236,
        ap_return_237,
        ap_return_238,
        ap_return_239,
        ap_return_240,
        ap_return_241,
        ap_return_242,
        ap_return_243,
        ap_return_244,
        ap_return_245,
        ap_return_246,
        ap_return_247,
        ap_return_248,
        ap_return_249,
        ap_return_250,
        ap_return_251,
        ap_return_252,
        ap_return_253,
        ap_return_254,
        ap_return_255,
        ap_return_256,
        ap_return_257,
        ap_return_258,
        ap_return_259,
        ap_return_260,
        ap_return_261,
        ap_return_262,
        ap_return_263,
        ap_return_264,
        ap_return_265,
        ap_return_266,
        ap_return_267,
        ap_return_268,
        ap_return_269,
        ap_return_270,
        ap_return_271,
        ap_return_272,
        ap_return_273,
        ap_return_274,
        ap_return_275,
        ap_return_276,
        ap_return_277,
        ap_return_278,
        ap_return_279,
        ap_return_280,
        ap_return_281,
        ap_return_282,
        ap_return_283,
        ap_return_284,
        ap_return_285,
        ap_return_286,
        ap_return_287,
        ap_return_288,
        ap_return_289,
        ap_return_290,
        ap_return_291,
        ap_return_292,
        ap_return_293,
        ap_return_294,
        ap_return_295,
        ap_return_296,
        ap_return_297,
        ap_return_298,
        ap_return_299,
        ap_return_300,
        ap_return_301,
        ap_return_302,
        ap_return_303,
        ap_return_304,
        ap_return_305,
        ap_return_306,
        ap_return_307,
        ap_return_308,
        ap_return_309,
        ap_return_310,
        ap_return_311,
        ap_return_312,
        ap_return_313,
        ap_return_314,
        ap_return_315,
        ap_return_316,
        ap_return_317,
        ap_return_318,
        ap_return_319,
        ap_return_320,
        ap_return_321,
        ap_return_322,
        ap_return_323,
        ap_return_324,
        ap_return_325,
        ap_return_326,
        ap_return_327,
        ap_return_328,
        ap_return_329,
        ap_return_330,
        ap_return_331,
        ap_return_332,
        ap_return_333,
        ap_return_334,
        ap_return_335,
        ap_return_336,
        ap_return_337,
        ap_return_338,
        ap_return_339,
        ap_return_340,
        ap_return_341,
        ap_return_342,
        ap_return_343,
        ap_return_344,
        ap_return_345,
        ap_return_346,
        ap_return_347,
        ap_return_348,
        ap_return_349,
        ap_return_350,
        ap_return_351,
        ap_return_352,
        ap_return_353,
        ap_return_354,
        ap_return_355,
        ap_return_356,
        ap_return_357,
        ap_return_358,
        ap_return_359,
        ap_return_360,
        ap_return_361,
        ap_return_362,
        ap_return_363,
        ap_return_364,
        ap_return_365,
        ap_return_366,
        ap_return_367,
        ap_return_368,
        ap_return_369,
        ap_return_370,
        ap_return_371,
        ap_return_372,
        ap_return_373,
        ap_return_374,
        ap_return_375,
        ap_return_376,
        ap_return_377,
        ap_return_378,
        ap_return_379,
        ap_return_380,
        ap_return_381,
        ap_return_382,
        ap_return_383,
        ap_return_384,
        ap_return_385,
        ap_return_386,
        ap_return_387,
        ap_return_388,
        ap_return_389,
        ap_return_390,
        ap_return_391,
        ap_return_392,
        ap_return_393,
        ap_return_394,
        ap_return_395,
        ap_return_396,
        ap_return_397,
        ap_return_398,
        ap_return_399,
        ap_return_400,
        ap_return_401,
        ap_return_402,
        ap_return_403,
        ap_return_404,
        ap_return_405,
        ap_return_406,
        ap_return_407,
        ap_return_408,
        ap_return_409,
        ap_return_410,
        ap_return_411,
        ap_return_412,
        ap_return_413,
        ap_return_414,
        ap_return_415
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [8:0] p_read;
input  [8:0] p_read1;
input  [8:0] p_read2;
input  [8:0] p_read3;
input  [8:0] p_read4;
input  [8:0] p_read5;
input  [8:0] p_read6;
input  [8:0] p_read7;
input  [8:0] p_read8;
input  [8:0] p_read9;
input  [8:0] p_read10;
input  [8:0] p_read11;
input  [8:0] p_read12;
input  [8:0] p_read13;
input  [8:0] p_read14;
input  [8:0] p_read15;
input  [8:0] p_read16;
input  [8:0] p_read17;
input  [8:0] p_read18;
input  [8:0] p_read19;
input  [8:0] p_read20;
input  [8:0] p_read21;
input  [8:0] p_read22;
input  [8:0] p_read23;
input  [8:0] p_read24;
input  [8:0] p_read25;
input  [8:0] p_read26;
input  [8:0] p_read27;
input  [8:0] p_read28;
input  [8:0] p_read29;
input  [8:0] p_read30;
input  [8:0] p_read31;
input  [8:0] p_read32;
input  [8:0] p_read33;
input  [8:0] p_read34;
input  [8:0] p_read35;
input  [8:0] p_read36;
input  [8:0] p_read37;
input  [8:0] p_read38;
input  [8:0] p_read39;
input  [8:0] p_read40;
input  [8:0] p_read41;
input  [8:0] p_read42;
input  [8:0] p_read43;
input  [8:0] p_read44;
input  [8:0] p_read45;
input  [8:0] p_read46;
input  [8:0] p_read47;
input  [8:0] p_read48;
input  [8:0] p_read49;
input  [8:0] p_read50;
input  [8:0] p_read51;
input  [8:0] p_read52;
input  [8:0] p_read53;
input  [8:0] p_read54;
input  [8:0] p_read55;
input  [8:0] p_read56;
input  [8:0] p_read57;
input  [8:0] p_read58;
input  [8:0] p_read59;
input  [8:0] p_read60;
input  [8:0] p_read61;
input  [8:0] p_read62;
input  [8:0] p_read63;
input  [8:0] p_read64;
input  [8:0] p_read65;
input  [8:0] p_read66;
input  [8:0] p_read67;
input  [8:0] p_read68;
input  [8:0] p_read69;
input  [8:0] p_read70;
input  [8:0] p_read71;
input  [8:0] p_read72;
input  [8:0] p_read73;
input  [8:0] p_read74;
input  [8:0] p_read75;
input  [8:0] p_read76;
input  [8:0] p_read77;
input  [8:0] p_read78;
input  [8:0] p_read79;
input  [8:0] p_read80;
input  [8:0] p_read81;
input  [8:0] p_read82;
input  [8:0] p_read83;
input  [8:0] p_read84;
input  [8:0] p_read85;
input  [8:0] p_read86;
input  [8:0] p_read87;
input  [8:0] p_read88;
input  [8:0] p_read89;
input  [8:0] p_read90;
input  [8:0] p_read91;
input  [8:0] p_read92;
input  [8:0] p_read93;
input  [8:0] p_read94;
input  [8:0] p_read95;
input  [8:0] p_read96;
input  [8:0] p_read97;
input  [8:0] p_read98;
input  [8:0] p_read99;
input  [8:0] p_read100;
input  [8:0] p_read101;
input  [8:0] p_read102;
input  [8:0] p_read103;
input  [8:0] p_read104;
input  [8:0] p_read105;
input  [8:0] p_read106;
input  [8:0] p_read107;
input  [8:0] p_read108;
input  [8:0] p_read109;
input  [8:0] p_read110;
input  [8:0] p_read111;
input  [8:0] p_read112;
input  [8:0] p_read113;
input  [8:0] p_read114;
input  [8:0] p_read115;
input  [8:0] p_read116;
input  [8:0] p_read117;
input  [8:0] p_read118;
input  [8:0] p_read119;
input  [8:0] p_read120;
input  [8:0] p_read121;
input  [8:0] p_read122;
input  [8:0] p_read123;
input  [8:0] p_read124;
input  [8:0] p_read125;
input  [8:0] p_read126;
input  [8:0] p_read127;
input  [8:0] p_read128;
input  [8:0] p_read129;
input  [8:0] p_read130;
input  [8:0] p_read131;
input  [8:0] p_read132;
input  [8:0] p_read133;
input  [8:0] p_read134;
input  [8:0] p_read135;
input  [8:0] p_read136;
input  [8:0] p_read137;
input  [8:0] p_read138;
input  [8:0] p_read139;
input  [8:0] p_read140;
input  [8:0] p_read141;
input  [8:0] p_read142;
input  [8:0] p_read143;
input  [8:0] p_read144;
input  [8:0] p_read145;
input  [8:0] p_read146;
input  [8:0] p_read147;
input  [8:0] p_read148;
input  [8:0] p_read149;
input  [8:0] p_read150;
input  [8:0] p_read151;
input  [8:0] p_read152;
input  [8:0] p_read153;
input  [8:0] p_read154;
input  [8:0] p_read155;
input  [8:0] p_read156;
input  [8:0] p_read157;
input  [8:0] p_read158;
input  [8:0] p_read159;
input  [8:0] p_read160;
input  [8:0] p_read161;
input  [8:0] p_read162;
input  [8:0] p_read163;
input  [8:0] p_read164;
input  [8:0] p_read165;
input  [8:0] p_read166;
input  [8:0] p_read167;
input  [8:0] p_read168;
input  [8:0] p_read169;
input  [8:0] p_read170;
input  [8:0] p_read171;
input  [8:0] p_read172;
input  [8:0] p_read173;
input  [8:0] p_read174;
input  [8:0] p_read175;
input  [8:0] p_read176;
input  [8:0] p_read177;
input  [8:0] p_read178;
input  [8:0] p_read179;
input  [8:0] p_read180;
input  [8:0] p_read181;
input  [8:0] p_read182;
input  [8:0] p_read183;
input  [8:0] p_read184;
input  [8:0] p_read185;
input  [8:0] p_read186;
input  [8:0] p_read187;
input  [8:0] p_read188;
input  [8:0] p_read189;
input  [8:0] p_read190;
input  [8:0] p_read191;
input  [8:0] p_read192;
input  [8:0] p_read193;
input  [8:0] p_read194;
input  [8:0] p_read195;
input  [8:0] p_read196;
input  [8:0] p_read197;
input  [8:0] p_read198;
input  [8:0] p_read199;
input  [8:0] p_read200;
input  [8:0] p_read201;
input  [8:0] p_read202;
input  [8:0] p_read203;
input  [8:0] p_read204;
input  [8:0] p_read205;
input  [8:0] p_read206;
input  [8:0] p_read207;
input  [8:0] p_read208;
input  [8:0] p_read209;
input  [8:0] p_read210;
input  [8:0] p_read211;
input  [8:0] p_read212;
input  [8:0] p_read213;
input  [8:0] p_read214;
input  [8:0] p_read215;
input  [8:0] p_read216;
input  [8:0] p_read217;
input  [8:0] p_read218;
input  [8:0] p_read219;
input  [8:0] p_read220;
input  [8:0] p_read221;
input  [8:0] p_read222;
input  [8:0] p_read223;
input  [8:0] p_read224;
input  [8:0] p_read225;
input  [8:0] p_read226;
input  [8:0] p_read227;
input  [8:0] p_read228;
input  [8:0] p_read229;
input  [8:0] p_read230;
input  [8:0] p_read231;
input  [8:0] p_read232;
input  [8:0] p_read233;
input  [8:0] p_read234;
input  [8:0] p_read235;
input  [8:0] p_read236;
input  [8:0] p_read237;
input  [8:0] p_read238;
input  [8:0] p_read239;
input  [8:0] p_read240;
input  [8:0] p_read241;
input  [8:0] p_read242;
input  [8:0] p_read243;
input  [8:0] p_read244;
input  [8:0] p_read245;
input  [8:0] p_read246;
input  [8:0] p_read247;
input  [8:0] p_read248;
input  [8:0] p_read249;
input  [8:0] p_read250;
input  [8:0] p_read251;
input  [8:0] p_read252;
input  [8:0] p_read253;
input  [8:0] p_read254;
input  [8:0] p_read255;
input  [8:0] p_read256;
input  [8:0] p_read257;
input  [8:0] p_read258;
input  [8:0] p_read259;
input  [8:0] p_read260;
input  [8:0] p_read261;
input  [8:0] p_read262;
input  [8:0] p_read263;
input  [8:0] p_read264;
input  [8:0] p_read265;
input  [8:0] p_read266;
input  [8:0] p_read267;
input  [8:0] p_read268;
input  [8:0] p_read269;
input  [8:0] p_read270;
input  [8:0] p_read271;
input  [8:0] p_read272;
input  [8:0] p_read273;
input  [8:0] p_read274;
input  [8:0] p_read275;
input  [8:0] p_read276;
input  [8:0] p_read277;
input  [8:0] p_read278;
input  [8:0] p_read279;
input  [8:0] p_read280;
input  [8:0] p_read281;
input  [8:0] p_read282;
input  [8:0] p_read283;
input  [8:0] p_read284;
input  [8:0] p_read285;
input  [8:0] p_read286;
input  [8:0] p_read287;
input  [8:0] p_read288;
input  [8:0] p_read289;
input  [8:0] p_read290;
input  [8:0] p_read291;
input  [8:0] p_read292;
input  [8:0] p_read293;
input  [8:0] p_read294;
input  [8:0] p_read295;
input  [8:0] p_read296;
input  [8:0] p_read297;
input  [8:0] p_read298;
input  [8:0] p_read299;
input  [8:0] p_read300;
input  [8:0] p_read301;
input  [8:0] p_read302;
input  [8:0] p_read303;
input  [8:0] p_read304;
input  [8:0] p_read305;
input  [8:0] p_read306;
input  [8:0] p_read307;
input  [8:0] p_read308;
input  [8:0] p_read309;
input  [8:0] p_read310;
input  [8:0] p_read311;
input  [8:0] p_read312;
input  [8:0] p_read313;
input  [8:0] p_read314;
input  [8:0] p_read315;
input  [8:0] p_read316;
input  [8:0] p_read317;
input  [8:0] p_read318;
input  [8:0] p_read319;
input  [8:0] p_read320;
input  [8:0] p_read321;
input  [8:0] p_read322;
input  [8:0] p_read323;
input  [8:0] p_read324;
input  [8:0] p_read325;
input  [8:0] p_read326;
input  [8:0] p_read327;
input  [8:0] p_read328;
input  [8:0] p_read329;
input  [8:0] p_read330;
input  [8:0] p_read331;
input  [8:0] p_read332;
input  [8:0] p_read333;
input  [8:0] p_read334;
input  [8:0] p_read335;
input  [8:0] p_read336;
input  [8:0] p_read337;
input  [8:0] p_read338;
input  [8:0] p_read339;
input  [8:0] p_read340;
input  [8:0] p_read341;
input  [8:0] p_read342;
input  [8:0] p_read343;
input  [8:0] p_read344;
input  [8:0] p_read345;
input  [8:0] p_read346;
input  [8:0] p_read347;
input  [8:0] p_read348;
input  [8:0] p_read349;
input  [8:0] p_read350;
input  [8:0] p_read351;
input  [8:0] p_read352;
input  [8:0] p_read353;
input  [8:0] p_read354;
input  [8:0] p_read355;
input  [8:0] p_read356;
input  [8:0] p_read357;
input  [8:0] p_read358;
input  [8:0] p_read359;
input  [8:0] p_read360;
input  [8:0] p_read361;
input  [8:0] p_read362;
input  [8:0] p_read363;
input  [8:0] p_read364;
input  [8:0] p_read365;
input  [8:0] p_read366;
input  [8:0] p_read367;
input  [8:0] p_read368;
input  [8:0] p_read369;
input  [8:0] p_read370;
input  [8:0] p_read371;
input  [8:0] p_read372;
input  [8:0] p_read373;
input  [8:0] p_read374;
input  [8:0] p_read375;
input  [8:0] p_read376;
input  [8:0] p_read377;
input  [8:0] p_read378;
input  [8:0] p_read379;
input  [8:0] p_read380;
input  [8:0] p_read381;
input  [8:0] p_read382;
input  [8:0] p_read383;
input  [8:0] p_read384;
input  [8:0] p_read385;
input  [8:0] p_read386;
input  [8:0] p_read387;
input  [8:0] p_read388;
input  [8:0] p_read389;
input  [8:0] p_read390;
input  [8:0] p_read391;
input  [8:0] p_read392;
input  [8:0] p_read393;
input  [8:0] p_read394;
input  [8:0] p_read395;
input  [8:0] p_read396;
input  [8:0] p_read397;
input  [8:0] p_read398;
input  [8:0] p_read399;
input  [8:0] p_read400;
input  [8:0] p_read401;
input  [8:0] p_read402;
input  [8:0] p_read403;
input  [8:0] p_read404;
input  [8:0] p_read405;
input  [8:0] p_read406;
input  [8:0] p_read407;
input  [8:0] p_read408;
input  [8:0] p_read409;
input  [8:0] p_read410;
input  [8:0] p_read411;
input  [8:0] p_read412;
input  [8:0] p_read413;
input  [8:0] p_read414;
input  [8:0] p_read415;
input  [8:0] p_read416;
input  [8:0] p_read417;
input  [8:0] p_read418;
input  [8:0] p_read419;
input  [8:0] p_read420;
input  [8:0] p_read421;
input  [8:0] p_read422;
input  [8:0] p_read423;
input  [8:0] p_read424;
input  [8:0] p_read425;
input  [8:0] p_read426;
input  [8:0] p_read427;
input  [8:0] p_read428;
input  [8:0] p_read429;
input  [8:0] p_read430;
input  [8:0] p_read431;
input  [8:0] p_read432;
input  [8:0] p_read433;
input  [8:0] p_read434;
input  [8:0] p_read435;
input  [8:0] p_read436;
input  [8:0] p_read437;
input  [8:0] p_read438;
input  [8:0] p_read439;
input  [8:0] p_read440;
input  [8:0] p_read441;
input  [8:0] p_read442;
input  [8:0] p_read443;
input  [8:0] p_read444;
input  [8:0] p_read445;
input  [8:0] p_read446;
input  [8:0] p_read447;
input  [8:0] p_read448;
input  [8:0] p_read449;
input  [8:0] p_read450;
input  [8:0] p_read451;
input  [8:0] p_read452;
input  [8:0] p_read453;
input  [8:0] p_read454;
input  [8:0] p_read455;
input  [8:0] p_read456;
input  [8:0] p_read457;
input  [8:0] p_read458;
input  [8:0] p_read459;
input  [8:0] p_read460;
input  [8:0] p_read461;
input  [8:0] p_read462;
input  [8:0] p_read463;
input  [8:0] p_read464;
input  [8:0] p_read465;
input  [8:0] p_read466;
input  [8:0] p_read467;
input  [8:0] p_read468;
input  [8:0] p_read469;
input  [8:0] p_read470;
input  [8:0] p_read471;
input  [8:0] p_read472;
input  [8:0] p_read473;
input  [8:0] p_read474;
input  [8:0] p_read475;
input  [8:0] p_read476;
input  [8:0] p_read477;
input  [8:0] p_read478;
input  [8:0] p_read479;
input  [8:0] p_read480;
input  [8:0] p_read481;
input  [8:0] p_read482;
input  [8:0] p_read483;
input  [8:0] p_read484;
input  [8:0] p_read485;
input  [8:0] p_read486;
input  [8:0] p_read487;
input  [8:0] p_read488;
input  [8:0] p_read489;
input  [8:0] p_read490;
input  [8:0] p_read491;
input  [8:0] p_read492;
input  [8:0] p_read493;
input  [8:0] p_read494;
input  [8:0] p_read495;
input  [8:0] p_read496;
input  [8:0] p_read497;
input  [8:0] p_read498;
input  [8:0] p_read499;
input  [8:0] p_read500;
input  [8:0] p_read501;
input  [8:0] p_read502;
input  [8:0] p_read503;
input  [8:0] p_read504;
input  [8:0] p_read505;
input  [8:0] p_read506;
input  [8:0] p_read507;
input  [8:0] p_read508;
input  [8:0] p_read509;
input  [8:0] p_read510;
input  [8:0] p_read511;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;
output  [15:0] ap_return_64;
output  [15:0] ap_return_65;
output  [15:0] ap_return_66;
output  [15:0] ap_return_67;
output  [15:0] ap_return_68;
output  [15:0] ap_return_69;
output  [15:0] ap_return_70;
output  [15:0] ap_return_71;
output  [15:0] ap_return_72;
output  [15:0] ap_return_73;
output  [15:0] ap_return_74;
output  [15:0] ap_return_75;
output  [15:0] ap_return_76;
output  [15:0] ap_return_77;
output  [15:0] ap_return_78;
output  [15:0] ap_return_79;
output  [15:0] ap_return_80;
output  [15:0] ap_return_81;
output  [15:0] ap_return_82;
output  [15:0] ap_return_83;
output  [15:0] ap_return_84;
output  [15:0] ap_return_85;
output  [15:0] ap_return_86;
output  [15:0] ap_return_87;
output  [15:0] ap_return_88;
output  [15:0] ap_return_89;
output  [15:0] ap_return_90;
output  [15:0] ap_return_91;
output  [15:0] ap_return_92;
output  [15:0] ap_return_93;
output  [15:0] ap_return_94;
output  [15:0] ap_return_95;
output  [15:0] ap_return_96;
output  [15:0] ap_return_97;
output  [15:0] ap_return_98;
output  [15:0] ap_return_99;
output  [15:0] ap_return_100;
output  [15:0] ap_return_101;
output  [15:0] ap_return_102;
output  [15:0] ap_return_103;
output  [15:0] ap_return_104;
output  [15:0] ap_return_105;
output  [15:0] ap_return_106;
output  [15:0] ap_return_107;
output  [15:0] ap_return_108;
output  [15:0] ap_return_109;
output  [15:0] ap_return_110;
output  [15:0] ap_return_111;
output  [15:0] ap_return_112;
output  [15:0] ap_return_113;
output  [15:0] ap_return_114;
output  [15:0] ap_return_115;
output  [15:0] ap_return_116;
output  [15:0] ap_return_117;
output  [15:0] ap_return_118;
output  [15:0] ap_return_119;
output  [15:0] ap_return_120;
output  [15:0] ap_return_121;
output  [15:0] ap_return_122;
output  [15:0] ap_return_123;
output  [15:0] ap_return_124;
output  [15:0] ap_return_125;
output  [15:0] ap_return_126;
output  [15:0] ap_return_127;
output  [15:0] ap_return_128;
output  [15:0] ap_return_129;
output  [15:0] ap_return_130;
output  [15:0] ap_return_131;
output  [15:0] ap_return_132;
output  [15:0] ap_return_133;
output  [15:0] ap_return_134;
output  [15:0] ap_return_135;
output  [15:0] ap_return_136;
output  [15:0] ap_return_137;
output  [15:0] ap_return_138;
output  [15:0] ap_return_139;
output  [15:0] ap_return_140;
output  [15:0] ap_return_141;
output  [15:0] ap_return_142;
output  [15:0] ap_return_143;
output  [15:0] ap_return_144;
output  [15:0] ap_return_145;
output  [15:0] ap_return_146;
output  [15:0] ap_return_147;
output  [15:0] ap_return_148;
output  [15:0] ap_return_149;
output  [15:0] ap_return_150;
output  [15:0] ap_return_151;
output  [15:0] ap_return_152;
output  [15:0] ap_return_153;
output  [15:0] ap_return_154;
output  [15:0] ap_return_155;
output  [15:0] ap_return_156;
output  [15:0] ap_return_157;
output  [15:0] ap_return_158;
output  [15:0] ap_return_159;
output  [15:0] ap_return_160;
output  [15:0] ap_return_161;
output  [15:0] ap_return_162;
output  [15:0] ap_return_163;
output  [15:0] ap_return_164;
output  [15:0] ap_return_165;
output  [15:0] ap_return_166;
output  [15:0] ap_return_167;
output  [15:0] ap_return_168;
output  [15:0] ap_return_169;
output  [15:0] ap_return_170;
output  [15:0] ap_return_171;
output  [15:0] ap_return_172;
output  [15:0] ap_return_173;
output  [15:0] ap_return_174;
output  [15:0] ap_return_175;
output  [15:0] ap_return_176;
output  [15:0] ap_return_177;
output  [15:0] ap_return_178;
output  [15:0] ap_return_179;
output  [15:0] ap_return_180;
output  [15:0] ap_return_181;
output  [15:0] ap_return_182;
output  [15:0] ap_return_183;
output  [15:0] ap_return_184;
output  [15:0] ap_return_185;
output  [15:0] ap_return_186;
output  [15:0] ap_return_187;
output  [15:0] ap_return_188;
output  [15:0] ap_return_189;
output  [15:0] ap_return_190;
output  [15:0] ap_return_191;
output  [15:0] ap_return_192;
output  [15:0] ap_return_193;
output  [15:0] ap_return_194;
output  [15:0] ap_return_195;
output  [15:0] ap_return_196;
output  [15:0] ap_return_197;
output  [15:0] ap_return_198;
output  [15:0] ap_return_199;
output  [15:0] ap_return_200;
output  [15:0] ap_return_201;
output  [15:0] ap_return_202;
output  [15:0] ap_return_203;
output  [15:0] ap_return_204;
output  [15:0] ap_return_205;
output  [15:0] ap_return_206;
output  [15:0] ap_return_207;
output  [15:0] ap_return_208;
output  [15:0] ap_return_209;
output  [15:0] ap_return_210;
output  [15:0] ap_return_211;
output  [15:0] ap_return_212;
output  [15:0] ap_return_213;
output  [15:0] ap_return_214;
output  [15:0] ap_return_215;
output  [15:0] ap_return_216;
output  [15:0] ap_return_217;
output  [15:0] ap_return_218;
output  [15:0] ap_return_219;
output  [15:0] ap_return_220;
output  [15:0] ap_return_221;
output  [15:0] ap_return_222;
output  [15:0] ap_return_223;
output  [15:0] ap_return_224;
output  [15:0] ap_return_225;
output  [15:0] ap_return_226;
output  [15:0] ap_return_227;
output  [15:0] ap_return_228;
output  [15:0] ap_return_229;
output  [15:0] ap_return_230;
output  [15:0] ap_return_231;
output  [15:0] ap_return_232;
output  [15:0] ap_return_233;
output  [15:0] ap_return_234;
output  [15:0] ap_return_235;
output  [15:0] ap_return_236;
output  [15:0] ap_return_237;
output  [15:0] ap_return_238;
output  [15:0] ap_return_239;
output  [15:0] ap_return_240;
output  [15:0] ap_return_241;
output  [15:0] ap_return_242;
output  [15:0] ap_return_243;
output  [15:0] ap_return_244;
output  [15:0] ap_return_245;
output  [15:0] ap_return_246;
output  [15:0] ap_return_247;
output  [15:0] ap_return_248;
output  [15:0] ap_return_249;
output  [15:0] ap_return_250;
output  [15:0] ap_return_251;
output  [15:0] ap_return_252;
output  [15:0] ap_return_253;
output  [15:0] ap_return_254;
output  [15:0] ap_return_255;
output  [15:0] ap_return_256;
output  [15:0] ap_return_257;
output  [15:0] ap_return_258;
output  [15:0] ap_return_259;
output  [15:0] ap_return_260;
output  [15:0] ap_return_261;
output  [15:0] ap_return_262;
output  [15:0] ap_return_263;
output  [15:0] ap_return_264;
output  [15:0] ap_return_265;
output  [15:0] ap_return_266;
output  [15:0] ap_return_267;
output  [15:0] ap_return_268;
output  [15:0] ap_return_269;
output  [15:0] ap_return_270;
output  [15:0] ap_return_271;
output  [15:0] ap_return_272;
output  [15:0] ap_return_273;
output  [15:0] ap_return_274;
output  [15:0] ap_return_275;
output  [15:0] ap_return_276;
output  [15:0] ap_return_277;
output  [15:0] ap_return_278;
output  [15:0] ap_return_279;
output  [15:0] ap_return_280;
output  [15:0] ap_return_281;
output  [15:0] ap_return_282;
output  [15:0] ap_return_283;
output  [15:0] ap_return_284;
output  [15:0] ap_return_285;
output  [15:0] ap_return_286;
output  [15:0] ap_return_287;
output  [15:0] ap_return_288;
output  [15:0] ap_return_289;
output  [15:0] ap_return_290;
output  [15:0] ap_return_291;
output  [15:0] ap_return_292;
output  [15:0] ap_return_293;
output  [15:0] ap_return_294;
output  [15:0] ap_return_295;
output  [15:0] ap_return_296;
output  [15:0] ap_return_297;
output  [15:0] ap_return_298;
output  [15:0] ap_return_299;
output  [15:0] ap_return_300;
output  [15:0] ap_return_301;
output  [15:0] ap_return_302;
output  [15:0] ap_return_303;
output  [15:0] ap_return_304;
output  [15:0] ap_return_305;
output  [15:0] ap_return_306;
output  [15:0] ap_return_307;
output  [15:0] ap_return_308;
output  [15:0] ap_return_309;
output  [15:0] ap_return_310;
output  [15:0] ap_return_311;
output  [15:0] ap_return_312;
output  [15:0] ap_return_313;
output  [15:0] ap_return_314;
output  [15:0] ap_return_315;
output  [15:0] ap_return_316;
output  [15:0] ap_return_317;
output  [15:0] ap_return_318;
output  [15:0] ap_return_319;
output  [15:0] ap_return_320;
output  [15:0] ap_return_321;
output  [15:0] ap_return_322;
output  [15:0] ap_return_323;
output  [15:0] ap_return_324;
output  [15:0] ap_return_325;
output  [15:0] ap_return_326;
output  [15:0] ap_return_327;
output  [15:0] ap_return_328;
output  [15:0] ap_return_329;
output  [15:0] ap_return_330;
output  [15:0] ap_return_331;
output  [15:0] ap_return_332;
output  [15:0] ap_return_333;
output  [15:0] ap_return_334;
output  [15:0] ap_return_335;
output  [15:0] ap_return_336;
output  [15:0] ap_return_337;
output  [15:0] ap_return_338;
output  [15:0] ap_return_339;
output  [15:0] ap_return_340;
output  [15:0] ap_return_341;
output  [15:0] ap_return_342;
output  [15:0] ap_return_343;
output  [15:0] ap_return_344;
output  [15:0] ap_return_345;
output  [15:0] ap_return_346;
output  [15:0] ap_return_347;
output  [15:0] ap_return_348;
output  [15:0] ap_return_349;
output  [15:0] ap_return_350;
output  [15:0] ap_return_351;
output  [15:0] ap_return_352;
output  [15:0] ap_return_353;
output  [15:0] ap_return_354;
output  [15:0] ap_return_355;
output  [15:0] ap_return_356;
output  [15:0] ap_return_357;
output  [15:0] ap_return_358;
output  [15:0] ap_return_359;
output  [15:0] ap_return_360;
output  [15:0] ap_return_361;
output  [15:0] ap_return_362;
output  [15:0] ap_return_363;
output  [15:0] ap_return_364;
output  [15:0] ap_return_365;
output  [15:0] ap_return_366;
output  [15:0] ap_return_367;
output  [15:0] ap_return_368;
output  [15:0] ap_return_369;
output  [15:0] ap_return_370;
output  [15:0] ap_return_371;
output  [15:0] ap_return_372;
output  [15:0] ap_return_373;
output  [15:0] ap_return_374;
output  [15:0] ap_return_375;
output  [15:0] ap_return_376;
output  [15:0] ap_return_377;
output  [15:0] ap_return_378;
output  [15:0] ap_return_379;
output  [15:0] ap_return_380;
output  [15:0] ap_return_381;
output  [15:0] ap_return_382;
output  [15:0] ap_return_383;
output  [15:0] ap_return_384;
output  [15:0] ap_return_385;
output  [15:0] ap_return_386;
output  [15:0] ap_return_387;
output  [15:0] ap_return_388;
output  [15:0] ap_return_389;
output  [15:0] ap_return_390;
output  [15:0] ap_return_391;
output  [15:0] ap_return_392;
output  [15:0] ap_return_393;
output  [15:0] ap_return_394;
output  [15:0] ap_return_395;
output  [15:0] ap_return_396;
output  [15:0] ap_return_397;
output  [15:0] ap_return_398;
output  [15:0] ap_return_399;
output  [15:0] ap_return_400;
output  [15:0] ap_return_401;
output  [15:0] ap_return_402;
output  [15:0] ap_return_403;
output  [15:0] ap_return_404;
output  [15:0] ap_return_405;
output  [15:0] ap_return_406;
output  [15:0] ap_return_407;
output  [15:0] ap_return_408;
output  [15:0] ap_return_409;
output  [15:0] ap_return_410;
output  [15:0] ap_return_411;
output  [15:0] ap_return_412;
output  [15:0] ap_return_413;
output  [15:0] ap_return_414;
output  [15:0] ap_return_415;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_done;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_idle;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_ready;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_2;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_2_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_12;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_12_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_14;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_14_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_17;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_17_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_24;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_24_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_30;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_30_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_34;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_34_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_44;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_44_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_46;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_46_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_49;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_49_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_56;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_56_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_62;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_62_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_66;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_66_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_76;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_76_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_78;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_78_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_81;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_81_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_88;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_88_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_94;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_94_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_98;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_98_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_108;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_108_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_110;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_110_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_113;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_113_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_120;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_120_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_126;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_126_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_130;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_130_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_140;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_140_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_142;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_142_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_145;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_145_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_152;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_152_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_158;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_158_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_162;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_162_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_172;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_172_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_174;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_174_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_177;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_177_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_184;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_184_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_190;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_190_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_194;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_194_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_204;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_204_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_206;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_206_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_209;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_209_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_216;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_216_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_222;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_222_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_226;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_226_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_236;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_236_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_238;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_238_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_241;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_241_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_248;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_248_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_254;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_254_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_258;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_258_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_268;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_268_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_270;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_270_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_273;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_273_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_280;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_280_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_286;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_286_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_290;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_290_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_300;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_300_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_302;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_302_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_305;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_305_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_312;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_312_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_318;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_318_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_322;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_322_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_332;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_332_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_334;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_334_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_337;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_337_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_344;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_344_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_350;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_350_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_354;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_354_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_364;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_364_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_366;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_366_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_369;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_369_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_376;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_376_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_382;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_382_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_386;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_386_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_396;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_396_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_398;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_398_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_401;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_401_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_408;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_408_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_414;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_414_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_418;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_418_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_428;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_428_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_430;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_430_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_433;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_433_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_440;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_440_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_446;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_446_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_450;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_450_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_460;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_460_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_462;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_462_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_465;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_465_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_472;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_472_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_478;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_478_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_482;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_482_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_492;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_492_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_494;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_494_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_497;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_497_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_504;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_504_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507_ap_vld;
wire   [14:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509_ap_vld;
wire   [0:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_510;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_510_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511;
wire    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511_ap_vld;
reg    grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [14:0] res_0_copy_fu_3076;
reg   [14:0] res_1_copy_fu_3072;
reg   [14:0] res_3_copy_fu_3064;
reg   [14:0] res_4_copy_fu_3060;
reg   [14:0] res_5_copy_fu_3056;
reg   [14:0] res_6_copy_fu_3052;
reg   [14:0] res_7_copy_fu_3048;
reg   [14:0] res_8_copy_fu_3044;
reg   [15:0] res_9_copy_fu_3040;
reg   [14:0] res_10_copy_fu_3036;
reg   [14:0] res_11_copy_fu_3032;
reg   [15:0] res_13_copy_fu_3024;
reg   [15:0] res_15_copy_fu_3016;
reg   [15:0] res_16_copy_fu_3012;
reg   [15:0] res_18_copy_fu_3004;
reg   [14:0] res_19_copy_fu_3000;
reg   [15:0] res_20_copy_fu_2996;
reg   [14:0] res_21_copy_fu_2992;
reg   [14:0] res_22_copy_fu_2988;
reg   [14:0] res_23_copy_fu_2984;
reg   [14:0] res_25_copy_fu_2976;
reg   [15:0] res_26_copy_fu_2972;
reg   [14:0] res_27_copy_fu_2968;
reg   [14:0] res_28_copy_fu_2964;
reg   [15:0] res_29_copy_fu_2960;
reg   [15:0] res_31_copy_fu_2952;
reg   [14:0] res_32_copy_fu_2948;
reg   [14:0] res_33_copy_fu_2944;
reg   [14:0] res_35_copy_fu_2936;
reg   [14:0] res_36_copy_fu_2932;
reg   [14:0] res_37_copy_fu_2928;
reg   [14:0] res_38_copy_fu_2924;
reg   [14:0] res_39_copy_fu_2920;
reg   [14:0] res_40_copy_fu_2916;
reg   [15:0] res_41_copy_fu_2912;
reg   [14:0] res_42_copy_fu_2908;
reg   [14:0] res_43_copy_fu_2904;
reg   [15:0] res_45_copy_fu_2896;
reg   [15:0] res_47_copy_fu_2888;
reg   [15:0] res_48_copy_fu_2884;
reg   [15:0] res_50_copy_fu_2876;
reg   [14:0] res_51_copy_fu_2872;
reg   [15:0] res_52_copy_fu_2868;
reg   [14:0] res_53_copy_fu_2864;
reg   [14:0] res_54_copy_fu_2860;
reg   [14:0] res_55_copy_fu_2856;
reg   [14:0] res_57_copy_fu_2848;
reg   [15:0] res_58_copy_fu_2844;
reg   [14:0] res_59_copy_fu_2840;
reg   [14:0] res_60_copy_fu_2836;
reg   [15:0] res_61_copy_fu_2832;
reg   [15:0] res_63_copy_fu_2824;
reg   [14:0] res_64_copy_fu_2820;
reg   [14:0] res_65_copy_fu_2816;
reg   [14:0] res_67_copy_fu_2808;
reg   [14:0] res_68_copy_fu_2804;
reg   [14:0] res_69_copy_fu_2800;
reg   [14:0] res_70_copy_fu_2796;
reg   [14:0] res_71_copy_fu_2792;
reg   [14:0] res_72_copy_fu_2788;
reg   [15:0] res_73_copy_fu_2784;
reg   [14:0] res_74_copy_fu_2780;
reg   [14:0] res_75_copy_fu_2776;
reg   [15:0] res_77_copy_fu_2768;
reg   [15:0] res_79_copy_fu_2760;
reg   [15:0] res_80_copy_fu_2756;
reg   [15:0] res_82_copy_fu_2748;
reg   [14:0] res_83_copy_fu_2744;
reg   [15:0] res_84_copy_fu_2740;
reg   [14:0] res_85_copy_fu_2736;
reg   [14:0] res_86_copy_fu_2732;
reg   [14:0] res_87_copy_fu_2728;
reg   [14:0] res_89_copy_fu_2720;
reg   [15:0] res_90_copy_fu_2716;
reg   [14:0] res_91_copy_fu_2712;
reg   [14:0] res_92_copy_fu_2708;
reg   [15:0] res_93_copy_fu_2704;
reg   [15:0] res_95_copy_fu_2696;
reg   [14:0] res_96_copy_fu_2692;
reg   [14:0] res_97_copy_fu_2688;
reg   [14:0] res_99_copy_fu_2680;
reg   [14:0] res_100_copy_fu_2676;
reg   [14:0] res_101_copy_fu_2672;
reg   [14:0] res_102_copy_fu_2668;
reg   [14:0] res_103_copy_fu_2664;
reg   [14:0] res_104_copy_fu_2660;
reg   [15:0] res_105_copy_fu_2656;
reg   [14:0] res_106_copy_fu_2652;
reg   [14:0] res_107_copy_fu_2648;
reg   [15:0] res_109_copy_fu_2640;
reg   [15:0] res_111_copy_fu_2632;
reg   [15:0] res_112_copy_fu_2628;
reg   [15:0] res_114_copy_fu_2620;
reg   [14:0] res_115_copy_fu_2616;
reg   [15:0] res_116_copy_fu_2612;
reg   [14:0] res_117_copy_fu_2608;
reg   [14:0] res_118_copy_fu_2604;
reg   [14:0] res_119_copy_fu_2600;
reg   [14:0] res_121_copy_fu_2592;
reg   [15:0] res_122_copy_fu_2588;
reg   [14:0] res_123_copy_fu_2584;
reg   [14:0] res_124_copy_fu_2580;
reg   [15:0] res_125_copy_fu_2576;
reg   [15:0] res_127_copy_fu_2568;
reg   [14:0] res_128_copy_fu_2564;
reg   [14:0] res_129_copy_fu_2560;
reg   [14:0] res_131_copy_fu_2552;
reg   [14:0] res_132_copy_fu_2548;
reg   [14:0] res_133_copy_fu_2544;
reg   [14:0] res_134_copy_fu_2540;
reg   [14:0] res_135_copy_fu_2536;
reg   [14:0] res_136_copy_fu_2532;
reg   [15:0] res_137_copy_fu_2528;
reg   [14:0] res_138_copy_fu_2524;
reg   [14:0] res_139_copy_fu_2520;
reg   [15:0] res_141_copy_fu_2512;
reg   [15:0] res_143_copy_fu_2504;
reg   [15:0] res_144_copy_fu_2500;
reg   [15:0] res_146_copy_fu_2492;
reg   [14:0] res_147_copy_fu_2488;
reg   [15:0] res_148_copy_fu_2484;
reg   [14:0] res_149_copy_fu_2480;
reg   [14:0] res_150_copy_fu_2476;
reg   [14:0] res_151_copy_fu_2472;
reg   [14:0] res_153_copy_fu_2464;
reg   [15:0] res_154_copy_fu_2460;
reg   [14:0] res_155_copy_fu_2456;
reg   [14:0] res_156_copy_fu_2452;
reg   [15:0] res_157_copy_fu_2448;
reg   [15:0] res_159_copy_fu_2440;
reg   [14:0] res_160_copy_fu_2436;
reg   [14:0] res_161_copy_fu_2432;
reg   [14:0] res_163_copy_fu_2424;
reg   [14:0] res_164_copy_fu_2420;
reg   [14:0] res_165_copy_fu_2416;
reg   [14:0] res_166_copy_fu_2412;
reg   [14:0] res_167_copy_fu_2408;
reg   [14:0] res_168_copy_fu_2404;
reg   [15:0] res_169_copy_fu_2400;
reg   [14:0] res_170_copy_fu_2396;
reg   [14:0] res_171_copy_fu_2392;
reg   [15:0] res_173_copy_fu_2384;
reg   [15:0] res_175_copy_fu_2376;
reg   [15:0] res_176_copy_fu_2372;
reg   [15:0] res_178_copy_fu_2364;
reg   [14:0] res_179_copy_fu_2360;
reg   [15:0] res_180_copy_fu_2356;
reg   [14:0] res_181_copy_fu_2352;
reg   [14:0] res_182_copy_fu_2348;
reg   [14:0] res_183_copy_fu_2344;
reg   [14:0] res_185_copy_fu_2336;
reg   [15:0] res_186_copy_fu_2332;
reg   [14:0] res_187_copy_fu_2328;
reg   [14:0] res_188_copy_fu_2324;
reg   [15:0] res_189_copy_fu_2320;
reg   [15:0] res_191_copy_fu_2312;
reg   [14:0] res_192_copy_fu_2308;
reg   [14:0] res_193_copy_fu_2304;
reg   [14:0] res_195_copy_fu_2296;
reg   [14:0] res_196_copy_fu_2292;
reg   [14:0] res_197_copy_fu_2288;
reg   [14:0] res_198_copy_fu_2284;
reg   [14:0] res_199_copy_fu_2280;
reg   [14:0] res_200_copy_fu_2276;
reg   [15:0] res_201_copy_fu_2272;
reg   [14:0] res_202_copy_fu_2268;
reg   [14:0] res_203_copy_fu_2264;
reg   [15:0] res_205_copy_fu_2256;
reg   [15:0] res_207_copy_fu_2248;
reg   [15:0] res_208_copy_fu_2244;
reg   [15:0] res_210_copy_fu_2236;
reg   [14:0] res_211_copy_fu_2232;
reg   [15:0] res_212_copy_fu_2228;
reg   [14:0] res_213_copy_fu_2224;
reg   [14:0] res_214_copy_fu_2220;
reg   [14:0] res_215_copy_fu_2216;
reg   [14:0] res_217_copy_fu_2208;
reg   [15:0] res_218_copy_fu_2204;
reg   [14:0] res_219_copy_fu_2200;
reg   [14:0] res_220_copy_fu_2196;
reg   [15:0] res_221_copy_fu_2192;
reg   [15:0] res_223_copy_fu_2184;
reg   [14:0] res_224_copy_fu_2180;
reg   [14:0] res_225_copy_fu_2176;
reg   [14:0] res_227_copy_fu_2168;
reg   [14:0] res_228_copy_fu_2164;
reg   [14:0] res_229_copy_fu_2160;
reg   [14:0] res_230_copy_fu_2156;
reg   [14:0] res_231_copy_fu_2152;
reg   [14:0] res_232_copy_fu_2148;
reg   [15:0] res_233_copy_fu_2144;
reg   [14:0] res_234_copy_fu_2140;
reg   [14:0] res_235_copy_fu_2136;
reg   [15:0] res_237_copy_fu_2128;
reg   [15:0] res_239_copy_fu_2120;
reg   [15:0] res_240_copy_fu_2116;
reg   [15:0] res_242_copy_fu_2108;
reg   [14:0] res_243_copy_fu_2104;
reg   [15:0] res_244_copy_fu_2100;
reg   [14:0] res_245_copy_fu_2096;
reg   [14:0] res_246_copy_fu_2092;
reg   [14:0] res_247_copy_fu_2088;
reg   [14:0] res_249_copy_fu_2080;
reg   [15:0] res_250_copy_fu_2076;
reg   [14:0] res_251_copy_fu_2072;
reg   [14:0] res_252_copy_fu_2068;
reg   [15:0] res_253_copy_fu_2064;
reg   [15:0] res_255_copy_fu_2056;
reg   [14:0] res_256_copy_fu_2052;
reg   [14:0] res_257_copy_fu_2048;
reg   [14:0] res_259_copy_fu_2040;
reg   [14:0] res_260_copy_fu_2036;
reg   [14:0] res_261_copy_fu_2032;
reg   [14:0] res_262_copy_fu_2028;
reg   [14:0] res_263_copy_fu_2024;
reg   [14:0] res_264_copy_fu_2020;
reg   [15:0] res_265_copy_fu_2016;
reg   [14:0] res_266_copy_fu_2012;
reg   [14:0] res_267_copy_fu_2008;
reg   [15:0] res_269_copy_fu_2000;
reg   [15:0] res_271_copy_fu_1992;
reg   [15:0] res_272_copy_fu_1988;
reg   [15:0] res_274_copy_fu_1980;
reg   [14:0] res_275_copy_fu_1976;
reg   [15:0] res_276_copy_fu_1972;
reg   [14:0] res_277_copy_fu_1968;
reg   [14:0] res_278_copy_fu_1964;
reg   [14:0] res_279_copy_fu_1960;
reg   [14:0] res_281_copy_fu_1952;
reg   [15:0] res_282_copy_fu_1948;
reg   [14:0] res_283_copy_fu_1944;
reg   [14:0] res_284_copy_fu_1940;
reg   [15:0] res_285_copy_fu_1936;
reg   [15:0] res_287_copy_fu_1928;
reg   [14:0] res_288_copy_fu_1924;
reg   [14:0] res_289_copy_fu_1920;
reg   [14:0] res_291_copy_fu_1912;
reg   [14:0] res_292_copy_fu_1908;
reg   [14:0] res_293_copy_fu_1904;
reg   [14:0] res_294_copy_fu_1900;
reg   [14:0] res_295_copy_fu_1896;
reg   [14:0] res_296_copy_fu_1892;
reg   [15:0] res_297_copy_fu_1888;
reg   [14:0] res_298_copy_fu_1884;
reg   [14:0] res_299_copy_fu_1880;
reg   [15:0] res_301_copy_fu_1872;
reg   [15:0] res_303_copy_fu_1864;
reg   [15:0] res_304_copy_fu_1860;
reg   [15:0] res_306_copy_fu_1852;
reg   [14:0] res_307_copy_fu_1848;
reg   [15:0] res_308_copy_fu_1844;
reg   [14:0] res_309_copy_fu_1840;
reg   [14:0] res_310_copy_fu_1836;
reg   [14:0] res_311_copy_fu_1832;
reg   [14:0] res_313_copy_fu_1824;
reg   [15:0] res_314_copy_fu_1820;
reg   [14:0] res_315_copy_fu_1816;
reg   [14:0] res_316_copy_fu_1812;
reg   [15:0] res_317_copy_fu_1808;
reg   [15:0] res_319_copy_fu_1800;
reg   [14:0] res_320_copy_fu_1796;
reg   [14:0] res_321_copy_fu_1792;
reg   [14:0] res_323_copy_fu_1784;
reg   [14:0] res_324_copy_fu_1780;
reg   [14:0] res_325_copy_fu_1776;
reg   [14:0] res_326_copy_fu_1772;
reg   [14:0] res_327_copy_fu_1768;
reg   [14:0] res_328_copy_fu_1764;
reg   [15:0] res_329_copy_fu_1760;
reg   [14:0] res_330_copy_fu_1756;
reg   [14:0] res_331_copy_fu_1752;
reg   [15:0] res_333_copy_fu_1744;
reg   [15:0] res_335_copy_fu_1736;
reg   [15:0] res_336_copy_fu_1732;
reg   [15:0] res_338_copy_fu_1724;
reg   [14:0] res_339_copy_fu_1720;
reg   [15:0] res_340_copy_fu_1716;
reg   [14:0] res_341_copy_fu_1712;
reg   [14:0] res_342_copy_fu_1708;
reg   [14:0] res_343_copy_fu_1704;
reg   [14:0] res_345_copy_fu_1696;
reg   [15:0] res_346_copy_fu_1692;
reg   [14:0] res_347_copy_fu_1688;
reg   [14:0] res_348_copy_fu_1684;
reg   [15:0] res_349_copy_fu_1680;
reg   [15:0] res_351_copy_fu_1672;
reg   [14:0] res_352_copy_fu_1668;
reg   [14:0] res_353_copy_fu_1664;
reg   [14:0] res_355_copy_fu_1656;
reg   [14:0] res_356_copy_fu_1652;
reg   [14:0] res_357_copy_fu_1648;
reg   [14:0] res_358_copy_fu_1644;
reg   [14:0] res_359_copy_fu_1640;
reg   [14:0] res_360_copy_fu_1636;
reg   [15:0] res_361_copy_fu_1632;
reg   [14:0] res_362_copy_fu_1628;
reg   [14:0] res_363_copy_fu_1624;
reg   [15:0] res_365_copy_fu_1616;
reg   [15:0] res_367_copy_fu_1608;
reg   [15:0] res_368_copy_fu_1604;
reg   [15:0] res_370_copy_fu_1596;
reg   [14:0] res_371_copy_fu_1592;
reg   [15:0] res_372_copy_fu_1588;
reg   [14:0] res_373_copy_fu_1584;
reg   [14:0] res_374_copy_fu_1580;
reg   [14:0] res_375_copy_fu_1576;
reg   [14:0] res_377_copy_fu_1568;
reg   [15:0] res_378_copy_fu_1564;
reg   [14:0] res_379_copy_fu_1560;
reg   [14:0] res_380_copy_fu_1556;
reg   [15:0] res_381_copy_fu_1552;
reg   [15:0] res_383_copy_fu_1544;
reg   [14:0] res_384_copy_fu_1540;
reg   [14:0] res_385_copy_fu_1536;
reg   [14:0] res_387_copy_fu_1528;
reg   [14:0] res_388_copy_fu_1524;
reg   [14:0] res_389_copy_fu_1520;
reg   [14:0] res_390_copy_fu_1516;
reg   [14:0] res_391_copy_fu_1512;
reg   [14:0] res_392_copy_fu_1508;
reg   [15:0] res_393_copy_fu_1504;
reg   [14:0] res_394_copy_fu_1500;
reg   [14:0] res_395_copy_fu_1496;
reg   [15:0] res_397_copy_fu_1488;
reg   [15:0] res_399_copy_fu_1480;
reg   [15:0] res_400_copy_fu_1476;
reg   [15:0] res_402_copy_fu_1468;
reg   [14:0] res_403_copy_fu_1464;
reg   [15:0] res_404_copy_fu_1460;
reg   [14:0] res_405_copy_fu_1456;
reg   [14:0] res_406_copy_fu_1452;
reg   [14:0] res_407_copy_fu_1448;
reg   [14:0] res_409_copy_fu_1440;
reg   [15:0] res_410_copy_fu_1436;
reg   [14:0] res_411_copy_fu_1432;
reg   [14:0] res_412_copy_fu_1428;
reg   [15:0] res_413_copy_fu_1424;
reg   [15:0] res_415_copy_fu_1416;
reg   [14:0] res_416_copy_fu_1412;
reg   [14:0] res_417_copy_fu_1408;
reg   [14:0] res_419_copy_fu_1400;
reg   [14:0] res_420_copy_fu_1396;
reg   [14:0] res_421_copy_fu_1392;
reg   [14:0] res_422_copy_fu_1388;
reg   [14:0] res_423_copy_fu_1384;
reg   [14:0] res_424_copy_fu_1380;
reg   [15:0] res_425_copy_fu_1376;
reg   [14:0] res_426_copy_fu_1372;
reg   [14:0] res_427_copy_fu_1368;
reg   [15:0] res_429_copy_fu_1360;
reg   [15:0] res_431_copy_fu_1352;
reg   [15:0] res_432_copy_fu_1348;
reg   [15:0] res_434_copy_fu_1340;
reg   [14:0] res_435_copy_fu_1336;
reg   [15:0] res_436_copy_fu_1332;
reg   [14:0] res_437_copy_fu_1328;
reg   [14:0] res_438_copy_fu_1324;
reg   [14:0] res_439_copy_fu_1320;
reg   [14:0] res_441_copy_fu_1312;
reg   [15:0] res_442_copy_fu_1308;
reg   [14:0] res_443_copy_fu_1304;
reg   [14:0] res_444_copy_fu_1300;
reg   [15:0] res_445_copy_fu_1296;
reg   [15:0] res_447_copy_fu_1288;
reg   [14:0] res_448_copy_fu_1284;
reg   [14:0] res_449_copy_fu_1280;
reg   [14:0] res_451_copy_fu_1272;
reg   [14:0] res_452_copy_fu_1268;
reg   [14:0] res_453_copy_fu_1264;
reg   [14:0] res_454_copy_fu_1260;
reg   [14:0] res_455_copy_fu_1256;
reg   [14:0] res_456_copy_fu_1252;
reg   [15:0] res_457_copy_fu_1248;
reg   [14:0] res_458_copy_fu_1244;
reg   [14:0] res_459_copy_fu_1240;
reg   [15:0] res_461_copy_fu_1232;
reg   [15:0] res_463_copy_fu_1224;
reg   [15:0] res_464_copy_fu_1220;
reg   [15:0] res_466_copy_fu_1212;
reg   [14:0] res_467_copy_fu_1208;
reg   [15:0] res_468_copy_fu_1204;
reg   [14:0] res_469_copy_fu_1200;
reg   [14:0] res_470_copy_fu_1196;
reg   [14:0] res_471_copy_fu_1192;
reg   [14:0] res_473_copy_fu_1184;
reg   [15:0] res_474_copy_fu_1180;
reg   [14:0] res_475_copy_fu_1176;
reg   [14:0] res_476_copy_fu_1172;
reg   [15:0] res_477_copy_fu_1168;
reg   [15:0] res_479_copy_fu_1160;
reg   [14:0] res_480_copy_fu_1156;
reg   [14:0] res_481_copy_fu_1152;
reg   [14:0] res_483_copy_fu_1144;
reg   [14:0] res_484_copy_fu_1140;
reg   [14:0] res_485_copy_fu_1136;
reg   [14:0] res_486_copy_fu_1132;
reg   [14:0] res_487_copy_fu_1128;
reg   [14:0] res_488_copy_fu_1124;
reg   [15:0] res_489_copy_fu_1120;
reg   [14:0] res_490_copy_fu_1116;
reg   [14:0] res_491_copy_fu_1112;
reg   [15:0] res_493_copy_fu_1104;
reg   [15:0] res_495_copy_fu_1096;
reg   [15:0] res_496_copy_fu_1092;
reg   [15:0] res_498_copy_fu_1084;
reg   [14:0] res_499_copy_fu_1080;
reg   [15:0] res_500_copy_fu_1076;
reg   [14:0] res_501_copy_fu_1072;
reg   [14:0] res_502_copy_fu_1068;
reg   [14:0] res_503_copy_fu_1064;
reg   [14:0] res_505_copy_fu_1056;
reg   [15:0] res_506_copy_fu_1052;
reg   [14:0] res_507_copy_fu_1048;
reg   [14:0] res_508_copy_fu_1044;
reg   [15:0] res_509_copy_fu_1040;
reg   [15:0] res_511_copy_fu_1032;
wire    ap_CS_fsm_state4;
wire  signed [15:0] sext_ln64_fu_7183_p1;
wire  signed [15:0] sext_ln64_1_fu_7190_p1;
wire  signed [15:0] sext_ln64_2_fu_7197_p1;
wire  signed [15:0] sext_ln64_3_fu_7204_p1;
wire  signed [15:0] sext_ln64_4_fu_7211_p1;
wire  signed [15:0] sext_ln64_5_fu_7218_p1;
wire  signed [15:0] sext_ln64_6_fu_7225_p1;
wire  signed [15:0] sext_ln64_7_fu_7232_p1;
wire  signed [15:0] sext_ln64_8_fu_7242_p1;
wire  signed [15:0] sext_ln64_9_fu_7249_p1;
wire  signed [15:0] sext_ln64_10_fu_7268_p1;
wire  signed [15:0] sext_ln64_11_fu_7278_p1;
wire  signed [15:0] sext_ln64_12_fu_7285_p1;
wire  signed [15:0] sext_ln64_13_fu_7292_p1;
wire  signed [15:0] sext_ln64_14_fu_7299_p1;
wire  signed [15:0] sext_ln64_15_fu_7309_p1;
wire  signed [15:0] sext_ln64_16_fu_7316_p1;
wire  signed [15:0] sext_ln64_17_fu_7329_p1;
wire  signed [15:0] sext_ln64_18_fu_7336_p1;
wire  signed [15:0] sext_ln64_19_fu_7343_p1;
wire  signed [15:0] sext_ln64_20_fu_7350_p1;
wire  signed [15:0] sext_ln64_21_fu_7357_p1;
wire  signed [15:0] sext_ln64_22_fu_7364_p1;
wire  signed [15:0] sext_ln64_23_fu_7371_p1;
wire  signed [15:0] sext_ln64_24_fu_7378_p1;
wire  signed [15:0] sext_ln64_25_fu_7388_p1;
wire  signed [15:0] sext_ln64_26_fu_7395_p1;
wire  signed [15:0] sext_ln64_27_fu_7414_p1;
wire  signed [15:0] sext_ln64_28_fu_7424_p1;
wire  signed [15:0] sext_ln64_29_fu_7431_p1;
wire  signed [15:0] sext_ln64_30_fu_7438_p1;
wire  signed [15:0] sext_ln64_31_fu_7445_p1;
wire  signed [15:0] sext_ln64_32_fu_7455_p1;
wire  signed [15:0] sext_ln64_33_fu_7462_p1;
wire  signed [15:0] sext_ln64_34_fu_7475_p1;
wire  signed [15:0] sext_ln64_35_fu_7482_p1;
wire  signed [15:0] sext_ln64_36_fu_7489_p1;
wire  signed [15:0] sext_ln64_37_fu_7496_p1;
wire  signed [15:0] sext_ln64_38_fu_7503_p1;
wire  signed [15:0] sext_ln64_39_fu_7510_p1;
wire  signed [15:0] sext_ln64_40_fu_7517_p1;
wire  signed [15:0] sext_ln64_41_fu_7524_p1;
wire  signed [15:0] sext_ln64_42_fu_7534_p1;
wire  signed [15:0] sext_ln64_43_fu_7541_p1;
wire  signed [15:0] sext_ln64_44_fu_7560_p1;
wire  signed [15:0] sext_ln64_45_fu_7570_p1;
wire  signed [15:0] sext_ln64_46_fu_7577_p1;
wire  signed [15:0] sext_ln64_47_fu_7584_p1;
wire  signed [15:0] sext_ln64_48_fu_7591_p1;
wire  signed [15:0] sext_ln64_49_fu_7601_p1;
wire  signed [15:0] sext_ln64_50_fu_7608_p1;
wire  signed [15:0] sext_ln64_51_fu_7621_p1;
wire  signed [15:0] sext_ln64_52_fu_7628_p1;
wire  signed [15:0] sext_ln64_53_fu_7635_p1;
wire  signed [15:0] sext_ln64_54_fu_7642_p1;
wire  signed [15:0] sext_ln64_55_fu_7649_p1;
wire  signed [15:0] sext_ln64_56_fu_7656_p1;
wire  signed [15:0] sext_ln64_57_fu_7663_p1;
wire  signed [15:0] sext_ln64_58_fu_7670_p1;
wire  signed [15:0] sext_ln64_59_fu_7680_p1;
wire  signed [15:0] sext_ln64_60_fu_7687_p1;
wire  signed [15:0] sext_ln64_61_fu_7706_p1;
wire  signed [15:0] sext_ln64_62_fu_7716_p1;
wire  signed [15:0] sext_ln64_63_fu_7723_p1;
wire  signed [15:0] sext_ln64_64_fu_7730_p1;
wire  signed [15:0] sext_ln64_65_fu_7737_p1;
wire  signed [15:0] sext_ln64_66_fu_7747_p1;
wire  signed [15:0] sext_ln64_67_fu_7754_p1;
wire  signed [15:0] sext_ln64_68_fu_7767_p1;
wire  signed [15:0] sext_ln64_69_fu_7774_p1;
wire  signed [15:0] sext_ln64_70_fu_7781_p1;
wire  signed [15:0] sext_ln64_71_fu_7788_p1;
wire  signed [15:0] sext_ln64_72_fu_7795_p1;
wire  signed [15:0] sext_ln64_73_fu_7802_p1;
wire  signed [15:0] sext_ln64_74_fu_7809_p1;
wire  signed [15:0] sext_ln64_75_fu_7816_p1;
wire  signed [15:0] sext_ln64_76_fu_7826_p1;
wire  signed [15:0] sext_ln64_77_fu_7833_p1;
wire  signed [15:0] sext_ln64_78_fu_7852_p1;
wire  signed [15:0] sext_ln64_79_fu_7862_p1;
wire  signed [15:0] sext_ln64_80_fu_7869_p1;
wire  signed [15:0] sext_ln64_81_fu_7876_p1;
wire  signed [15:0] sext_ln64_82_fu_7883_p1;
wire  signed [15:0] sext_ln64_83_fu_7893_p1;
wire  signed [15:0] sext_ln64_84_fu_7900_p1;
wire  signed [15:0] sext_ln64_85_fu_7913_p1;
wire  signed [15:0] sext_ln64_86_fu_7920_p1;
wire  signed [15:0] sext_ln64_87_fu_7927_p1;
wire  signed [15:0] sext_ln64_88_fu_7934_p1;
wire  signed [15:0] sext_ln64_89_fu_7941_p1;
wire  signed [15:0] sext_ln64_90_fu_7948_p1;
wire  signed [15:0] sext_ln64_91_fu_7955_p1;
wire  signed [15:0] sext_ln64_92_fu_7962_p1;
wire  signed [15:0] sext_ln64_93_fu_7972_p1;
wire  signed [15:0] sext_ln64_94_fu_7979_p1;
wire  signed [15:0] sext_ln64_95_fu_7998_p1;
wire  signed [15:0] sext_ln64_96_fu_8008_p1;
wire  signed [15:0] sext_ln64_97_fu_8015_p1;
wire  signed [15:0] sext_ln64_98_fu_8022_p1;
wire  signed [15:0] sext_ln64_99_fu_8029_p1;
wire  signed [15:0] sext_ln64_100_fu_8039_p1;
wire  signed [15:0] sext_ln64_101_fu_8046_p1;
wire  signed [15:0] sext_ln64_102_fu_8059_p1;
wire  signed [15:0] sext_ln64_103_fu_8066_p1;
wire  signed [15:0] sext_ln64_104_fu_8073_p1;
wire  signed [15:0] sext_ln64_105_fu_8080_p1;
wire  signed [15:0] sext_ln64_106_fu_8087_p1;
wire  signed [15:0] sext_ln64_107_fu_8094_p1;
wire  signed [15:0] sext_ln64_108_fu_8101_p1;
wire  signed [15:0] sext_ln64_109_fu_8108_p1;
wire  signed [15:0] sext_ln64_110_fu_8118_p1;
wire  signed [15:0] sext_ln64_111_fu_8125_p1;
wire  signed [15:0] sext_ln64_112_fu_8144_p1;
wire  signed [15:0] sext_ln64_113_fu_8154_p1;
wire  signed [15:0] sext_ln64_114_fu_8161_p1;
wire  signed [15:0] sext_ln64_115_fu_8168_p1;
wire  signed [15:0] sext_ln64_116_fu_8175_p1;
wire  signed [15:0] sext_ln64_117_fu_8185_p1;
wire  signed [15:0] sext_ln64_118_fu_8192_p1;
wire  signed [15:0] sext_ln64_119_fu_8205_p1;
wire  signed [15:0] sext_ln64_120_fu_8212_p1;
wire  signed [15:0] sext_ln64_121_fu_8219_p1;
wire  signed [15:0] sext_ln64_122_fu_8226_p1;
wire  signed [15:0] sext_ln64_123_fu_8233_p1;
wire  signed [15:0] sext_ln64_124_fu_8240_p1;
wire  signed [15:0] sext_ln64_125_fu_8247_p1;
wire  signed [15:0] sext_ln64_126_fu_8254_p1;
wire  signed [15:0] sext_ln64_127_fu_8264_p1;
wire  signed [15:0] sext_ln64_128_fu_8271_p1;
wire  signed [15:0] sext_ln64_129_fu_8290_p1;
wire  signed [15:0] sext_ln64_130_fu_8300_p1;
wire  signed [15:0] sext_ln64_131_fu_8307_p1;
wire  signed [15:0] sext_ln64_132_fu_8314_p1;
wire  signed [15:0] sext_ln64_133_fu_8321_p1;
wire  signed [15:0] sext_ln64_134_fu_8331_p1;
wire  signed [15:0] sext_ln64_135_fu_8338_p1;
wire  signed [15:0] sext_ln64_136_fu_8351_p1;
wire  signed [15:0] sext_ln64_137_fu_8358_p1;
wire  signed [15:0] sext_ln64_138_fu_8365_p1;
wire  signed [15:0] sext_ln64_139_fu_8372_p1;
wire  signed [15:0] sext_ln64_140_fu_8379_p1;
wire  signed [15:0] sext_ln64_141_fu_8386_p1;
wire  signed [15:0] sext_ln64_142_fu_8393_p1;
wire  signed [15:0] sext_ln64_143_fu_8400_p1;
wire  signed [15:0] sext_ln64_144_fu_8410_p1;
wire  signed [15:0] sext_ln64_145_fu_8417_p1;
wire  signed [15:0] sext_ln64_146_fu_8436_p1;
wire  signed [15:0] sext_ln64_147_fu_8446_p1;
wire  signed [15:0] sext_ln64_148_fu_8453_p1;
wire  signed [15:0] sext_ln64_149_fu_8460_p1;
wire  signed [15:0] sext_ln64_150_fu_8467_p1;
wire  signed [15:0] sext_ln64_151_fu_8477_p1;
wire  signed [15:0] sext_ln64_152_fu_8484_p1;
wire  signed [15:0] sext_ln64_153_fu_8497_p1;
wire  signed [15:0] sext_ln64_154_fu_8504_p1;
wire  signed [15:0] sext_ln64_155_fu_8511_p1;
wire  signed [15:0] sext_ln64_156_fu_8518_p1;
wire  signed [15:0] sext_ln64_157_fu_8525_p1;
wire  signed [15:0] sext_ln64_158_fu_8532_p1;
wire  signed [15:0] sext_ln64_159_fu_8539_p1;
wire  signed [15:0] sext_ln64_160_fu_8546_p1;
wire  signed [15:0] sext_ln64_161_fu_8556_p1;
wire  signed [15:0] sext_ln64_162_fu_8563_p1;
wire  signed [15:0] sext_ln64_163_fu_8582_p1;
wire  signed [15:0] sext_ln64_164_fu_8592_p1;
wire  signed [15:0] sext_ln64_165_fu_8599_p1;
wire  signed [15:0] sext_ln64_166_fu_8606_p1;
wire  signed [15:0] sext_ln64_167_fu_8613_p1;
wire  signed [15:0] sext_ln64_168_fu_8623_p1;
wire  signed [15:0] sext_ln64_169_fu_8630_p1;
wire  signed [15:0] sext_ln64_170_fu_8643_p1;
wire  signed [15:0] sext_ln64_171_fu_8650_p1;
wire  signed [15:0] sext_ln64_172_fu_8657_p1;
wire  signed [15:0] sext_ln64_173_fu_8664_p1;
wire  signed [15:0] sext_ln64_174_fu_8671_p1;
wire  signed [15:0] sext_ln64_175_fu_8678_p1;
wire  signed [15:0] sext_ln64_176_fu_8685_p1;
wire  signed [15:0] sext_ln64_177_fu_8692_p1;
wire  signed [15:0] sext_ln64_178_fu_8702_p1;
wire  signed [15:0] sext_ln64_179_fu_8709_p1;
wire  signed [15:0] sext_ln64_180_fu_8728_p1;
wire  signed [15:0] sext_ln64_181_fu_8738_p1;
wire  signed [15:0] sext_ln64_182_fu_8745_p1;
wire  signed [15:0] sext_ln64_183_fu_8752_p1;
wire  signed [15:0] sext_ln64_184_fu_8759_p1;
wire  signed [15:0] sext_ln64_185_fu_8769_p1;
wire  signed [15:0] sext_ln64_186_fu_8776_p1;
wire  signed [15:0] sext_ln64_187_fu_8789_p1;
wire  signed [15:0] sext_ln64_188_fu_8796_p1;
wire  signed [15:0] sext_ln64_189_fu_8803_p1;
wire  signed [15:0] sext_ln64_190_fu_8810_p1;
wire  signed [15:0] sext_ln64_191_fu_8817_p1;
wire  signed [15:0] sext_ln64_192_fu_8824_p1;
wire  signed [15:0] sext_ln64_193_fu_8831_p1;
wire  signed [15:0] sext_ln64_194_fu_8838_p1;
wire  signed [15:0] sext_ln64_195_fu_8848_p1;
wire  signed [15:0] sext_ln64_196_fu_8855_p1;
wire  signed [15:0] sext_ln64_197_fu_8874_p1;
wire  signed [15:0] sext_ln64_198_fu_8884_p1;
wire  signed [15:0] sext_ln64_199_fu_8891_p1;
wire  signed [15:0] sext_ln64_200_fu_8898_p1;
wire  signed [15:0] sext_ln64_201_fu_8905_p1;
wire  signed [15:0] sext_ln64_202_fu_8915_p1;
wire  signed [15:0] sext_ln64_203_fu_8922_p1;
wire  signed [15:0] sext_ln64_204_fu_8935_p1;
wire  signed [15:0] sext_ln64_205_fu_8942_p1;
wire  signed [15:0] sext_ln64_206_fu_8949_p1;
wire  signed [15:0] sext_ln64_207_fu_8956_p1;
wire  signed [15:0] sext_ln64_208_fu_8963_p1;
wire  signed [15:0] sext_ln64_209_fu_8970_p1;
wire  signed [15:0] sext_ln64_210_fu_8977_p1;
wire  signed [15:0] sext_ln64_211_fu_8984_p1;
wire  signed [15:0] sext_ln64_212_fu_8994_p1;
wire  signed [15:0] sext_ln64_213_fu_9001_p1;
wire  signed [15:0] sext_ln64_214_fu_9020_p1;
wire  signed [15:0] sext_ln64_215_fu_9030_p1;
wire  signed [15:0] sext_ln64_216_fu_9037_p1;
wire  signed [15:0] sext_ln64_217_fu_9044_p1;
wire  signed [15:0] sext_ln64_218_fu_9051_p1;
wire  signed [15:0] sext_ln64_219_fu_9061_p1;
wire  signed [15:0] sext_ln64_220_fu_9068_p1;
wire  signed [15:0] sext_ln64_221_fu_9081_p1;
wire  signed [15:0] sext_ln64_222_fu_9088_p1;
wire  signed [15:0] sext_ln64_223_fu_9095_p1;
wire  signed [15:0] sext_ln64_224_fu_9102_p1;
wire  signed [15:0] sext_ln64_225_fu_9109_p1;
wire  signed [15:0] sext_ln64_226_fu_9116_p1;
wire  signed [15:0] sext_ln64_227_fu_9123_p1;
wire  signed [15:0] sext_ln64_228_fu_9130_p1;
wire  signed [15:0] sext_ln64_229_fu_9140_p1;
wire  signed [15:0] sext_ln64_230_fu_9147_p1;
wire  signed [15:0] sext_ln64_231_fu_9166_p1;
wire  signed [15:0] sext_ln64_232_fu_9176_p1;
wire  signed [15:0] sext_ln64_233_fu_9183_p1;
wire  signed [15:0] sext_ln64_234_fu_9190_p1;
wire  signed [15:0] sext_ln64_235_fu_9197_p1;
wire  signed [15:0] sext_ln64_236_fu_9207_p1;
wire  signed [15:0] sext_ln64_237_fu_9214_p1;
wire  signed [15:0] sext_ln64_238_fu_9227_p1;
wire  signed [15:0] sext_ln64_239_fu_9234_p1;
wire  signed [15:0] sext_ln64_240_fu_9241_p1;
wire  signed [15:0] sext_ln64_241_fu_9248_p1;
wire  signed [15:0] sext_ln64_242_fu_9255_p1;
wire  signed [15:0] sext_ln64_243_fu_9262_p1;
wire  signed [15:0] sext_ln64_244_fu_9269_p1;
wire  signed [15:0] sext_ln64_245_fu_9276_p1;
wire  signed [15:0] sext_ln64_246_fu_9286_p1;
wire  signed [15:0] sext_ln64_247_fu_9293_p1;
wire  signed [15:0] sext_ln64_248_fu_9312_p1;
wire  signed [15:0] sext_ln64_249_fu_9322_p1;
wire  signed [15:0] sext_ln64_250_fu_9329_p1;
wire  signed [15:0] sext_ln64_251_fu_9336_p1;
wire  signed [15:0] sext_ln64_252_fu_9343_p1;
wire  signed [15:0] sext_ln64_253_fu_9353_p1;
wire  signed [15:0] sext_ln64_254_fu_9360_p1;
wire  signed [15:0] sext_ln64_255_fu_9373_p1;
wire  signed [15:0] sext_ln64_256_fu_9380_p1;
wire  signed [15:0] sext_ln64_257_fu_9387_p1;
wire  signed [15:0] sext_ln64_258_fu_9394_p1;
wire  signed [15:0] sext_ln64_259_fu_9401_p1;
wire  signed [15:0] sext_ln64_260_fu_9408_p1;
wire  signed [15:0] sext_ln64_261_fu_9415_p1;
wire  signed [15:0] sext_ln64_262_fu_9422_p1;
wire  signed [15:0] sext_ln64_263_fu_9432_p1;
wire  signed [15:0] sext_ln64_264_fu_9439_p1;
wire  signed [15:0] sext_ln64_265_fu_9458_p1;
wire  signed [15:0] sext_ln64_266_fu_9468_p1;
wire  signed [15:0] sext_ln64_267_fu_9475_p1;
wire  signed [15:0] sext_ln64_268_fu_9482_p1;
wire  signed [15:0] sext_ln64_269_fu_9489_p1;
wire  signed [15:0] sext_ln64_270_fu_9499_p1;
wire  signed [15:0] sext_ln64_271_fu_9506_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg = 1'b0;
end

JetTaggerNN_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start),
    .ap_done(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_done),
    .ap_idle(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_idle),
    .ap_ready(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_ready),
    .data_0_val1(p_read),
    .data_1_val2(p_read1),
    .data_2_val3(p_read2),
    .data_3_val4(p_read3),
    .data_4_val5(p_read4),
    .data_5_val6(p_read5),
    .data_6_val7(p_read6),
    .data_7_val8(p_read7),
    .data_8_val9(p_read8),
    .data_9_val10(p_read9),
    .data_10_val11(p_read10),
    .data_11_val12(p_read11),
    .data_12_val13(p_read12),
    .data_13_val14(p_read13),
    .data_14_val15(p_read14),
    .data_15_val16(p_read15),
    .data_16_val17(p_read16),
    .data_17_val18(p_read17),
    .data_18_val19(p_read18),
    .data_19_val20(p_read19),
    .data_20_val21(p_read20),
    .data_21_val22(p_read21),
    .data_22_val23(p_read22),
    .data_23_val24(p_read23),
    .data_24_val25(p_read24),
    .data_25_val26(p_read25),
    .data_26_val27(p_read26),
    .data_27_val28(p_read27),
    .data_28_val29(p_read28),
    .data_29_val30(p_read29),
    .data_30_val31(p_read30),
    .data_31_val32(p_read31),
    .data_32_val33(p_read32),
    .data_33_val34(p_read33),
    .data_34_val35(p_read34),
    .data_35_val36(p_read35),
    .data_36_val37(p_read36),
    .data_37_val38(p_read37),
    .data_38_val39(p_read38),
    .data_39_val40(p_read39),
    .data_40_val41(p_read40),
    .data_41_val42(p_read41),
    .data_42_val43(p_read42),
    .data_43_val44(p_read43),
    .data_44_val45(p_read44),
    .data_45_val46(p_read45),
    .data_46_val47(p_read46),
    .data_47_val48(p_read47),
    .data_48_val49(p_read48),
    .data_49_val50(p_read49),
    .data_50_val51(p_read50),
    .data_51_val52(p_read51),
    .data_52_val53(p_read52),
    .data_53_val54(p_read53),
    .data_54_val55(p_read54),
    .data_55_val56(p_read55),
    .data_56_val57(p_read56),
    .data_57_val58(p_read57),
    .data_58_val59(p_read58),
    .data_59_val60(p_read59),
    .data_60_val61(p_read60),
    .data_61_val62(p_read61),
    .data_62_val63(p_read62),
    .data_63_val64(p_read63),
    .data_64_val65(p_read64),
    .data_65_val66(p_read65),
    .data_66_val67(p_read66),
    .data_67_val68(p_read67),
    .data_68_val69(p_read68),
    .data_69_val70(p_read69),
    .data_70_val71(p_read70),
    .data_71_val72(p_read71),
    .data_72_val73(p_read72),
    .data_73_val74(p_read73),
    .data_74_val75(p_read74),
    .data_75_val76(p_read75),
    .data_76_val77(p_read76),
    .data_77_val78(p_read77),
    .data_78_val79(p_read78),
    .data_79_val80(p_read79),
    .data_80_val81(p_read80),
    .data_81_val82(p_read81),
    .data_82_val83(p_read82),
    .data_83_val84(p_read83),
    .data_84_val85(p_read84),
    .data_85_val86(p_read85),
    .data_86_val87(p_read86),
    .data_87_val88(p_read87),
    .data_88_val89(p_read88),
    .data_89_val90(p_read89),
    .data_90_val91(p_read90),
    .data_91_val92(p_read91),
    .data_92_val93(p_read92),
    .data_93_val94(p_read93),
    .data_94_val95(p_read94),
    .data_95_val96(p_read95),
    .data_96_val97(p_read96),
    .data_97_val98(p_read97),
    .data_98_val99(p_read98),
    .data_99_val100(p_read99),
    .data_100_val101(p_read100),
    .data_101_val102(p_read101),
    .data_102_val103(p_read102),
    .data_103_val104(p_read103),
    .data_104_val105(p_read104),
    .data_105_val106(p_read105),
    .data_106_val107(p_read106),
    .data_107_val108(p_read107),
    .data_108_val109(p_read108),
    .data_109_val110(p_read109),
    .data_110_val111(p_read110),
    .data_111_val112(p_read111),
    .data_112_val113(p_read112),
    .data_113_val114(p_read113),
    .data_114_val115(p_read114),
    .data_115_val116(p_read115),
    .data_116_val117(p_read116),
    .data_117_val118(p_read117),
    .data_118_val119(p_read118),
    .data_119_val120(p_read119),
    .data_120_val121(p_read120),
    .data_121_val122(p_read121),
    .data_122_val123(p_read122),
    .data_123_val124(p_read123),
    .data_124_val125(p_read124),
    .data_125_val126(p_read125),
    .data_126_val127(p_read126),
    .data_127_val128(p_read127),
    .data_128_val129(p_read128),
    .data_129_val130(p_read129),
    .data_130_val131(p_read130),
    .data_131_val132(p_read131),
    .data_132_val133(p_read132),
    .data_133_val134(p_read133),
    .data_134_val135(p_read134),
    .data_135_val136(p_read135),
    .data_136_val137(p_read136),
    .data_137_val138(p_read137),
    .data_138_val139(p_read138),
    .data_139_val140(p_read139),
    .data_140_val141(p_read140),
    .data_141_val142(p_read141),
    .data_142_val143(p_read142),
    .data_143_val144(p_read143),
    .data_144_val145(p_read144),
    .data_145_val146(p_read145),
    .data_146_val147(p_read146),
    .data_147_val148(p_read147),
    .data_148_val149(p_read148),
    .data_149_val150(p_read149),
    .data_150_val151(p_read150),
    .data_151_val152(p_read151),
    .data_152_val153(p_read152),
    .data_153_val154(p_read153),
    .data_154_val155(p_read154),
    .data_155_val156(p_read155),
    .data_156_val157(p_read156),
    .data_157_val158(p_read157),
    .data_158_val159(p_read158),
    .data_159_val160(p_read159),
    .data_160_val161(p_read160),
    .data_161_val162(p_read161),
    .data_162_val163(p_read162),
    .data_163_val164(p_read163),
    .data_164_val165(p_read164),
    .data_165_val166(p_read165),
    .data_166_val167(p_read166),
    .data_167_val168(p_read167),
    .data_168_val169(p_read168),
    .data_169_val170(p_read169),
    .data_170_val171(p_read170),
    .data_171_val172(p_read171),
    .data_172_val173(p_read172),
    .data_173_val174(p_read173),
    .data_174_val175(p_read174),
    .data_175_val176(p_read175),
    .data_176_val177(p_read176),
    .data_177_val178(p_read177),
    .data_178_val179(p_read178),
    .data_179_val180(p_read179),
    .data_180_val181(p_read180),
    .data_181_val182(p_read181),
    .data_182_val183(p_read182),
    .data_183_val184(p_read183),
    .data_184_val185(p_read184),
    .data_185_val186(p_read185),
    .data_186_val187(p_read186),
    .data_187_val188(p_read187),
    .data_188_val189(p_read188),
    .data_189_val190(p_read189),
    .data_190_val191(p_read190),
    .data_191_val192(p_read191),
    .data_192_val193(p_read192),
    .data_193_val194(p_read193),
    .data_194_val195(p_read194),
    .data_195_val196(p_read195),
    .data_196_val197(p_read196),
    .data_197_val198(p_read197),
    .data_198_val199(p_read198),
    .data_199_val200(p_read199),
    .data_200_val201(p_read200),
    .data_201_val202(p_read201),
    .data_202_val203(p_read202),
    .data_203_val204(p_read203),
    .data_204_val205(p_read204),
    .data_205_val206(p_read205),
    .data_206_val207(p_read206),
    .data_207_val208(p_read207),
    .data_208_val209(p_read208),
    .data_209_val210(p_read209),
    .data_210_val211(p_read210),
    .data_211_val212(p_read211),
    .data_212_val213(p_read212),
    .data_213_val214(p_read213),
    .data_214_val215(p_read214),
    .data_215_val216(p_read215),
    .data_216_val217(p_read216),
    .data_217_val218(p_read217),
    .data_218_val219(p_read218),
    .data_219_val220(p_read219),
    .data_220_val221(p_read220),
    .data_221_val222(p_read221),
    .data_222_val223(p_read222),
    .data_223_val224(p_read223),
    .data_224_val225(p_read224),
    .data_225_val226(p_read225),
    .data_226_val227(p_read226),
    .data_227_val228(p_read227),
    .data_228_val229(p_read228),
    .data_229_val230(p_read229),
    .data_230_val231(p_read230),
    .data_231_val232(p_read231),
    .data_232_val233(p_read232),
    .data_233_val234(p_read233),
    .data_234_val235(p_read234),
    .data_235_val236(p_read235),
    .data_236_val237(p_read236),
    .data_237_val238(p_read237),
    .data_238_val239(p_read238),
    .data_239_val240(p_read239),
    .data_240_val241(p_read240),
    .data_241_val242(p_read241),
    .data_242_val243(p_read242),
    .data_243_val244(p_read243),
    .data_244_val245(p_read244),
    .data_245_val246(p_read245),
    .data_246_val247(p_read246),
    .data_247_val248(p_read247),
    .data_248_val249(p_read248),
    .data_249_val250(p_read249),
    .data_250_val251(p_read250),
    .data_251_val252(p_read251),
    .data_252_val253(p_read252),
    .data_253_val254(p_read253),
    .data_254_val255(p_read254),
    .data_255_val256(p_read255),
    .data_256_val257(p_read256),
    .data_257_val258(p_read257),
    .data_258_val259(p_read258),
    .data_259_val260(p_read259),
    .data_260_val261(p_read260),
    .data_261_val262(p_read261),
    .data_262_val263(p_read262),
    .data_263_val264(p_read263),
    .data_264_val265(p_read264),
    .data_265_val266(p_read265),
    .data_266_val267(p_read266),
    .data_267_val268(p_read267),
    .data_268_val269(p_read268),
    .data_269_val270(p_read269),
    .data_270_val271(p_read270),
    .data_271_val272(p_read271),
    .data_272_val273(p_read272),
    .data_273_val274(p_read273),
    .data_274_val275(p_read274),
    .data_275_val276(p_read275),
    .data_276_val277(p_read276),
    .data_277_val278(p_read277),
    .data_278_val279(p_read278),
    .data_279_val280(p_read279),
    .data_280_val281(p_read280),
    .data_281_val282(p_read281),
    .data_282_val283(p_read282),
    .data_283_val284(p_read283),
    .data_284_val285(p_read284),
    .data_285_val286(p_read285),
    .data_286_val287(p_read286),
    .data_287_val288(p_read287),
    .data_288_val289(p_read288),
    .data_289_val290(p_read289),
    .data_290_val291(p_read290),
    .data_291_val292(p_read291),
    .data_292_val293(p_read292),
    .data_293_val294(p_read293),
    .data_294_val295(p_read294),
    .data_295_val296(p_read295),
    .data_296_val297(p_read296),
    .data_297_val298(p_read297),
    .data_298_val299(p_read298),
    .data_299_val300(p_read299),
    .data_300_val301(p_read300),
    .data_301_val302(p_read301),
    .data_302_val303(p_read302),
    .data_303_val304(p_read303),
    .data_304_val305(p_read304),
    .data_305_val306(p_read305),
    .data_306_val307(p_read306),
    .data_307_val308(p_read307),
    .data_308_val309(p_read308),
    .data_309_val310(p_read309),
    .data_310_val311(p_read310),
    .data_311_val312(p_read311),
    .data_312_val313(p_read312),
    .data_313_val314(p_read313),
    .data_314_val315(p_read314),
    .data_315_val316(p_read315),
    .data_316_val317(p_read316),
    .data_317_val318(p_read317),
    .data_318_val319(p_read318),
    .data_319_val320(p_read319),
    .data_320_val321(p_read320),
    .data_321_val322(p_read321),
    .data_322_val323(p_read322),
    .data_323_val324(p_read323),
    .data_324_val325(p_read324),
    .data_325_val326(p_read325),
    .data_326_val327(p_read326),
    .data_327_val328(p_read327),
    .data_328_val329(p_read328),
    .data_329_val330(p_read329),
    .data_330_val331(p_read330),
    .data_331_val332(p_read331),
    .data_332_val333(p_read332),
    .data_333_val334(p_read333),
    .data_334_val335(p_read334),
    .data_335_val336(p_read335),
    .data_336_val337(p_read336),
    .data_337_val338(p_read337),
    .data_338_val339(p_read338),
    .data_339_val340(p_read339),
    .data_340_val341(p_read340),
    .data_341_val342(p_read341),
    .data_342_val343(p_read342),
    .data_343_val344(p_read343),
    .data_344_val345(p_read344),
    .data_345_val346(p_read345),
    .data_346_val347(p_read346),
    .data_347_val348(p_read347),
    .data_348_val349(p_read348),
    .data_349_val350(p_read349),
    .data_350_val351(p_read350),
    .data_351_val352(p_read351),
    .data_352_val353(p_read352),
    .data_353_val354(p_read353),
    .data_354_val355(p_read354),
    .data_355_val356(p_read355),
    .data_356_val357(p_read356),
    .data_357_val358(p_read357),
    .data_358_val359(p_read358),
    .data_359_val360(p_read359),
    .data_360_val361(p_read360),
    .data_361_val362(p_read361),
    .data_362_val363(p_read362),
    .data_363_val364(p_read363),
    .data_364_val365(p_read364),
    .data_365_val366(p_read365),
    .data_366_val367(p_read366),
    .data_367_val368(p_read367),
    .data_368_val369(p_read368),
    .data_369_val370(p_read369),
    .data_370_val371(p_read370),
    .data_371_val372(p_read371),
    .data_372_val373(p_read372),
    .data_373_val374(p_read373),
    .data_374_val375(p_read374),
    .data_375_val376(p_read375),
    .data_376_val377(p_read376),
    .data_377_val378(p_read377),
    .data_378_val379(p_read378),
    .data_379_val380(p_read379),
    .data_380_val381(p_read380),
    .data_381_val382(p_read381),
    .data_382_val383(p_read382),
    .data_383_val384(p_read383),
    .data_384_val385(p_read384),
    .data_385_val386(p_read385),
    .data_386_val387(p_read386),
    .data_387_val388(p_read387),
    .data_388_val389(p_read388),
    .data_389_val390(p_read389),
    .data_390_val391(p_read390),
    .data_391_val392(p_read391),
    .data_392_val393(p_read392),
    .data_393_val394(p_read393),
    .data_394_val395(p_read394),
    .data_395_val396(p_read395),
    .data_396_val397(p_read396),
    .data_397_val398(p_read397),
    .data_398_val399(p_read398),
    .data_399_val400(p_read399),
    .data_400_val401(p_read400),
    .data_401_val402(p_read401),
    .data_402_val403(p_read402),
    .data_403_val404(p_read403),
    .data_404_val405(p_read404),
    .data_405_val406(p_read405),
    .data_406_val407(p_read406),
    .data_407_val408(p_read407),
    .data_408_val409(p_read408),
    .data_409_val410(p_read409),
    .data_410_val411(p_read410),
    .data_411_val412(p_read411),
    .data_412_val413(p_read412),
    .data_413_val414(p_read413),
    .data_414_val415(p_read414),
    .data_415_val416(p_read415),
    .data_416_val417(p_read416),
    .data_417_val418(p_read417),
    .data_418_val419(p_read418),
    .data_419_val420(p_read419),
    .data_420_val421(p_read420),
    .data_421_val422(p_read421),
    .data_422_val423(p_read422),
    .data_423_val424(p_read423),
    .data_424_val425(p_read424),
    .data_425_val426(p_read425),
    .data_426_val427(p_read426),
    .data_427_val428(p_read427),
    .data_428_val429(p_read428),
    .data_429_val430(p_read429),
    .data_430_val431(p_read430),
    .data_431_val432(p_read431),
    .data_432_val433(p_read432),
    .data_433_val434(p_read433),
    .data_434_val435(p_read434),
    .data_435_val436(p_read435),
    .data_436_val437(p_read436),
    .data_437_val438(p_read437),
    .data_438_val439(p_read438),
    .data_439_val440(p_read439),
    .data_440_val441(p_read440),
    .data_441_val442(p_read441),
    .data_442_val443(p_read442),
    .data_443_val444(p_read443),
    .data_444_val445(p_read444),
    .data_445_val446(p_read445),
    .data_446_val447(p_read446),
    .data_447_val448(p_read447),
    .data_448_val449(p_read448),
    .data_449_val450(p_read449),
    .data_450_val451(p_read450),
    .data_451_val452(p_read451),
    .data_452_val453(p_read452),
    .data_453_val454(p_read453),
    .data_454_val455(p_read454),
    .data_455_val456(p_read455),
    .data_456_val457(p_read456),
    .data_457_val458(p_read457),
    .data_458_val459(p_read458),
    .data_459_val460(p_read459),
    .data_460_val461(p_read460),
    .data_461_val462(p_read461),
    .data_462_val463(p_read462),
    .data_463_val464(p_read463),
    .data_464_val465(p_read464),
    .data_465_val466(p_read465),
    .data_466_val467(p_read466),
    .data_467_val468(p_read467),
    .data_468_val469(p_read468),
    .data_469_val470(p_read469),
    .data_470_val471(p_read470),
    .data_471_val472(p_read471),
    .data_472_val473(p_read472),
    .data_473_val474(p_read473),
    .data_474_val475(p_read474),
    .data_475_val476(p_read475),
    .data_476_val477(p_read476),
    .data_477_val478(p_read477),
    .data_478_val479(p_read478),
    .data_479_val480(p_read479),
    .data_480_val481(p_read480),
    .data_481_val482(p_read481),
    .data_482_val483(p_read482),
    .data_483_val484(p_read483),
    .data_484_val485(p_read484),
    .data_485_val486(p_read485),
    .data_486_val487(p_read486),
    .data_487_val488(p_read487),
    .data_488_val489(p_read488),
    .data_489_val490(p_read489),
    .data_490_val491(p_read490),
    .data_491_val492(p_read491),
    .data_492_val493(p_read492),
    .data_493_val494(p_read493),
    .data_494_val495(p_read494),
    .data_495_val496(p_read495),
    .data_496_val497(p_read496),
    .data_497_val498(p_read497),
    .data_498_val499(p_read498),
    .data_499_val500(p_read499),
    .data_500_val501(p_read500),
    .data_501_val502(p_read501),
    .data_502_val503(p_read502),
    .data_503_val504(p_read503),
    .data_504_val505(p_read504),
    .data_505_val506(p_read505),
    .data_506_val507(p_read506),
    .data_507_val508(p_read507),
    .data_508_val509(p_read508),
    .data_509_val510(p_read509),
    .data_510_val511(p_read510),
    .data_511_val512(p_read511),
    .res_0(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0),
    .res_0_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0_ap_vld),
    .res_1(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1),
    .res_1_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1_ap_vld),
    .res_2(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_2),
    .res_2_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_2_ap_vld),
    .res_3(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3),
    .res_3_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3_ap_vld),
    .res_4(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4),
    .res_4_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4_ap_vld),
    .res_5(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5),
    .res_5_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5_ap_vld),
    .res_6(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6),
    .res_6_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6_ap_vld),
    .res_7(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7),
    .res_7_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7_ap_vld),
    .res_8(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8),
    .res_8_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8_ap_vld),
    .res_9(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9),
    .res_9_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9_ap_vld),
    .res_10(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10),
    .res_10_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10_ap_vld),
    .res_11(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11),
    .res_11_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11_ap_vld),
    .res_12(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_12),
    .res_12_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_12_ap_vld),
    .res_13(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13),
    .res_13_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13_ap_vld),
    .res_14(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_14),
    .res_14_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_14_ap_vld),
    .res_15(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15),
    .res_15_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15_ap_vld),
    .res_16(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16),
    .res_16_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16_ap_vld),
    .res_17(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_17),
    .res_17_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_17_ap_vld),
    .res_18(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18),
    .res_18_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18_ap_vld),
    .res_19(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19),
    .res_19_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19_ap_vld),
    .res_20(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20),
    .res_20_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20_ap_vld),
    .res_21(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21),
    .res_21_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21_ap_vld),
    .res_22(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22),
    .res_22_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22_ap_vld),
    .res_23(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23),
    .res_23_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23_ap_vld),
    .res_24(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_24),
    .res_24_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_24_ap_vld),
    .res_25(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25),
    .res_25_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25_ap_vld),
    .res_26(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26),
    .res_26_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26_ap_vld),
    .res_27(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27),
    .res_27_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27_ap_vld),
    .res_28(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28),
    .res_28_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28_ap_vld),
    .res_29(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29),
    .res_29_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29_ap_vld),
    .res_30(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_30),
    .res_30_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_30_ap_vld),
    .res_31(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31),
    .res_31_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31_ap_vld),
    .res_32(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32),
    .res_32_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32_ap_vld),
    .res_33(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33),
    .res_33_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33_ap_vld),
    .res_34(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_34),
    .res_34_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_34_ap_vld),
    .res_35(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35),
    .res_35_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35_ap_vld),
    .res_36(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36),
    .res_36_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36_ap_vld),
    .res_37(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37),
    .res_37_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37_ap_vld),
    .res_38(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38),
    .res_38_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38_ap_vld),
    .res_39(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39),
    .res_39_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39_ap_vld),
    .res_40(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40),
    .res_40_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40_ap_vld),
    .res_41(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41),
    .res_41_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41_ap_vld),
    .res_42(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42),
    .res_42_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42_ap_vld),
    .res_43(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43),
    .res_43_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43_ap_vld),
    .res_44(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_44),
    .res_44_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_44_ap_vld),
    .res_45(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45),
    .res_45_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45_ap_vld),
    .res_46(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_46),
    .res_46_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_46_ap_vld),
    .res_47(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47),
    .res_47_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47_ap_vld),
    .res_48(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48),
    .res_48_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48_ap_vld),
    .res_49(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_49),
    .res_49_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_49_ap_vld),
    .res_50(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50),
    .res_50_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50_ap_vld),
    .res_51(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51),
    .res_51_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51_ap_vld),
    .res_52(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52),
    .res_52_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52_ap_vld),
    .res_53(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53),
    .res_53_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53_ap_vld),
    .res_54(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54),
    .res_54_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54_ap_vld),
    .res_55(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55),
    .res_55_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55_ap_vld),
    .res_56(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_56),
    .res_56_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_56_ap_vld),
    .res_57(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57),
    .res_57_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57_ap_vld),
    .res_58(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58),
    .res_58_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58_ap_vld),
    .res_59(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59),
    .res_59_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59_ap_vld),
    .res_60(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60),
    .res_60_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60_ap_vld),
    .res_61(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61),
    .res_61_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61_ap_vld),
    .res_62(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_62),
    .res_62_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_62_ap_vld),
    .res_63(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63),
    .res_63_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63_ap_vld),
    .res_64(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64),
    .res_64_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64_ap_vld),
    .res_65(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65),
    .res_65_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65_ap_vld),
    .res_66(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_66),
    .res_66_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_66_ap_vld),
    .res_67(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67),
    .res_67_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67_ap_vld),
    .res_68(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68),
    .res_68_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68_ap_vld),
    .res_69(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69),
    .res_69_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69_ap_vld),
    .res_70(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70),
    .res_70_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70_ap_vld),
    .res_71(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71),
    .res_71_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71_ap_vld),
    .res_72(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72),
    .res_72_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72_ap_vld),
    .res_73(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73),
    .res_73_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73_ap_vld),
    .res_74(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74),
    .res_74_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74_ap_vld),
    .res_75(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75),
    .res_75_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75_ap_vld),
    .res_76(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_76),
    .res_76_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_76_ap_vld),
    .res_77(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77),
    .res_77_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77_ap_vld),
    .res_78(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_78),
    .res_78_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_78_ap_vld),
    .res_79(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79),
    .res_79_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79_ap_vld),
    .res_80(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80),
    .res_80_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80_ap_vld),
    .res_81(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_81),
    .res_81_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_81_ap_vld),
    .res_82(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82),
    .res_82_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82_ap_vld),
    .res_83(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83),
    .res_83_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83_ap_vld),
    .res_84(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84),
    .res_84_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84_ap_vld),
    .res_85(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85),
    .res_85_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85_ap_vld),
    .res_86(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86),
    .res_86_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86_ap_vld),
    .res_87(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87),
    .res_87_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87_ap_vld),
    .res_88(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_88),
    .res_88_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_88_ap_vld),
    .res_89(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89),
    .res_89_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89_ap_vld),
    .res_90(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90),
    .res_90_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90_ap_vld),
    .res_91(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91),
    .res_91_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91_ap_vld),
    .res_92(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92),
    .res_92_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92_ap_vld),
    .res_93(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93),
    .res_93_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93_ap_vld),
    .res_94(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_94),
    .res_94_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_94_ap_vld),
    .res_95(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95),
    .res_95_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95_ap_vld),
    .res_96(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96),
    .res_96_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96_ap_vld),
    .res_97(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97),
    .res_97_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97_ap_vld),
    .res_98(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_98),
    .res_98_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_98_ap_vld),
    .res_99(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99),
    .res_99_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99_ap_vld),
    .res_100(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100),
    .res_100_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100_ap_vld),
    .res_101(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101),
    .res_101_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101_ap_vld),
    .res_102(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102),
    .res_102_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102_ap_vld),
    .res_103(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103),
    .res_103_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103_ap_vld),
    .res_104(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104),
    .res_104_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104_ap_vld),
    .res_105(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105),
    .res_105_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105_ap_vld),
    .res_106(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106),
    .res_106_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106_ap_vld),
    .res_107(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107),
    .res_107_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107_ap_vld),
    .res_108(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_108),
    .res_108_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_108_ap_vld),
    .res_109(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109),
    .res_109_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109_ap_vld),
    .res_110(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_110),
    .res_110_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_110_ap_vld),
    .res_111(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111),
    .res_111_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111_ap_vld),
    .res_112(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112),
    .res_112_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112_ap_vld),
    .res_113(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_113),
    .res_113_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_113_ap_vld),
    .res_114(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114),
    .res_114_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114_ap_vld),
    .res_115(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115),
    .res_115_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115_ap_vld),
    .res_116(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116),
    .res_116_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116_ap_vld),
    .res_117(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117),
    .res_117_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117_ap_vld),
    .res_118(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118),
    .res_118_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118_ap_vld),
    .res_119(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119),
    .res_119_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119_ap_vld),
    .res_120(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_120),
    .res_120_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_120_ap_vld),
    .res_121(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121),
    .res_121_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121_ap_vld),
    .res_122(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122),
    .res_122_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122_ap_vld),
    .res_123(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123),
    .res_123_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123_ap_vld),
    .res_124(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124),
    .res_124_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124_ap_vld),
    .res_125(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125),
    .res_125_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125_ap_vld),
    .res_126(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_126),
    .res_126_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_126_ap_vld),
    .res_127(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127),
    .res_127_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127_ap_vld),
    .res_128(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128),
    .res_128_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128_ap_vld),
    .res_129(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129),
    .res_129_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129_ap_vld),
    .res_130(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_130),
    .res_130_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_130_ap_vld),
    .res_131(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131),
    .res_131_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131_ap_vld),
    .res_132(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132),
    .res_132_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132_ap_vld),
    .res_133(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133),
    .res_133_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133_ap_vld),
    .res_134(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134),
    .res_134_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134_ap_vld),
    .res_135(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135),
    .res_135_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135_ap_vld),
    .res_136(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136),
    .res_136_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136_ap_vld),
    .res_137(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137),
    .res_137_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137_ap_vld),
    .res_138(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138),
    .res_138_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138_ap_vld),
    .res_139(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139),
    .res_139_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139_ap_vld),
    .res_140(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_140),
    .res_140_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_140_ap_vld),
    .res_141(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141),
    .res_141_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141_ap_vld),
    .res_142(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_142),
    .res_142_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_142_ap_vld),
    .res_143(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143),
    .res_143_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143_ap_vld),
    .res_144(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144),
    .res_144_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144_ap_vld),
    .res_145(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_145),
    .res_145_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_145_ap_vld),
    .res_146(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146),
    .res_146_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146_ap_vld),
    .res_147(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147),
    .res_147_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147_ap_vld),
    .res_148(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148),
    .res_148_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148_ap_vld),
    .res_149(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149),
    .res_149_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149_ap_vld),
    .res_150(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150),
    .res_150_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150_ap_vld),
    .res_151(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151),
    .res_151_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151_ap_vld),
    .res_152(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_152),
    .res_152_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_152_ap_vld),
    .res_153(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153),
    .res_153_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153_ap_vld),
    .res_154(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154),
    .res_154_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154_ap_vld),
    .res_155(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155),
    .res_155_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155_ap_vld),
    .res_156(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156),
    .res_156_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156_ap_vld),
    .res_157(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157),
    .res_157_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157_ap_vld),
    .res_158(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_158),
    .res_158_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_158_ap_vld),
    .res_159(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159),
    .res_159_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159_ap_vld),
    .res_160(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160),
    .res_160_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160_ap_vld),
    .res_161(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161),
    .res_161_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161_ap_vld),
    .res_162(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_162),
    .res_162_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_162_ap_vld),
    .res_163(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163),
    .res_163_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163_ap_vld),
    .res_164(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164),
    .res_164_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164_ap_vld),
    .res_165(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165),
    .res_165_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165_ap_vld),
    .res_166(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166),
    .res_166_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166_ap_vld),
    .res_167(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167),
    .res_167_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167_ap_vld),
    .res_168(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168),
    .res_168_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168_ap_vld),
    .res_169(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169),
    .res_169_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169_ap_vld),
    .res_170(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170),
    .res_170_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170_ap_vld),
    .res_171(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171),
    .res_171_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171_ap_vld),
    .res_172(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_172),
    .res_172_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_172_ap_vld),
    .res_173(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173),
    .res_173_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173_ap_vld),
    .res_174(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_174),
    .res_174_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_174_ap_vld),
    .res_175(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175),
    .res_175_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175_ap_vld),
    .res_176(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176),
    .res_176_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176_ap_vld),
    .res_177(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_177),
    .res_177_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_177_ap_vld),
    .res_178(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178),
    .res_178_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178_ap_vld),
    .res_179(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179),
    .res_179_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179_ap_vld),
    .res_180(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180),
    .res_180_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180_ap_vld),
    .res_181(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181),
    .res_181_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181_ap_vld),
    .res_182(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182),
    .res_182_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182_ap_vld),
    .res_183(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183),
    .res_183_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183_ap_vld),
    .res_184(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_184),
    .res_184_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_184_ap_vld),
    .res_185(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185),
    .res_185_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185_ap_vld),
    .res_186(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186),
    .res_186_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186_ap_vld),
    .res_187(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187),
    .res_187_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187_ap_vld),
    .res_188(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188),
    .res_188_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188_ap_vld),
    .res_189(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189),
    .res_189_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189_ap_vld),
    .res_190(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_190),
    .res_190_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_190_ap_vld),
    .res_191(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191),
    .res_191_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191_ap_vld),
    .res_192(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192),
    .res_192_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192_ap_vld),
    .res_193(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193),
    .res_193_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193_ap_vld),
    .res_194(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_194),
    .res_194_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_194_ap_vld),
    .res_195(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195),
    .res_195_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195_ap_vld),
    .res_196(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196),
    .res_196_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196_ap_vld),
    .res_197(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197),
    .res_197_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197_ap_vld),
    .res_198(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198),
    .res_198_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198_ap_vld),
    .res_199(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199),
    .res_199_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199_ap_vld),
    .res_200(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200),
    .res_200_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200_ap_vld),
    .res_201(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201),
    .res_201_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201_ap_vld),
    .res_202(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202),
    .res_202_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202_ap_vld),
    .res_203(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203),
    .res_203_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203_ap_vld),
    .res_204(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_204),
    .res_204_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_204_ap_vld),
    .res_205(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205),
    .res_205_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205_ap_vld),
    .res_206(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_206),
    .res_206_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_206_ap_vld),
    .res_207(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207),
    .res_207_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207_ap_vld),
    .res_208(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208),
    .res_208_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208_ap_vld),
    .res_209(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_209),
    .res_209_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_209_ap_vld),
    .res_210(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210),
    .res_210_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210_ap_vld),
    .res_211(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211),
    .res_211_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211_ap_vld),
    .res_212(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212),
    .res_212_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212_ap_vld),
    .res_213(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213),
    .res_213_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213_ap_vld),
    .res_214(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214),
    .res_214_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214_ap_vld),
    .res_215(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215),
    .res_215_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215_ap_vld),
    .res_216(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_216),
    .res_216_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_216_ap_vld),
    .res_217(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217),
    .res_217_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217_ap_vld),
    .res_218(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218),
    .res_218_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218_ap_vld),
    .res_219(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219),
    .res_219_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219_ap_vld),
    .res_220(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220),
    .res_220_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220_ap_vld),
    .res_221(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221),
    .res_221_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221_ap_vld),
    .res_222(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_222),
    .res_222_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_222_ap_vld),
    .res_223(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223),
    .res_223_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223_ap_vld),
    .res_224(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224),
    .res_224_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224_ap_vld),
    .res_225(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225),
    .res_225_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225_ap_vld),
    .res_226(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_226),
    .res_226_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_226_ap_vld),
    .res_227(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227),
    .res_227_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227_ap_vld),
    .res_228(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228),
    .res_228_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228_ap_vld),
    .res_229(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229),
    .res_229_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229_ap_vld),
    .res_230(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230),
    .res_230_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230_ap_vld),
    .res_231(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231),
    .res_231_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231_ap_vld),
    .res_232(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232),
    .res_232_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232_ap_vld),
    .res_233(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233),
    .res_233_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233_ap_vld),
    .res_234(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234),
    .res_234_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234_ap_vld),
    .res_235(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235),
    .res_235_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235_ap_vld),
    .res_236(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_236),
    .res_236_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_236_ap_vld),
    .res_237(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237),
    .res_237_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237_ap_vld),
    .res_238(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_238),
    .res_238_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_238_ap_vld),
    .res_239(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239),
    .res_239_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239_ap_vld),
    .res_240(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240),
    .res_240_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240_ap_vld),
    .res_241(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_241),
    .res_241_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_241_ap_vld),
    .res_242(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242),
    .res_242_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242_ap_vld),
    .res_243(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243),
    .res_243_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243_ap_vld),
    .res_244(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244),
    .res_244_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244_ap_vld),
    .res_245(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245),
    .res_245_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245_ap_vld),
    .res_246(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246),
    .res_246_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246_ap_vld),
    .res_247(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247),
    .res_247_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247_ap_vld),
    .res_248(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_248),
    .res_248_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_248_ap_vld),
    .res_249(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249),
    .res_249_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249_ap_vld),
    .res_250(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250),
    .res_250_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250_ap_vld),
    .res_251(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251),
    .res_251_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251_ap_vld),
    .res_252(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252),
    .res_252_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252_ap_vld),
    .res_253(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253),
    .res_253_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253_ap_vld),
    .res_254(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_254),
    .res_254_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_254_ap_vld),
    .res_255(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255),
    .res_255_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255_ap_vld),
    .res_256(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256),
    .res_256_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256_ap_vld),
    .res_257(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257),
    .res_257_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257_ap_vld),
    .res_258(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_258),
    .res_258_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_258_ap_vld),
    .res_259(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259),
    .res_259_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259_ap_vld),
    .res_260(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260),
    .res_260_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260_ap_vld),
    .res_261(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261),
    .res_261_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261_ap_vld),
    .res_262(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262),
    .res_262_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262_ap_vld),
    .res_263(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263),
    .res_263_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263_ap_vld),
    .res_264(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264),
    .res_264_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264_ap_vld),
    .res_265(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265),
    .res_265_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265_ap_vld),
    .res_266(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266),
    .res_266_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266_ap_vld),
    .res_267(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267),
    .res_267_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267_ap_vld),
    .res_268(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_268),
    .res_268_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_268_ap_vld),
    .res_269(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269),
    .res_269_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269_ap_vld),
    .res_270(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_270),
    .res_270_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_270_ap_vld),
    .res_271(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271),
    .res_271_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271_ap_vld),
    .res_272(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272),
    .res_272_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272_ap_vld),
    .res_273(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_273),
    .res_273_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_273_ap_vld),
    .res_274(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274),
    .res_274_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274_ap_vld),
    .res_275(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275),
    .res_275_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275_ap_vld),
    .res_276(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276),
    .res_276_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276_ap_vld),
    .res_277(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277),
    .res_277_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277_ap_vld),
    .res_278(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278),
    .res_278_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278_ap_vld),
    .res_279(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279),
    .res_279_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279_ap_vld),
    .res_280(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_280),
    .res_280_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_280_ap_vld),
    .res_281(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281),
    .res_281_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281_ap_vld),
    .res_282(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282),
    .res_282_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282_ap_vld),
    .res_283(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283),
    .res_283_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283_ap_vld),
    .res_284(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284),
    .res_284_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284_ap_vld),
    .res_285(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285),
    .res_285_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285_ap_vld),
    .res_286(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_286),
    .res_286_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_286_ap_vld),
    .res_287(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287),
    .res_287_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287_ap_vld),
    .res_288(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288),
    .res_288_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288_ap_vld),
    .res_289(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289),
    .res_289_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289_ap_vld),
    .res_290(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_290),
    .res_290_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_290_ap_vld),
    .res_291(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291),
    .res_291_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291_ap_vld),
    .res_292(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292),
    .res_292_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292_ap_vld),
    .res_293(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293),
    .res_293_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293_ap_vld),
    .res_294(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294),
    .res_294_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294_ap_vld),
    .res_295(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295),
    .res_295_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295_ap_vld),
    .res_296(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296),
    .res_296_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296_ap_vld),
    .res_297(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297),
    .res_297_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297_ap_vld),
    .res_298(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298),
    .res_298_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298_ap_vld),
    .res_299(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299),
    .res_299_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299_ap_vld),
    .res_300(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_300),
    .res_300_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_300_ap_vld),
    .res_301(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301),
    .res_301_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301_ap_vld),
    .res_302(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_302),
    .res_302_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_302_ap_vld),
    .res_303(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303),
    .res_303_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303_ap_vld),
    .res_304(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304),
    .res_304_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304_ap_vld),
    .res_305(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_305),
    .res_305_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_305_ap_vld),
    .res_306(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306),
    .res_306_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306_ap_vld),
    .res_307(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307),
    .res_307_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307_ap_vld),
    .res_308(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308),
    .res_308_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308_ap_vld),
    .res_309(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309),
    .res_309_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309_ap_vld),
    .res_310(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310),
    .res_310_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310_ap_vld),
    .res_311(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311),
    .res_311_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311_ap_vld),
    .res_312(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_312),
    .res_312_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_312_ap_vld),
    .res_313(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313),
    .res_313_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313_ap_vld),
    .res_314(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314),
    .res_314_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314_ap_vld),
    .res_315(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315),
    .res_315_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315_ap_vld),
    .res_316(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316),
    .res_316_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316_ap_vld),
    .res_317(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317),
    .res_317_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317_ap_vld),
    .res_318(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_318),
    .res_318_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_318_ap_vld),
    .res_319(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319),
    .res_319_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319_ap_vld),
    .res_320(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320),
    .res_320_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320_ap_vld),
    .res_321(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321),
    .res_321_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321_ap_vld),
    .res_322(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_322),
    .res_322_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_322_ap_vld),
    .res_323(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323),
    .res_323_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323_ap_vld),
    .res_324(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324),
    .res_324_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324_ap_vld),
    .res_325(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325),
    .res_325_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325_ap_vld),
    .res_326(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326),
    .res_326_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326_ap_vld),
    .res_327(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327),
    .res_327_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327_ap_vld),
    .res_328(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328),
    .res_328_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328_ap_vld),
    .res_329(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329),
    .res_329_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329_ap_vld),
    .res_330(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330),
    .res_330_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330_ap_vld),
    .res_331(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331),
    .res_331_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331_ap_vld),
    .res_332(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_332),
    .res_332_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_332_ap_vld),
    .res_333(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333),
    .res_333_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333_ap_vld),
    .res_334(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_334),
    .res_334_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_334_ap_vld),
    .res_335(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335),
    .res_335_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335_ap_vld),
    .res_336(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336),
    .res_336_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336_ap_vld),
    .res_337(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_337),
    .res_337_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_337_ap_vld),
    .res_338(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338),
    .res_338_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338_ap_vld),
    .res_339(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339),
    .res_339_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339_ap_vld),
    .res_340(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340),
    .res_340_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340_ap_vld),
    .res_341(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341),
    .res_341_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341_ap_vld),
    .res_342(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342),
    .res_342_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342_ap_vld),
    .res_343(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343),
    .res_343_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343_ap_vld),
    .res_344(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_344),
    .res_344_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_344_ap_vld),
    .res_345(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345),
    .res_345_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345_ap_vld),
    .res_346(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346),
    .res_346_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346_ap_vld),
    .res_347(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347),
    .res_347_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347_ap_vld),
    .res_348(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348),
    .res_348_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348_ap_vld),
    .res_349(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349),
    .res_349_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349_ap_vld),
    .res_350(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_350),
    .res_350_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_350_ap_vld),
    .res_351(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351),
    .res_351_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351_ap_vld),
    .res_352(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352),
    .res_352_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352_ap_vld),
    .res_353(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353),
    .res_353_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353_ap_vld),
    .res_354(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_354),
    .res_354_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_354_ap_vld),
    .res_355(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355),
    .res_355_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355_ap_vld),
    .res_356(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356),
    .res_356_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356_ap_vld),
    .res_357(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357),
    .res_357_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357_ap_vld),
    .res_358(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358),
    .res_358_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358_ap_vld),
    .res_359(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359),
    .res_359_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359_ap_vld),
    .res_360(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360),
    .res_360_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360_ap_vld),
    .res_361(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361),
    .res_361_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361_ap_vld),
    .res_362(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362),
    .res_362_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362_ap_vld),
    .res_363(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363),
    .res_363_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363_ap_vld),
    .res_364(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_364),
    .res_364_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_364_ap_vld),
    .res_365(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365),
    .res_365_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365_ap_vld),
    .res_366(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_366),
    .res_366_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_366_ap_vld),
    .res_367(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367),
    .res_367_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367_ap_vld),
    .res_368(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368),
    .res_368_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368_ap_vld),
    .res_369(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_369),
    .res_369_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_369_ap_vld),
    .res_370(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370),
    .res_370_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370_ap_vld),
    .res_371(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371),
    .res_371_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371_ap_vld),
    .res_372(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372),
    .res_372_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372_ap_vld),
    .res_373(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373),
    .res_373_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373_ap_vld),
    .res_374(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374),
    .res_374_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374_ap_vld),
    .res_375(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375),
    .res_375_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375_ap_vld),
    .res_376(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_376),
    .res_376_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_376_ap_vld),
    .res_377(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377),
    .res_377_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377_ap_vld),
    .res_378(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378),
    .res_378_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378_ap_vld),
    .res_379(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379),
    .res_379_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379_ap_vld),
    .res_380(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380),
    .res_380_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380_ap_vld),
    .res_381(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381),
    .res_381_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381_ap_vld),
    .res_382(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_382),
    .res_382_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_382_ap_vld),
    .res_383(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383),
    .res_383_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383_ap_vld),
    .res_384(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384),
    .res_384_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384_ap_vld),
    .res_385(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385),
    .res_385_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385_ap_vld),
    .res_386(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_386),
    .res_386_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_386_ap_vld),
    .res_387(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387),
    .res_387_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387_ap_vld),
    .res_388(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388),
    .res_388_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388_ap_vld),
    .res_389(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389),
    .res_389_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389_ap_vld),
    .res_390(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390),
    .res_390_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390_ap_vld),
    .res_391(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391),
    .res_391_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391_ap_vld),
    .res_392(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392),
    .res_392_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392_ap_vld),
    .res_393(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393),
    .res_393_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393_ap_vld),
    .res_394(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394),
    .res_394_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394_ap_vld),
    .res_395(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395),
    .res_395_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395_ap_vld),
    .res_396(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_396),
    .res_396_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_396_ap_vld),
    .res_397(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397),
    .res_397_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397_ap_vld),
    .res_398(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_398),
    .res_398_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_398_ap_vld),
    .res_399(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399),
    .res_399_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399_ap_vld),
    .res_400(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400),
    .res_400_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400_ap_vld),
    .res_401(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_401),
    .res_401_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_401_ap_vld),
    .res_402(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402),
    .res_402_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402_ap_vld),
    .res_403(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403),
    .res_403_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403_ap_vld),
    .res_404(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404),
    .res_404_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404_ap_vld),
    .res_405(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405),
    .res_405_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405_ap_vld),
    .res_406(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406),
    .res_406_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406_ap_vld),
    .res_407(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407),
    .res_407_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407_ap_vld),
    .res_408(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_408),
    .res_408_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_408_ap_vld),
    .res_409(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409),
    .res_409_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409_ap_vld),
    .res_410(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410),
    .res_410_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410_ap_vld),
    .res_411(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411),
    .res_411_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411_ap_vld),
    .res_412(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412),
    .res_412_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412_ap_vld),
    .res_413(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413),
    .res_413_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413_ap_vld),
    .res_414(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_414),
    .res_414_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_414_ap_vld),
    .res_415(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415),
    .res_415_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415_ap_vld),
    .res_416(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416),
    .res_416_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416_ap_vld),
    .res_417(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417),
    .res_417_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417_ap_vld),
    .res_418(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_418),
    .res_418_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_418_ap_vld),
    .res_419(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419),
    .res_419_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419_ap_vld),
    .res_420(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420),
    .res_420_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420_ap_vld),
    .res_421(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421),
    .res_421_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421_ap_vld),
    .res_422(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422),
    .res_422_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422_ap_vld),
    .res_423(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423),
    .res_423_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423_ap_vld),
    .res_424(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424),
    .res_424_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424_ap_vld),
    .res_425(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425),
    .res_425_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425_ap_vld),
    .res_426(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426),
    .res_426_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426_ap_vld),
    .res_427(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427),
    .res_427_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427_ap_vld),
    .res_428(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_428),
    .res_428_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_428_ap_vld),
    .res_429(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429),
    .res_429_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429_ap_vld),
    .res_430(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_430),
    .res_430_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_430_ap_vld),
    .res_431(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431),
    .res_431_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431_ap_vld),
    .res_432(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432),
    .res_432_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432_ap_vld),
    .res_433(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_433),
    .res_433_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_433_ap_vld),
    .res_434(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434),
    .res_434_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434_ap_vld),
    .res_435(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435),
    .res_435_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435_ap_vld),
    .res_436(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436),
    .res_436_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436_ap_vld),
    .res_437(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437),
    .res_437_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437_ap_vld),
    .res_438(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438),
    .res_438_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438_ap_vld),
    .res_439(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439),
    .res_439_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439_ap_vld),
    .res_440(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_440),
    .res_440_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_440_ap_vld),
    .res_441(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441),
    .res_441_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441_ap_vld),
    .res_442(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442),
    .res_442_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442_ap_vld),
    .res_443(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443),
    .res_443_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443_ap_vld),
    .res_444(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444),
    .res_444_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444_ap_vld),
    .res_445(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445),
    .res_445_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445_ap_vld),
    .res_446(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_446),
    .res_446_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_446_ap_vld),
    .res_447(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447),
    .res_447_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447_ap_vld),
    .res_448(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448),
    .res_448_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448_ap_vld),
    .res_449(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449),
    .res_449_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449_ap_vld),
    .res_450(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_450),
    .res_450_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_450_ap_vld),
    .res_451(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451),
    .res_451_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451_ap_vld),
    .res_452(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452),
    .res_452_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452_ap_vld),
    .res_453(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453),
    .res_453_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453_ap_vld),
    .res_454(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454),
    .res_454_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454_ap_vld),
    .res_455(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455),
    .res_455_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455_ap_vld),
    .res_456(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456),
    .res_456_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456_ap_vld),
    .res_457(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457),
    .res_457_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457_ap_vld),
    .res_458(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458),
    .res_458_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458_ap_vld),
    .res_459(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459),
    .res_459_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459_ap_vld),
    .res_460(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_460),
    .res_460_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_460_ap_vld),
    .res_461(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461),
    .res_461_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461_ap_vld),
    .res_462(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_462),
    .res_462_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_462_ap_vld),
    .res_463(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463),
    .res_463_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463_ap_vld),
    .res_464(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464),
    .res_464_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464_ap_vld),
    .res_465(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_465),
    .res_465_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_465_ap_vld),
    .res_466(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466),
    .res_466_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466_ap_vld),
    .res_467(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467),
    .res_467_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467_ap_vld),
    .res_468(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468),
    .res_468_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468_ap_vld),
    .res_469(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469),
    .res_469_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469_ap_vld),
    .res_470(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470),
    .res_470_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470_ap_vld),
    .res_471(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471),
    .res_471_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471_ap_vld),
    .res_472(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_472),
    .res_472_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_472_ap_vld),
    .res_473(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473),
    .res_473_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473_ap_vld),
    .res_474(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474),
    .res_474_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474_ap_vld),
    .res_475(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475),
    .res_475_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475_ap_vld),
    .res_476(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476),
    .res_476_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476_ap_vld),
    .res_477(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477),
    .res_477_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477_ap_vld),
    .res_478(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_478),
    .res_478_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_478_ap_vld),
    .res_479(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479),
    .res_479_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479_ap_vld),
    .res_480(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480),
    .res_480_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480_ap_vld),
    .res_481(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481),
    .res_481_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481_ap_vld),
    .res_482(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_482),
    .res_482_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_482_ap_vld),
    .res_483(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483),
    .res_483_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483_ap_vld),
    .res_484(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484),
    .res_484_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484_ap_vld),
    .res_485(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485),
    .res_485_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485_ap_vld),
    .res_486(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486),
    .res_486_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486_ap_vld),
    .res_487(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487),
    .res_487_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487_ap_vld),
    .res_488(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488),
    .res_488_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488_ap_vld),
    .res_489(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489),
    .res_489_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489_ap_vld),
    .res_490(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490),
    .res_490_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490_ap_vld),
    .res_491(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491),
    .res_491_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491_ap_vld),
    .res_492(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_492),
    .res_492_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_492_ap_vld),
    .res_493(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493),
    .res_493_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493_ap_vld),
    .res_494(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_494),
    .res_494_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_494_ap_vld),
    .res_495(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495),
    .res_495_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495_ap_vld),
    .res_496(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496),
    .res_496_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496_ap_vld),
    .res_497(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_497),
    .res_497_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_497_ap_vld),
    .res_498(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498),
    .res_498_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498_ap_vld),
    .res_499(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499),
    .res_499_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499_ap_vld),
    .res_500(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500),
    .res_500_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500_ap_vld),
    .res_501(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501),
    .res_501_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501_ap_vld),
    .res_502(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502),
    .res_502_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502_ap_vld),
    .res_503(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503),
    .res_503_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503_ap_vld),
    .res_504(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_504),
    .res_504_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_504_ap_vld),
    .res_505(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505),
    .res_505_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505_ap_vld),
    .res_506(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506),
    .res_506_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506_ap_vld),
    .res_507(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507),
    .res_507_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507_ap_vld),
    .res_508(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508),
    .res_508_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508_ap_vld),
    .res_509(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509),
    .res_509_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509_ap_vld),
    .res_510(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_510),
    .res_510_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_510_ap_vld),
    .res_511(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511),
    .res_511_ap_vld(grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_ready == 1'b1)) begin
            grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_0_copy_fu_3076 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_100_copy_fu_2676 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_100;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_101_copy_fu_2672 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_101;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_102_copy_fu_2668 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_102;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_103_copy_fu_2664 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_103;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_104_copy_fu_2660 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_104;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_105_copy_fu_2656 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_105;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_106_copy_fu_2652 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_106;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_107_copy_fu_2648 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_107;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_109_copy_fu_2640 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_109;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_10_copy_fu_3036 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_111_copy_fu_2632 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_111;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_112_copy_fu_2628 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_112;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_114_copy_fu_2620 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_114;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_115_copy_fu_2616 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_115;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_116_copy_fu_2612 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_116;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_117_copy_fu_2608 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_117;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_118_copy_fu_2604 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_118;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_119_copy_fu_2600 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_119;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_11_copy_fu_3032 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_121_copy_fu_2592 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_121;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_122_copy_fu_2588 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_122;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_123_copy_fu_2584 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_123;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_124_copy_fu_2580 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_124;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_125_copy_fu_2576 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_125;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_127_copy_fu_2568 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_127;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_128_copy_fu_2564 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_128;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_129_copy_fu_2560 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_129;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_131_copy_fu_2552 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_131;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_132_copy_fu_2548 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_132;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_133_copy_fu_2544 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_133;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_134_copy_fu_2540 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_134;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_135_copy_fu_2536 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_135;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_136_copy_fu_2532 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_136;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_137_copy_fu_2528 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_137;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_138_copy_fu_2524 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_138;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_139_copy_fu_2520 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_139;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_13_copy_fu_3024 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_141_copy_fu_2512 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_141;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_143_copy_fu_2504 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_143;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_144_copy_fu_2500 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_144;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_146_copy_fu_2492 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_146;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_147_copy_fu_2488 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_147;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_148_copy_fu_2484 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_148;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_149_copy_fu_2480 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_149;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_150_copy_fu_2476 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_150;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_151_copy_fu_2472 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_151;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_153_copy_fu_2464 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_153;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_154_copy_fu_2460 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_154;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_155_copy_fu_2456 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_155;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_156_copy_fu_2452 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_156;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_157_copy_fu_2448 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_157;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_159_copy_fu_2440 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_159;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_15_copy_fu_3016 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_160_copy_fu_2436 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_160;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_161_copy_fu_2432 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_161;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_163_copy_fu_2424 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_163;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_164_copy_fu_2420 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_164;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_165_copy_fu_2416 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_165;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_166_copy_fu_2412 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_166;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_167_copy_fu_2408 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_167;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_168_copy_fu_2404 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_168;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_169_copy_fu_2400 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_169;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_16_copy_fu_3012 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_16;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_170_copy_fu_2396 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_170;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_171_copy_fu_2392 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_171;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_173_copy_fu_2384 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_173;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_175_copy_fu_2376 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_175;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_176_copy_fu_2372 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_176;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_178_copy_fu_2364 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_178;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_179_copy_fu_2360 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_179;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_180_copy_fu_2356 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_180;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_181_copy_fu_2352 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_181;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_182_copy_fu_2348 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_182;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_183_copy_fu_2344 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_183;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_185_copy_fu_2336 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_185;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_186_copy_fu_2332 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_186;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_187_copy_fu_2328 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_187;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_188_copy_fu_2324 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_188;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_189_copy_fu_2320 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_189;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_18_copy_fu_3004 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_18;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_191_copy_fu_2312 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_191;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_192_copy_fu_2308 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_192;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_193_copy_fu_2304 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_193;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_195_copy_fu_2296 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_195;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_196_copy_fu_2292 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_196;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_197_copy_fu_2288 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_197;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_198_copy_fu_2284 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_198;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_199_copy_fu_2280 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_199;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_19_copy_fu_3000 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_19;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_1_copy_fu_3072 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_200_copy_fu_2276 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_200;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_201_copy_fu_2272 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_201;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_202_copy_fu_2268 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_202;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_203_copy_fu_2264 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_203;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_205_copy_fu_2256 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_205;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_207_copy_fu_2248 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_207;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_208_copy_fu_2244 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_208;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_20_copy_fu_2996 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_20;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_210_copy_fu_2236 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_210;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_211_copy_fu_2232 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_211;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_212_copy_fu_2228 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_212;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_213_copy_fu_2224 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_213;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_214_copy_fu_2220 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_214;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_215_copy_fu_2216 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_215;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_217_copy_fu_2208 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_217;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_218_copy_fu_2204 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_218;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_219_copy_fu_2200 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_219;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_21_copy_fu_2992 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_21;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_220_copy_fu_2196 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_220;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_221_copy_fu_2192 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_221;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_223_copy_fu_2184 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_223;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_224_copy_fu_2180 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_224;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_225_copy_fu_2176 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_225;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_227_copy_fu_2168 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_227;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_228_copy_fu_2164 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_228;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_229_copy_fu_2160 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_229;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_22_copy_fu_2988 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_22;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_230_copy_fu_2156 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_230;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_231_copy_fu_2152 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_231;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_232_copy_fu_2148 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_232;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_233_copy_fu_2144 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_233;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_234_copy_fu_2140 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_234;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_235_copy_fu_2136 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_235;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_237_copy_fu_2128 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_237;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_239_copy_fu_2120 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_239;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_23_copy_fu_2984 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_23;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_240_copy_fu_2116 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_240;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_242_copy_fu_2108 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_242;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_243_copy_fu_2104 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_243;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_244_copy_fu_2100 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_244;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_245_copy_fu_2096 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_245;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_246_copy_fu_2092 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_246;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_247_copy_fu_2088 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_247;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_249_copy_fu_2080 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_249;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_250_copy_fu_2076 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_250;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_251_copy_fu_2072 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_251;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_252_copy_fu_2068 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_252;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_253_copy_fu_2064 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_253;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_255_copy_fu_2056 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_255;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_256_copy_fu_2052 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_256;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_257_copy_fu_2048 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_257;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_259_copy_fu_2040 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_259;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_25_copy_fu_2976 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_25;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_260_copy_fu_2036 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_260;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_261_copy_fu_2032 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_261;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_262_copy_fu_2028 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_262;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_263_copy_fu_2024 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_263;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_264_copy_fu_2020 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_264;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_265_copy_fu_2016 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_265;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_266_copy_fu_2012 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_266;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_267_copy_fu_2008 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_267;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_269_copy_fu_2000 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_269;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_26_copy_fu_2972 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_26;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_271_copy_fu_1992 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_271;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_272_copy_fu_1988 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_272;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_274_copy_fu_1980 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_274;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_275_copy_fu_1976 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_275;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_276_copy_fu_1972 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_276;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_277_copy_fu_1968 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_277;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_278_copy_fu_1964 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_278;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_279_copy_fu_1960 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_279;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_27_copy_fu_2968 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_27;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_281_copy_fu_1952 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_281;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_282_copy_fu_1948 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_282;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_283_copy_fu_1944 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_283;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_284_copy_fu_1940 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_284;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_285_copy_fu_1936 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_285;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_287_copy_fu_1928 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_287;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_288_copy_fu_1924 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_288;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_289_copy_fu_1920 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_289;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_28_copy_fu_2964 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_28;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_291_copy_fu_1912 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_291;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_292_copy_fu_1908 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_292;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_293_copy_fu_1904 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_293;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_294_copy_fu_1900 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_294;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_295_copy_fu_1896 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_295;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_296_copy_fu_1892 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_296;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_297_copy_fu_1888 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_297;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_298_copy_fu_1884 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_298;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_299_copy_fu_1880 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_299;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_29_copy_fu_2960 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_29;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_301_copy_fu_1872 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_301;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_303_copy_fu_1864 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_303;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_304_copy_fu_1860 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_304;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_306_copy_fu_1852 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_306;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_307_copy_fu_1848 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_307;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_308_copy_fu_1844 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_308;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_309_copy_fu_1840 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_309;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_310_copy_fu_1836 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_310;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_311_copy_fu_1832 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_311;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_313_copy_fu_1824 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_313;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_314_copy_fu_1820 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_314;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_315_copy_fu_1816 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_315;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_316_copy_fu_1812 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_316;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_317_copy_fu_1808 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_317;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_319_copy_fu_1800 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_319;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_31_copy_fu_2952 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_31;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_320_copy_fu_1796 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_320;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_321_copy_fu_1792 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_321;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_323_copy_fu_1784 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_323;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_324_copy_fu_1780 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_324;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_325_copy_fu_1776 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_325;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_326_copy_fu_1772 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_326;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_327_copy_fu_1768 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_327;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_328_copy_fu_1764 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_328;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_329_copy_fu_1760 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_329;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_32_copy_fu_2948 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_32;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_330_copy_fu_1756 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_330;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_331_copy_fu_1752 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_331;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_333_copy_fu_1744 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_333;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_335_copy_fu_1736 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_335;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_336_copy_fu_1732 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_336;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_338_copy_fu_1724 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_338;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_339_copy_fu_1720 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_339;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_33_copy_fu_2944 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_33;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_340_copy_fu_1716 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_340;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_341_copy_fu_1712 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_341;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_342_copy_fu_1708 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_342;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_343_copy_fu_1704 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_343;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_345_copy_fu_1696 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_345;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_346_copy_fu_1692 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_346;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_347_copy_fu_1688 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_347;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_348_copy_fu_1684 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_348;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_349_copy_fu_1680 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_349;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_351_copy_fu_1672 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_351;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_352_copy_fu_1668 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_352;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_353_copy_fu_1664 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_353;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_355_copy_fu_1656 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_355;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_356_copy_fu_1652 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_356;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_357_copy_fu_1648 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_357;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_358_copy_fu_1644 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_358;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_359_copy_fu_1640 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_359;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_35_copy_fu_2936 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_35;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_360_copy_fu_1636 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_360;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_361_copy_fu_1632 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_361;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_362_copy_fu_1628 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_362;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_363_copy_fu_1624 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_363;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_365_copy_fu_1616 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_365;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_367_copy_fu_1608 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_367;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_368_copy_fu_1604 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_368;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_36_copy_fu_2932 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_36;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_370_copy_fu_1596 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_370;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_371_copy_fu_1592 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_371;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_372_copy_fu_1588 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_372;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_373_copy_fu_1584 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_373;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_374_copy_fu_1580 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_374;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_375_copy_fu_1576 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_375;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_377_copy_fu_1568 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_377;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_378_copy_fu_1564 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_378;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_379_copy_fu_1560 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_379;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_37_copy_fu_2928 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_37;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_380_copy_fu_1556 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_380;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_381_copy_fu_1552 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_381;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_383_copy_fu_1544 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_383;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_384_copy_fu_1540 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_384;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_385_copy_fu_1536 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_385;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_387_copy_fu_1528 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_387;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_388_copy_fu_1524 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_388;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_389_copy_fu_1520 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_389;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_38_copy_fu_2924 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_38;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_390_copy_fu_1516 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_390;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_391_copy_fu_1512 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_391;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_392_copy_fu_1508 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_392;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_393_copy_fu_1504 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_393;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_394_copy_fu_1500 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_394;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_395_copy_fu_1496 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_395;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_397_copy_fu_1488 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_397;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_399_copy_fu_1480 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_399;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_39_copy_fu_2920 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_39;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_3_copy_fu_3064 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_400_copy_fu_1476 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_400;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_402_copy_fu_1468 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_402;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_403_copy_fu_1464 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_403;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_404_copy_fu_1460 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_404;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_405_copy_fu_1456 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_405;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_406_copy_fu_1452 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_406;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_407_copy_fu_1448 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_407;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_409_copy_fu_1440 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_409;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_40_copy_fu_2916 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_40;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_410_copy_fu_1436 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_410;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_411_copy_fu_1432 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_411;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_412_copy_fu_1428 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_412;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_413_copy_fu_1424 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_413;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_415_copy_fu_1416 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_415;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_416_copy_fu_1412 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_416;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_417_copy_fu_1408 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_417;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_419_copy_fu_1400 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_419;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_41_copy_fu_2912 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_41;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_420_copy_fu_1396 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_420;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_421_copy_fu_1392 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_421;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_422_copy_fu_1388 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_422;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_423_copy_fu_1384 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_423;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_424_copy_fu_1380 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_424;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_425_copy_fu_1376 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_425;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_426_copy_fu_1372 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_426;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_427_copy_fu_1368 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_427;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_429_copy_fu_1360 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_429;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_42_copy_fu_2908 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_42;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_431_copy_fu_1352 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_431;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_432_copy_fu_1348 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_432;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_434_copy_fu_1340 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_434;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_435_copy_fu_1336 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_435;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_436_copy_fu_1332 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_436;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_437_copy_fu_1328 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_437;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_438_copy_fu_1324 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_438;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_439_copy_fu_1320 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_439;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_43_copy_fu_2904 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_43;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_441_copy_fu_1312 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_441;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_442_copy_fu_1308 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_442;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_443_copy_fu_1304 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_443;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_444_copy_fu_1300 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_444;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_445_copy_fu_1296 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_445;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_447_copy_fu_1288 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_447;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_448_copy_fu_1284 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_448;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_449_copy_fu_1280 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_449;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_451_copy_fu_1272 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_451;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_452_copy_fu_1268 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_452;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_453_copy_fu_1264 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_453;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_454_copy_fu_1260 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_454;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_455_copy_fu_1256 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_455;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_456_copy_fu_1252 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_456;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_457_copy_fu_1248 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_457;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_458_copy_fu_1244 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_458;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_459_copy_fu_1240 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_459;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_45_copy_fu_2896 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_45;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_461_copy_fu_1232 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_461;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_463_copy_fu_1224 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_463;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_464_copy_fu_1220 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_464;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_466_copy_fu_1212 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_466;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_467_copy_fu_1208 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_467;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_468_copy_fu_1204 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_468;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_469_copy_fu_1200 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_469;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_470_copy_fu_1196 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_470;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_471_copy_fu_1192 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_471;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_473_copy_fu_1184 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_473;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_474_copy_fu_1180 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_474;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_475_copy_fu_1176 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_475;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_476_copy_fu_1172 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_476;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_477_copy_fu_1168 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_477;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_479_copy_fu_1160 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_479;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_47_copy_fu_2888 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_47;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_480_copy_fu_1156 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_480;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_481_copy_fu_1152 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_481;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_483_copy_fu_1144 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_483;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_484_copy_fu_1140 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_484;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_485_copy_fu_1136 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_485;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_486_copy_fu_1132 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_486;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_487_copy_fu_1128 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_487;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_488_copy_fu_1124 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_488;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_489_copy_fu_1120 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_489;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_48_copy_fu_2884 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_48;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_490_copy_fu_1116 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_490;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_491_copy_fu_1112 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_491;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_493_copy_fu_1104 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_493;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_495_copy_fu_1096 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_495;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_496_copy_fu_1092 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_496;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_498_copy_fu_1084 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_498;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_499_copy_fu_1080 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_499;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_4_copy_fu_3060 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_500_copy_fu_1076 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_500;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_501_copy_fu_1072 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_501;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_502_copy_fu_1068 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_502;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_503_copy_fu_1064 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_503;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_505_copy_fu_1056 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_505;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_506_copy_fu_1052 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_506;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_507_copy_fu_1048 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_507;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_508_copy_fu_1044 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_508;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_509_copy_fu_1040 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_509;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_50_copy_fu_2876 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_50;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_511_copy_fu_1032 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_511;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_51_copy_fu_2872 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_51;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_52_copy_fu_2868 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_52;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_53_copy_fu_2864 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_53;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_54_copy_fu_2860 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_54;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_55_copy_fu_2856 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_55;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_57_copy_fu_2848 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_57;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_58_copy_fu_2844 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_58;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_59_copy_fu_2840 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_59;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_5_copy_fu_3056 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_60_copy_fu_2836 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_60;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_61_copy_fu_2832 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_61;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_63_copy_fu_2824 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_63;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_64_copy_fu_2820 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_64;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_65_copy_fu_2816 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_65;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_67_copy_fu_2808 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_67;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_68_copy_fu_2804 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_68;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_69_copy_fu_2800 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_69;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_6_copy_fu_3052 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_70_copy_fu_2796 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_70;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_71_copy_fu_2792 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_71;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_72_copy_fu_2788 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_72;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_73_copy_fu_2784 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_73;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_74_copy_fu_2780 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_74;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_75_copy_fu_2776 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_75;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_77_copy_fu_2768 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_77;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_79_copy_fu_2760 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_79;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_7_copy_fu_3048 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_80_copy_fu_2756 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_80;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_82_copy_fu_2748 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_82;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_83_copy_fu_2744 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_83;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_84_copy_fu_2740 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_84;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_85_copy_fu_2736 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_85;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_86_copy_fu_2732 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_86;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_87_copy_fu_2728 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_87;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_89_copy_fu_2720 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_89;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_8_copy_fu_3044 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_90_copy_fu_2716 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_90;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_91_copy_fu_2712 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_91;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_92_copy_fu_2708 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_92;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_93_copy_fu_2704 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_93;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_95_copy_fu_2696 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_95;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_96_copy_fu_2692 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_96;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_97_copy_fu_2688 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_97;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_99_copy_fu_2680 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_99;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        res_9_copy_fu_3040 <= grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_res_9;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_return_0 = sext_ln64_fu_7183_p1;

assign ap_return_1 = sext_ln64_1_fu_7190_p1;

assign ap_return_10 = sext_ln64_9_fu_7249_p1;

assign ap_return_100 = sext_ln64_66_fu_7747_p1;

assign ap_return_101 = sext_ln64_67_fu_7754_p1;

assign ap_return_102 = res_125_copy_fu_2576;

assign ap_return_103 = res_127_copy_fu_2568;

assign ap_return_104 = sext_ln64_68_fu_7767_p1;

assign ap_return_105 = sext_ln64_69_fu_7774_p1;

assign ap_return_106 = sext_ln64_70_fu_7781_p1;

assign ap_return_107 = sext_ln64_71_fu_7788_p1;

assign ap_return_108 = sext_ln64_72_fu_7795_p1;

assign ap_return_109 = sext_ln64_73_fu_7802_p1;

assign ap_return_11 = res_13_copy_fu_3024;

assign ap_return_110 = sext_ln64_74_fu_7809_p1;

assign ap_return_111 = sext_ln64_75_fu_7816_p1;

assign ap_return_112 = res_137_copy_fu_2528;

assign ap_return_113 = sext_ln64_76_fu_7826_p1;

assign ap_return_114 = sext_ln64_77_fu_7833_p1;

assign ap_return_115 = res_141_copy_fu_2512;

assign ap_return_116 = res_143_copy_fu_2504;

assign ap_return_117 = res_144_copy_fu_2500;

assign ap_return_118 = res_146_copy_fu_2492;

assign ap_return_119 = sext_ln64_78_fu_7852_p1;

assign ap_return_12 = res_15_copy_fu_3016;

assign ap_return_120 = res_148_copy_fu_2484;

assign ap_return_121 = sext_ln64_79_fu_7862_p1;

assign ap_return_122 = sext_ln64_80_fu_7869_p1;

assign ap_return_123 = sext_ln64_81_fu_7876_p1;

assign ap_return_124 = sext_ln64_82_fu_7883_p1;

assign ap_return_125 = res_154_copy_fu_2460;

assign ap_return_126 = sext_ln64_83_fu_7893_p1;

assign ap_return_127 = sext_ln64_84_fu_7900_p1;

assign ap_return_128 = res_157_copy_fu_2448;

assign ap_return_129 = res_159_copy_fu_2440;

assign ap_return_13 = res_16_copy_fu_3012;

assign ap_return_130 = sext_ln64_85_fu_7913_p1;

assign ap_return_131 = sext_ln64_86_fu_7920_p1;

assign ap_return_132 = sext_ln64_87_fu_7927_p1;

assign ap_return_133 = sext_ln64_88_fu_7934_p1;

assign ap_return_134 = sext_ln64_89_fu_7941_p1;

assign ap_return_135 = sext_ln64_90_fu_7948_p1;

assign ap_return_136 = sext_ln64_91_fu_7955_p1;

assign ap_return_137 = sext_ln64_92_fu_7962_p1;

assign ap_return_138 = res_169_copy_fu_2400;

assign ap_return_139 = sext_ln64_93_fu_7972_p1;

assign ap_return_14 = res_18_copy_fu_3004;

assign ap_return_140 = sext_ln64_94_fu_7979_p1;

assign ap_return_141 = res_173_copy_fu_2384;

assign ap_return_142 = res_175_copy_fu_2376;

assign ap_return_143 = res_176_copy_fu_2372;

assign ap_return_144 = res_178_copy_fu_2364;

assign ap_return_145 = sext_ln64_95_fu_7998_p1;

assign ap_return_146 = res_180_copy_fu_2356;

assign ap_return_147 = sext_ln64_96_fu_8008_p1;

assign ap_return_148 = sext_ln64_97_fu_8015_p1;

assign ap_return_149 = sext_ln64_98_fu_8022_p1;

assign ap_return_15 = sext_ln64_10_fu_7268_p1;

assign ap_return_150 = sext_ln64_99_fu_8029_p1;

assign ap_return_151 = res_186_copy_fu_2332;

assign ap_return_152 = sext_ln64_100_fu_8039_p1;

assign ap_return_153 = sext_ln64_101_fu_8046_p1;

assign ap_return_154 = res_189_copy_fu_2320;

assign ap_return_155 = res_191_copy_fu_2312;

assign ap_return_156 = sext_ln64_102_fu_8059_p1;

assign ap_return_157 = sext_ln64_103_fu_8066_p1;

assign ap_return_158 = sext_ln64_104_fu_8073_p1;

assign ap_return_159 = sext_ln64_105_fu_8080_p1;

assign ap_return_16 = res_20_copy_fu_2996;

assign ap_return_160 = sext_ln64_106_fu_8087_p1;

assign ap_return_161 = sext_ln64_107_fu_8094_p1;

assign ap_return_162 = sext_ln64_108_fu_8101_p1;

assign ap_return_163 = sext_ln64_109_fu_8108_p1;

assign ap_return_164 = res_201_copy_fu_2272;

assign ap_return_165 = sext_ln64_110_fu_8118_p1;

assign ap_return_166 = sext_ln64_111_fu_8125_p1;

assign ap_return_167 = res_205_copy_fu_2256;

assign ap_return_168 = res_207_copy_fu_2248;

assign ap_return_169 = res_208_copy_fu_2244;

assign ap_return_17 = sext_ln64_11_fu_7278_p1;

assign ap_return_170 = res_210_copy_fu_2236;

assign ap_return_171 = sext_ln64_112_fu_8144_p1;

assign ap_return_172 = res_212_copy_fu_2228;

assign ap_return_173 = sext_ln64_113_fu_8154_p1;

assign ap_return_174 = sext_ln64_114_fu_8161_p1;

assign ap_return_175 = sext_ln64_115_fu_8168_p1;

assign ap_return_176 = sext_ln64_116_fu_8175_p1;

assign ap_return_177 = res_218_copy_fu_2204;

assign ap_return_178 = sext_ln64_117_fu_8185_p1;

assign ap_return_179 = sext_ln64_118_fu_8192_p1;

assign ap_return_18 = sext_ln64_12_fu_7285_p1;

assign ap_return_180 = res_221_copy_fu_2192;

assign ap_return_181 = res_223_copy_fu_2184;

assign ap_return_182 = sext_ln64_119_fu_8205_p1;

assign ap_return_183 = sext_ln64_120_fu_8212_p1;

assign ap_return_184 = sext_ln64_121_fu_8219_p1;

assign ap_return_185 = sext_ln64_122_fu_8226_p1;

assign ap_return_186 = sext_ln64_123_fu_8233_p1;

assign ap_return_187 = sext_ln64_124_fu_8240_p1;

assign ap_return_188 = sext_ln64_125_fu_8247_p1;

assign ap_return_189 = sext_ln64_126_fu_8254_p1;

assign ap_return_19 = sext_ln64_13_fu_7292_p1;

assign ap_return_190 = res_233_copy_fu_2144;

assign ap_return_191 = sext_ln64_127_fu_8264_p1;

assign ap_return_192 = sext_ln64_128_fu_8271_p1;

assign ap_return_193 = res_237_copy_fu_2128;

assign ap_return_194 = res_239_copy_fu_2120;

assign ap_return_195 = res_240_copy_fu_2116;

assign ap_return_196 = res_242_copy_fu_2108;

assign ap_return_197 = sext_ln64_129_fu_8290_p1;

assign ap_return_198 = res_244_copy_fu_2100;

assign ap_return_199 = sext_ln64_130_fu_8300_p1;

assign ap_return_2 = sext_ln64_2_fu_7197_p1;

assign ap_return_20 = sext_ln64_14_fu_7299_p1;

assign ap_return_200 = sext_ln64_131_fu_8307_p1;

assign ap_return_201 = sext_ln64_132_fu_8314_p1;

assign ap_return_202 = sext_ln64_133_fu_8321_p1;

assign ap_return_203 = res_250_copy_fu_2076;

assign ap_return_204 = sext_ln64_134_fu_8331_p1;

assign ap_return_205 = sext_ln64_135_fu_8338_p1;

assign ap_return_206 = res_253_copy_fu_2064;

assign ap_return_207 = res_255_copy_fu_2056;

assign ap_return_208 = sext_ln64_136_fu_8351_p1;

assign ap_return_209 = sext_ln64_137_fu_8358_p1;

assign ap_return_21 = res_26_copy_fu_2972;

assign ap_return_210 = sext_ln64_138_fu_8365_p1;

assign ap_return_211 = sext_ln64_139_fu_8372_p1;

assign ap_return_212 = sext_ln64_140_fu_8379_p1;

assign ap_return_213 = sext_ln64_141_fu_8386_p1;

assign ap_return_214 = sext_ln64_142_fu_8393_p1;

assign ap_return_215 = sext_ln64_143_fu_8400_p1;

assign ap_return_216 = res_265_copy_fu_2016;

assign ap_return_217 = sext_ln64_144_fu_8410_p1;

assign ap_return_218 = sext_ln64_145_fu_8417_p1;

assign ap_return_219 = res_269_copy_fu_2000;

assign ap_return_22 = sext_ln64_15_fu_7309_p1;

assign ap_return_220 = res_271_copy_fu_1992;

assign ap_return_221 = res_272_copy_fu_1988;

assign ap_return_222 = res_274_copy_fu_1980;

assign ap_return_223 = sext_ln64_146_fu_8436_p1;

assign ap_return_224 = res_276_copy_fu_1972;

assign ap_return_225 = sext_ln64_147_fu_8446_p1;

assign ap_return_226 = sext_ln64_148_fu_8453_p1;

assign ap_return_227 = sext_ln64_149_fu_8460_p1;

assign ap_return_228 = sext_ln64_150_fu_8467_p1;

assign ap_return_229 = res_282_copy_fu_1948;

assign ap_return_23 = sext_ln64_16_fu_7316_p1;

assign ap_return_230 = sext_ln64_151_fu_8477_p1;

assign ap_return_231 = sext_ln64_152_fu_8484_p1;

assign ap_return_232 = res_285_copy_fu_1936;

assign ap_return_233 = res_287_copy_fu_1928;

assign ap_return_234 = sext_ln64_153_fu_8497_p1;

assign ap_return_235 = sext_ln64_154_fu_8504_p1;

assign ap_return_236 = sext_ln64_155_fu_8511_p1;

assign ap_return_237 = sext_ln64_156_fu_8518_p1;

assign ap_return_238 = sext_ln64_157_fu_8525_p1;

assign ap_return_239 = sext_ln64_158_fu_8532_p1;

assign ap_return_24 = res_29_copy_fu_2960;

assign ap_return_240 = sext_ln64_159_fu_8539_p1;

assign ap_return_241 = sext_ln64_160_fu_8546_p1;

assign ap_return_242 = res_297_copy_fu_1888;

assign ap_return_243 = sext_ln64_161_fu_8556_p1;

assign ap_return_244 = sext_ln64_162_fu_8563_p1;

assign ap_return_245 = res_301_copy_fu_1872;

assign ap_return_246 = res_303_copy_fu_1864;

assign ap_return_247 = res_304_copy_fu_1860;

assign ap_return_248 = res_306_copy_fu_1852;

assign ap_return_249 = sext_ln64_163_fu_8582_p1;

assign ap_return_25 = res_31_copy_fu_2952;

assign ap_return_250 = res_308_copy_fu_1844;

assign ap_return_251 = sext_ln64_164_fu_8592_p1;

assign ap_return_252 = sext_ln64_165_fu_8599_p1;

assign ap_return_253 = sext_ln64_166_fu_8606_p1;

assign ap_return_254 = sext_ln64_167_fu_8613_p1;

assign ap_return_255 = res_314_copy_fu_1820;

assign ap_return_256 = sext_ln64_168_fu_8623_p1;

assign ap_return_257 = sext_ln64_169_fu_8630_p1;

assign ap_return_258 = res_317_copy_fu_1808;

assign ap_return_259 = res_319_copy_fu_1800;

assign ap_return_26 = sext_ln64_17_fu_7329_p1;

assign ap_return_260 = sext_ln64_170_fu_8643_p1;

assign ap_return_261 = sext_ln64_171_fu_8650_p1;

assign ap_return_262 = sext_ln64_172_fu_8657_p1;

assign ap_return_263 = sext_ln64_173_fu_8664_p1;

assign ap_return_264 = sext_ln64_174_fu_8671_p1;

assign ap_return_265 = sext_ln64_175_fu_8678_p1;

assign ap_return_266 = sext_ln64_176_fu_8685_p1;

assign ap_return_267 = sext_ln64_177_fu_8692_p1;

assign ap_return_268 = res_329_copy_fu_1760;

assign ap_return_269 = sext_ln64_178_fu_8702_p1;

assign ap_return_27 = sext_ln64_18_fu_7336_p1;

assign ap_return_270 = sext_ln64_179_fu_8709_p1;

assign ap_return_271 = res_333_copy_fu_1744;

assign ap_return_272 = res_335_copy_fu_1736;

assign ap_return_273 = res_336_copy_fu_1732;

assign ap_return_274 = res_338_copy_fu_1724;

assign ap_return_275 = sext_ln64_180_fu_8728_p1;

assign ap_return_276 = res_340_copy_fu_1716;

assign ap_return_277 = sext_ln64_181_fu_8738_p1;

assign ap_return_278 = sext_ln64_182_fu_8745_p1;

assign ap_return_279 = sext_ln64_183_fu_8752_p1;

assign ap_return_28 = sext_ln64_19_fu_7343_p1;

assign ap_return_280 = sext_ln64_184_fu_8759_p1;

assign ap_return_281 = res_346_copy_fu_1692;

assign ap_return_282 = sext_ln64_185_fu_8769_p1;

assign ap_return_283 = sext_ln64_186_fu_8776_p1;

assign ap_return_284 = res_349_copy_fu_1680;

assign ap_return_285 = res_351_copy_fu_1672;

assign ap_return_286 = sext_ln64_187_fu_8789_p1;

assign ap_return_287 = sext_ln64_188_fu_8796_p1;

assign ap_return_288 = sext_ln64_189_fu_8803_p1;

assign ap_return_289 = sext_ln64_190_fu_8810_p1;

assign ap_return_29 = sext_ln64_20_fu_7350_p1;

assign ap_return_290 = sext_ln64_191_fu_8817_p1;

assign ap_return_291 = sext_ln64_192_fu_8824_p1;

assign ap_return_292 = sext_ln64_193_fu_8831_p1;

assign ap_return_293 = sext_ln64_194_fu_8838_p1;

assign ap_return_294 = res_361_copy_fu_1632;

assign ap_return_295 = sext_ln64_195_fu_8848_p1;

assign ap_return_296 = sext_ln64_196_fu_8855_p1;

assign ap_return_297 = res_365_copy_fu_1616;

assign ap_return_298 = res_367_copy_fu_1608;

assign ap_return_299 = res_368_copy_fu_1604;

assign ap_return_3 = sext_ln64_3_fu_7204_p1;

assign ap_return_30 = sext_ln64_21_fu_7357_p1;

assign ap_return_300 = res_370_copy_fu_1596;

assign ap_return_301 = sext_ln64_197_fu_8874_p1;

assign ap_return_302 = res_372_copy_fu_1588;

assign ap_return_303 = sext_ln64_198_fu_8884_p1;

assign ap_return_304 = sext_ln64_199_fu_8891_p1;

assign ap_return_305 = sext_ln64_200_fu_8898_p1;

assign ap_return_306 = sext_ln64_201_fu_8905_p1;

assign ap_return_307 = res_378_copy_fu_1564;

assign ap_return_308 = sext_ln64_202_fu_8915_p1;

assign ap_return_309 = sext_ln64_203_fu_8922_p1;

assign ap_return_31 = sext_ln64_22_fu_7364_p1;

assign ap_return_310 = res_381_copy_fu_1552;

assign ap_return_311 = res_383_copy_fu_1544;

assign ap_return_312 = sext_ln64_204_fu_8935_p1;

assign ap_return_313 = sext_ln64_205_fu_8942_p1;

assign ap_return_314 = sext_ln64_206_fu_8949_p1;

assign ap_return_315 = sext_ln64_207_fu_8956_p1;

assign ap_return_316 = sext_ln64_208_fu_8963_p1;

assign ap_return_317 = sext_ln64_209_fu_8970_p1;

assign ap_return_318 = sext_ln64_210_fu_8977_p1;

assign ap_return_319 = sext_ln64_211_fu_8984_p1;

assign ap_return_32 = sext_ln64_23_fu_7371_p1;

assign ap_return_320 = res_393_copy_fu_1504;

assign ap_return_321 = sext_ln64_212_fu_8994_p1;

assign ap_return_322 = sext_ln64_213_fu_9001_p1;

assign ap_return_323 = res_397_copy_fu_1488;

assign ap_return_324 = res_399_copy_fu_1480;

assign ap_return_325 = res_400_copy_fu_1476;

assign ap_return_326 = res_402_copy_fu_1468;

assign ap_return_327 = sext_ln64_214_fu_9020_p1;

assign ap_return_328 = res_404_copy_fu_1460;

assign ap_return_329 = sext_ln64_215_fu_9030_p1;

assign ap_return_33 = sext_ln64_24_fu_7378_p1;

assign ap_return_330 = sext_ln64_216_fu_9037_p1;

assign ap_return_331 = sext_ln64_217_fu_9044_p1;

assign ap_return_332 = sext_ln64_218_fu_9051_p1;

assign ap_return_333 = res_410_copy_fu_1436;

assign ap_return_334 = sext_ln64_219_fu_9061_p1;

assign ap_return_335 = sext_ln64_220_fu_9068_p1;

assign ap_return_336 = res_413_copy_fu_1424;

assign ap_return_337 = res_415_copy_fu_1416;

assign ap_return_338 = sext_ln64_221_fu_9081_p1;

assign ap_return_339 = sext_ln64_222_fu_9088_p1;

assign ap_return_34 = res_41_copy_fu_2912;

assign ap_return_340 = sext_ln64_223_fu_9095_p1;

assign ap_return_341 = sext_ln64_224_fu_9102_p1;

assign ap_return_342 = sext_ln64_225_fu_9109_p1;

assign ap_return_343 = sext_ln64_226_fu_9116_p1;

assign ap_return_344 = sext_ln64_227_fu_9123_p1;

assign ap_return_345 = sext_ln64_228_fu_9130_p1;

assign ap_return_346 = res_425_copy_fu_1376;

assign ap_return_347 = sext_ln64_229_fu_9140_p1;

assign ap_return_348 = sext_ln64_230_fu_9147_p1;

assign ap_return_349 = res_429_copy_fu_1360;

assign ap_return_35 = sext_ln64_25_fu_7388_p1;

assign ap_return_350 = res_431_copy_fu_1352;

assign ap_return_351 = res_432_copy_fu_1348;

assign ap_return_352 = res_434_copy_fu_1340;

assign ap_return_353 = sext_ln64_231_fu_9166_p1;

assign ap_return_354 = res_436_copy_fu_1332;

assign ap_return_355 = sext_ln64_232_fu_9176_p1;

assign ap_return_356 = sext_ln64_233_fu_9183_p1;

assign ap_return_357 = sext_ln64_234_fu_9190_p1;

assign ap_return_358 = sext_ln64_235_fu_9197_p1;

assign ap_return_359 = res_442_copy_fu_1308;

assign ap_return_36 = sext_ln64_26_fu_7395_p1;

assign ap_return_360 = sext_ln64_236_fu_9207_p1;

assign ap_return_361 = sext_ln64_237_fu_9214_p1;

assign ap_return_362 = res_445_copy_fu_1296;

assign ap_return_363 = res_447_copy_fu_1288;

assign ap_return_364 = sext_ln64_238_fu_9227_p1;

assign ap_return_365 = sext_ln64_239_fu_9234_p1;

assign ap_return_366 = sext_ln64_240_fu_9241_p1;

assign ap_return_367 = sext_ln64_241_fu_9248_p1;

assign ap_return_368 = sext_ln64_242_fu_9255_p1;

assign ap_return_369 = sext_ln64_243_fu_9262_p1;

assign ap_return_37 = res_45_copy_fu_2896;

assign ap_return_370 = sext_ln64_244_fu_9269_p1;

assign ap_return_371 = sext_ln64_245_fu_9276_p1;

assign ap_return_372 = res_457_copy_fu_1248;

assign ap_return_373 = sext_ln64_246_fu_9286_p1;

assign ap_return_374 = sext_ln64_247_fu_9293_p1;

assign ap_return_375 = res_461_copy_fu_1232;

assign ap_return_376 = res_463_copy_fu_1224;

assign ap_return_377 = res_464_copy_fu_1220;

assign ap_return_378 = res_466_copy_fu_1212;

assign ap_return_379 = sext_ln64_248_fu_9312_p1;

assign ap_return_38 = res_47_copy_fu_2888;

assign ap_return_380 = res_468_copy_fu_1204;

assign ap_return_381 = sext_ln64_249_fu_9322_p1;

assign ap_return_382 = sext_ln64_250_fu_9329_p1;

assign ap_return_383 = sext_ln64_251_fu_9336_p1;

assign ap_return_384 = sext_ln64_252_fu_9343_p1;

assign ap_return_385 = res_474_copy_fu_1180;

assign ap_return_386 = sext_ln64_253_fu_9353_p1;

assign ap_return_387 = sext_ln64_254_fu_9360_p1;

assign ap_return_388 = res_477_copy_fu_1168;

assign ap_return_389 = res_479_copy_fu_1160;

assign ap_return_39 = res_48_copy_fu_2884;

assign ap_return_390 = sext_ln64_255_fu_9373_p1;

assign ap_return_391 = sext_ln64_256_fu_9380_p1;

assign ap_return_392 = sext_ln64_257_fu_9387_p1;

assign ap_return_393 = sext_ln64_258_fu_9394_p1;

assign ap_return_394 = sext_ln64_259_fu_9401_p1;

assign ap_return_395 = sext_ln64_260_fu_9408_p1;

assign ap_return_396 = sext_ln64_261_fu_9415_p1;

assign ap_return_397 = sext_ln64_262_fu_9422_p1;

assign ap_return_398 = res_489_copy_fu_1120;

assign ap_return_399 = sext_ln64_263_fu_9432_p1;

assign ap_return_4 = sext_ln64_4_fu_7211_p1;

assign ap_return_40 = res_50_copy_fu_2876;

assign ap_return_400 = sext_ln64_264_fu_9439_p1;

assign ap_return_401 = res_493_copy_fu_1104;

assign ap_return_402 = res_495_copy_fu_1096;

assign ap_return_403 = res_496_copy_fu_1092;

assign ap_return_404 = res_498_copy_fu_1084;

assign ap_return_405 = sext_ln64_265_fu_9458_p1;

assign ap_return_406 = res_500_copy_fu_1076;

assign ap_return_407 = sext_ln64_266_fu_9468_p1;

assign ap_return_408 = sext_ln64_267_fu_9475_p1;

assign ap_return_409 = sext_ln64_268_fu_9482_p1;

assign ap_return_41 = sext_ln64_27_fu_7414_p1;

assign ap_return_410 = sext_ln64_269_fu_9489_p1;

assign ap_return_411 = res_506_copy_fu_1052;

assign ap_return_412 = sext_ln64_270_fu_9499_p1;

assign ap_return_413 = sext_ln64_271_fu_9506_p1;

assign ap_return_414 = res_509_copy_fu_1040;

assign ap_return_415 = res_511_copy_fu_1032;

assign ap_return_42 = res_52_copy_fu_2868;

assign ap_return_43 = sext_ln64_28_fu_7424_p1;

assign ap_return_44 = sext_ln64_29_fu_7431_p1;

assign ap_return_45 = sext_ln64_30_fu_7438_p1;

assign ap_return_46 = sext_ln64_31_fu_7445_p1;

assign ap_return_47 = res_58_copy_fu_2844;

assign ap_return_48 = sext_ln64_32_fu_7455_p1;

assign ap_return_49 = sext_ln64_33_fu_7462_p1;

assign ap_return_5 = sext_ln64_5_fu_7218_p1;

assign ap_return_50 = res_61_copy_fu_2832;

assign ap_return_51 = res_63_copy_fu_2824;

assign ap_return_52 = sext_ln64_34_fu_7475_p1;

assign ap_return_53 = sext_ln64_35_fu_7482_p1;

assign ap_return_54 = sext_ln64_36_fu_7489_p1;

assign ap_return_55 = sext_ln64_37_fu_7496_p1;

assign ap_return_56 = sext_ln64_38_fu_7503_p1;

assign ap_return_57 = sext_ln64_39_fu_7510_p1;

assign ap_return_58 = sext_ln64_40_fu_7517_p1;

assign ap_return_59 = sext_ln64_41_fu_7524_p1;

assign ap_return_6 = sext_ln64_6_fu_7225_p1;

assign ap_return_60 = res_73_copy_fu_2784;

assign ap_return_61 = sext_ln64_42_fu_7534_p1;

assign ap_return_62 = sext_ln64_43_fu_7541_p1;

assign ap_return_63 = res_77_copy_fu_2768;

assign ap_return_64 = res_79_copy_fu_2760;

assign ap_return_65 = res_80_copy_fu_2756;

assign ap_return_66 = res_82_copy_fu_2748;

assign ap_return_67 = sext_ln64_44_fu_7560_p1;

assign ap_return_68 = res_84_copy_fu_2740;

assign ap_return_69 = sext_ln64_45_fu_7570_p1;

assign ap_return_7 = sext_ln64_7_fu_7232_p1;

assign ap_return_70 = sext_ln64_46_fu_7577_p1;

assign ap_return_71 = sext_ln64_47_fu_7584_p1;

assign ap_return_72 = sext_ln64_48_fu_7591_p1;

assign ap_return_73 = res_90_copy_fu_2716;

assign ap_return_74 = sext_ln64_49_fu_7601_p1;

assign ap_return_75 = sext_ln64_50_fu_7608_p1;

assign ap_return_76 = res_93_copy_fu_2704;

assign ap_return_77 = res_95_copy_fu_2696;

assign ap_return_78 = sext_ln64_51_fu_7621_p1;

assign ap_return_79 = sext_ln64_52_fu_7628_p1;

assign ap_return_8 = res_9_copy_fu_3040;

assign ap_return_80 = sext_ln64_53_fu_7635_p1;

assign ap_return_81 = sext_ln64_54_fu_7642_p1;

assign ap_return_82 = sext_ln64_55_fu_7649_p1;

assign ap_return_83 = sext_ln64_56_fu_7656_p1;

assign ap_return_84 = sext_ln64_57_fu_7663_p1;

assign ap_return_85 = sext_ln64_58_fu_7670_p1;

assign ap_return_86 = res_105_copy_fu_2656;

assign ap_return_87 = sext_ln64_59_fu_7680_p1;

assign ap_return_88 = sext_ln64_60_fu_7687_p1;

assign ap_return_89 = res_109_copy_fu_2640;

assign ap_return_9 = sext_ln64_8_fu_7242_p1;

assign ap_return_90 = res_111_copy_fu_2632;

assign ap_return_91 = res_112_copy_fu_2628;

assign ap_return_92 = res_114_copy_fu_2620;

assign ap_return_93 = sext_ln64_61_fu_7706_p1;

assign ap_return_94 = res_116_copy_fu_2612;

assign ap_return_95 = sext_ln64_62_fu_7716_p1;

assign ap_return_96 = sext_ln64_63_fu_7723_p1;

assign ap_return_97 = sext_ln64_64_fu_7730_p1;

assign ap_return_98 = sext_ln64_65_fu_7737_p1;

assign ap_return_99 = res_122_copy_fu_2588;

assign grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start = grp_conv_1d_latency_cl_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config27_s_fu_6152_ap_start_reg;

assign sext_ln64_100_fu_8039_p1 = $signed(res_187_copy_fu_2328);

assign sext_ln64_101_fu_8046_p1 = $signed(res_188_copy_fu_2324);

assign sext_ln64_102_fu_8059_p1 = $signed(res_192_copy_fu_2308);

assign sext_ln64_103_fu_8066_p1 = $signed(res_193_copy_fu_2304);

assign sext_ln64_104_fu_8073_p1 = $signed(res_195_copy_fu_2296);

assign sext_ln64_105_fu_8080_p1 = $signed(res_196_copy_fu_2292);

assign sext_ln64_106_fu_8087_p1 = $signed(res_197_copy_fu_2288);

assign sext_ln64_107_fu_8094_p1 = $signed(res_198_copy_fu_2284);

assign sext_ln64_108_fu_8101_p1 = $signed(res_199_copy_fu_2280);

assign sext_ln64_109_fu_8108_p1 = $signed(res_200_copy_fu_2276);

assign sext_ln64_10_fu_7268_p1 = $signed(res_19_copy_fu_3000);

assign sext_ln64_110_fu_8118_p1 = $signed(res_202_copy_fu_2268);

assign sext_ln64_111_fu_8125_p1 = $signed(res_203_copy_fu_2264);

assign sext_ln64_112_fu_8144_p1 = $signed(res_211_copy_fu_2232);

assign sext_ln64_113_fu_8154_p1 = $signed(res_213_copy_fu_2224);

assign sext_ln64_114_fu_8161_p1 = $signed(res_214_copy_fu_2220);

assign sext_ln64_115_fu_8168_p1 = $signed(res_215_copy_fu_2216);

assign sext_ln64_116_fu_8175_p1 = $signed(res_217_copy_fu_2208);

assign sext_ln64_117_fu_8185_p1 = $signed(res_219_copy_fu_2200);

assign sext_ln64_118_fu_8192_p1 = $signed(res_220_copy_fu_2196);

assign sext_ln64_119_fu_8205_p1 = $signed(res_224_copy_fu_2180);

assign sext_ln64_11_fu_7278_p1 = $signed(res_21_copy_fu_2992);

assign sext_ln64_120_fu_8212_p1 = $signed(res_225_copy_fu_2176);

assign sext_ln64_121_fu_8219_p1 = $signed(res_227_copy_fu_2168);

assign sext_ln64_122_fu_8226_p1 = $signed(res_228_copy_fu_2164);

assign sext_ln64_123_fu_8233_p1 = $signed(res_229_copy_fu_2160);

assign sext_ln64_124_fu_8240_p1 = $signed(res_230_copy_fu_2156);

assign sext_ln64_125_fu_8247_p1 = $signed(res_231_copy_fu_2152);

assign sext_ln64_126_fu_8254_p1 = $signed(res_232_copy_fu_2148);

assign sext_ln64_127_fu_8264_p1 = $signed(res_234_copy_fu_2140);

assign sext_ln64_128_fu_8271_p1 = $signed(res_235_copy_fu_2136);

assign sext_ln64_129_fu_8290_p1 = $signed(res_243_copy_fu_2104);

assign sext_ln64_12_fu_7285_p1 = $signed(res_22_copy_fu_2988);

assign sext_ln64_130_fu_8300_p1 = $signed(res_245_copy_fu_2096);

assign sext_ln64_131_fu_8307_p1 = $signed(res_246_copy_fu_2092);

assign sext_ln64_132_fu_8314_p1 = $signed(res_247_copy_fu_2088);

assign sext_ln64_133_fu_8321_p1 = $signed(res_249_copy_fu_2080);

assign sext_ln64_134_fu_8331_p1 = $signed(res_251_copy_fu_2072);

assign sext_ln64_135_fu_8338_p1 = $signed(res_252_copy_fu_2068);

assign sext_ln64_136_fu_8351_p1 = $signed(res_256_copy_fu_2052);

assign sext_ln64_137_fu_8358_p1 = $signed(res_257_copy_fu_2048);

assign sext_ln64_138_fu_8365_p1 = $signed(res_259_copy_fu_2040);

assign sext_ln64_139_fu_8372_p1 = $signed(res_260_copy_fu_2036);

assign sext_ln64_13_fu_7292_p1 = $signed(res_23_copy_fu_2984);

assign sext_ln64_140_fu_8379_p1 = $signed(res_261_copy_fu_2032);

assign sext_ln64_141_fu_8386_p1 = $signed(res_262_copy_fu_2028);

assign sext_ln64_142_fu_8393_p1 = $signed(res_263_copy_fu_2024);

assign sext_ln64_143_fu_8400_p1 = $signed(res_264_copy_fu_2020);

assign sext_ln64_144_fu_8410_p1 = $signed(res_266_copy_fu_2012);

assign sext_ln64_145_fu_8417_p1 = $signed(res_267_copy_fu_2008);

assign sext_ln64_146_fu_8436_p1 = $signed(res_275_copy_fu_1976);

assign sext_ln64_147_fu_8446_p1 = $signed(res_277_copy_fu_1968);

assign sext_ln64_148_fu_8453_p1 = $signed(res_278_copy_fu_1964);

assign sext_ln64_149_fu_8460_p1 = $signed(res_279_copy_fu_1960);

assign sext_ln64_14_fu_7299_p1 = $signed(res_25_copy_fu_2976);

assign sext_ln64_150_fu_8467_p1 = $signed(res_281_copy_fu_1952);

assign sext_ln64_151_fu_8477_p1 = $signed(res_283_copy_fu_1944);

assign sext_ln64_152_fu_8484_p1 = $signed(res_284_copy_fu_1940);

assign sext_ln64_153_fu_8497_p1 = $signed(res_288_copy_fu_1924);

assign sext_ln64_154_fu_8504_p1 = $signed(res_289_copy_fu_1920);

assign sext_ln64_155_fu_8511_p1 = $signed(res_291_copy_fu_1912);

assign sext_ln64_156_fu_8518_p1 = $signed(res_292_copy_fu_1908);

assign sext_ln64_157_fu_8525_p1 = $signed(res_293_copy_fu_1904);

assign sext_ln64_158_fu_8532_p1 = $signed(res_294_copy_fu_1900);

assign sext_ln64_159_fu_8539_p1 = $signed(res_295_copy_fu_1896);

assign sext_ln64_15_fu_7309_p1 = $signed(res_27_copy_fu_2968);

assign sext_ln64_160_fu_8546_p1 = $signed(res_296_copy_fu_1892);

assign sext_ln64_161_fu_8556_p1 = $signed(res_298_copy_fu_1884);

assign sext_ln64_162_fu_8563_p1 = $signed(res_299_copy_fu_1880);

assign sext_ln64_163_fu_8582_p1 = $signed(res_307_copy_fu_1848);

assign sext_ln64_164_fu_8592_p1 = $signed(res_309_copy_fu_1840);

assign sext_ln64_165_fu_8599_p1 = $signed(res_310_copy_fu_1836);

assign sext_ln64_166_fu_8606_p1 = $signed(res_311_copy_fu_1832);

assign sext_ln64_167_fu_8613_p1 = $signed(res_313_copy_fu_1824);

assign sext_ln64_168_fu_8623_p1 = $signed(res_315_copy_fu_1816);

assign sext_ln64_169_fu_8630_p1 = $signed(res_316_copy_fu_1812);

assign sext_ln64_16_fu_7316_p1 = $signed(res_28_copy_fu_2964);

assign sext_ln64_170_fu_8643_p1 = $signed(res_320_copy_fu_1796);

assign sext_ln64_171_fu_8650_p1 = $signed(res_321_copy_fu_1792);

assign sext_ln64_172_fu_8657_p1 = $signed(res_323_copy_fu_1784);

assign sext_ln64_173_fu_8664_p1 = $signed(res_324_copy_fu_1780);

assign sext_ln64_174_fu_8671_p1 = $signed(res_325_copy_fu_1776);

assign sext_ln64_175_fu_8678_p1 = $signed(res_326_copy_fu_1772);

assign sext_ln64_176_fu_8685_p1 = $signed(res_327_copy_fu_1768);

assign sext_ln64_177_fu_8692_p1 = $signed(res_328_copy_fu_1764);

assign sext_ln64_178_fu_8702_p1 = $signed(res_330_copy_fu_1756);

assign sext_ln64_179_fu_8709_p1 = $signed(res_331_copy_fu_1752);

assign sext_ln64_17_fu_7329_p1 = $signed(res_32_copy_fu_2948);

assign sext_ln64_180_fu_8728_p1 = $signed(res_339_copy_fu_1720);

assign sext_ln64_181_fu_8738_p1 = $signed(res_341_copy_fu_1712);

assign sext_ln64_182_fu_8745_p1 = $signed(res_342_copy_fu_1708);

assign sext_ln64_183_fu_8752_p1 = $signed(res_343_copy_fu_1704);

assign sext_ln64_184_fu_8759_p1 = $signed(res_345_copy_fu_1696);

assign sext_ln64_185_fu_8769_p1 = $signed(res_347_copy_fu_1688);

assign sext_ln64_186_fu_8776_p1 = $signed(res_348_copy_fu_1684);

assign sext_ln64_187_fu_8789_p1 = $signed(res_352_copy_fu_1668);

assign sext_ln64_188_fu_8796_p1 = $signed(res_353_copy_fu_1664);

assign sext_ln64_189_fu_8803_p1 = $signed(res_355_copy_fu_1656);

assign sext_ln64_18_fu_7336_p1 = $signed(res_33_copy_fu_2944);

assign sext_ln64_190_fu_8810_p1 = $signed(res_356_copy_fu_1652);

assign sext_ln64_191_fu_8817_p1 = $signed(res_357_copy_fu_1648);

assign sext_ln64_192_fu_8824_p1 = $signed(res_358_copy_fu_1644);

assign sext_ln64_193_fu_8831_p1 = $signed(res_359_copy_fu_1640);

assign sext_ln64_194_fu_8838_p1 = $signed(res_360_copy_fu_1636);

assign sext_ln64_195_fu_8848_p1 = $signed(res_362_copy_fu_1628);

assign sext_ln64_196_fu_8855_p1 = $signed(res_363_copy_fu_1624);

assign sext_ln64_197_fu_8874_p1 = $signed(res_371_copy_fu_1592);

assign sext_ln64_198_fu_8884_p1 = $signed(res_373_copy_fu_1584);

assign sext_ln64_199_fu_8891_p1 = $signed(res_374_copy_fu_1580);

assign sext_ln64_19_fu_7343_p1 = $signed(res_35_copy_fu_2936);

assign sext_ln64_1_fu_7190_p1 = $signed(res_1_copy_fu_3072);

assign sext_ln64_200_fu_8898_p1 = $signed(res_375_copy_fu_1576);

assign sext_ln64_201_fu_8905_p1 = $signed(res_377_copy_fu_1568);

assign sext_ln64_202_fu_8915_p1 = $signed(res_379_copy_fu_1560);

assign sext_ln64_203_fu_8922_p1 = $signed(res_380_copy_fu_1556);

assign sext_ln64_204_fu_8935_p1 = $signed(res_384_copy_fu_1540);

assign sext_ln64_205_fu_8942_p1 = $signed(res_385_copy_fu_1536);

assign sext_ln64_206_fu_8949_p1 = $signed(res_387_copy_fu_1528);

assign sext_ln64_207_fu_8956_p1 = $signed(res_388_copy_fu_1524);

assign sext_ln64_208_fu_8963_p1 = $signed(res_389_copy_fu_1520);

assign sext_ln64_209_fu_8970_p1 = $signed(res_390_copy_fu_1516);

assign sext_ln64_20_fu_7350_p1 = $signed(res_36_copy_fu_2932);

assign sext_ln64_210_fu_8977_p1 = $signed(res_391_copy_fu_1512);

assign sext_ln64_211_fu_8984_p1 = $signed(res_392_copy_fu_1508);

assign sext_ln64_212_fu_8994_p1 = $signed(res_394_copy_fu_1500);

assign sext_ln64_213_fu_9001_p1 = $signed(res_395_copy_fu_1496);

assign sext_ln64_214_fu_9020_p1 = $signed(res_403_copy_fu_1464);

assign sext_ln64_215_fu_9030_p1 = $signed(res_405_copy_fu_1456);

assign sext_ln64_216_fu_9037_p1 = $signed(res_406_copy_fu_1452);

assign sext_ln64_217_fu_9044_p1 = $signed(res_407_copy_fu_1448);

assign sext_ln64_218_fu_9051_p1 = $signed(res_409_copy_fu_1440);

assign sext_ln64_219_fu_9061_p1 = $signed(res_411_copy_fu_1432);

assign sext_ln64_21_fu_7357_p1 = $signed(res_37_copy_fu_2928);

assign sext_ln64_220_fu_9068_p1 = $signed(res_412_copy_fu_1428);

assign sext_ln64_221_fu_9081_p1 = $signed(res_416_copy_fu_1412);

assign sext_ln64_222_fu_9088_p1 = $signed(res_417_copy_fu_1408);

assign sext_ln64_223_fu_9095_p1 = $signed(res_419_copy_fu_1400);

assign sext_ln64_224_fu_9102_p1 = $signed(res_420_copy_fu_1396);

assign sext_ln64_225_fu_9109_p1 = $signed(res_421_copy_fu_1392);

assign sext_ln64_226_fu_9116_p1 = $signed(res_422_copy_fu_1388);

assign sext_ln64_227_fu_9123_p1 = $signed(res_423_copy_fu_1384);

assign sext_ln64_228_fu_9130_p1 = $signed(res_424_copy_fu_1380);

assign sext_ln64_229_fu_9140_p1 = $signed(res_426_copy_fu_1372);

assign sext_ln64_22_fu_7364_p1 = $signed(res_38_copy_fu_2924);

assign sext_ln64_230_fu_9147_p1 = $signed(res_427_copy_fu_1368);

assign sext_ln64_231_fu_9166_p1 = $signed(res_435_copy_fu_1336);

assign sext_ln64_232_fu_9176_p1 = $signed(res_437_copy_fu_1328);

assign sext_ln64_233_fu_9183_p1 = $signed(res_438_copy_fu_1324);

assign sext_ln64_234_fu_9190_p1 = $signed(res_439_copy_fu_1320);

assign sext_ln64_235_fu_9197_p1 = $signed(res_441_copy_fu_1312);

assign sext_ln64_236_fu_9207_p1 = $signed(res_443_copy_fu_1304);

assign sext_ln64_237_fu_9214_p1 = $signed(res_444_copy_fu_1300);

assign sext_ln64_238_fu_9227_p1 = $signed(res_448_copy_fu_1284);

assign sext_ln64_239_fu_9234_p1 = $signed(res_449_copy_fu_1280);

assign sext_ln64_23_fu_7371_p1 = $signed(res_39_copy_fu_2920);

assign sext_ln64_240_fu_9241_p1 = $signed(res_451_copy_fu_1272);

assign sext_ln64_241_fu_9248_p1 = $signed(res_452_copy_fu_1268);

assign sext_ln64_242_fu_9255_p1 = $signed(res_453_copy_fu_1264);

assign sext_ln64_243_fu_9262_p1 = $signed(res_454_copy_fu_1260);

assign sext_ln64_244_fu_9269_p1 = $signed(res_455_copy_fu_1256);

assign sext_ln64_245_fu_9276_p1 = $signed(res_456_copy_fu_1252);

assign sext_ln64_246_fu_9286_p1 = $signed(res_458_copy_fu_1244);

assign sext_ln64_247_fu_9293_p1 = $signed(res_459_copy_fu_1240);

assign sext_ln64_248_fu_9312_p1 = $signed(res_467_copy_fu_1208);

assign sext_ln64_249_fu_9322_p1 = $signed(res_469_copy_fu_1200);

assign sext_ln64_24_fu_7378_p1 = $signed(res_40_copy_fu_2916);

assign sext_ln64_250_fu_9329_p1 = $signed(res_470_copy_fu_1196);

assign sext_ln64_251_fu_9336_p1 = $signed(res_471_copy_fu_1192);

assign sext_ln64_252_fu_9343_p1 = $signed(res_473_copy_fu_1184);

assign sext_ln64_253_fu_9353_p1 = $signed(res_475_copy_fu_1176);

assign sext_ln64_254_fu_9360_p1 = $signed(res_476_copy_fu_1172);

assign sext_ln64_255_fu_9373_p1 = $signed(res_480_copy_fu_1156);

assign sext_ln64_256_fu_9380_p1 = $signed(res_481_copy_fu_1152);

assign sext_ln64_257_fu_9387_p1 = $signed(res_483_copy_fu_1144);

assign sext_ln64_258_fu_9394_p1 = $signed(res_484_copy_fu_1140);

assign sext_ln64_259_fu_9401_p1 = $signed(res_485_copy_fu_1136);

assign sext_ln64_25_fu_7388_p1 = $signed(res_42_copy_fu_2908);

assign sext_ln64_260_fu_9408_p1 = $signed(res_486_copy_fu_1132);

assign sext_ln64_261_fu_9415_p1 = $signed(res_487_copy_fu_1128);

assign sext_ln64_262_fu_9422_p1 = $signed(res_488_copy_fu_1124);

assign sext_ln64_263_fu_9432_p1 = $signed(res_490_copy_fu_1116);

assign sext_ln64_264_fu_9439_p1 = $signed(res_491_copy_fu_1112);

assign sext_ln64_265_fu_9458_p1 = $signed(res_499_copy_fu_1080);

assign sext_ln64_266_fu_9468_p1 = $signed(res_501_copy_fu_1072);

assign sext_ln64_267_fu_9475_p1 = $signed(res_502_copy_fu_1068);

assign sext_ln64_268_fu_9482_p1 = $signed(res_503_copy_fu_1064);

assign sext_ln64_269_fu_9489_p1 = $signed(res_505_copy_fu_1056);

assign sext_ln64_26_fu_7395_p1 = $signed(res_43_copy_fu_2904);

assign sext_ln64_270_fu_9499_p1 = $signed(res_507_copy_fu_1048);

assign sext_ln64_271_fu_9506_p1 = $signed(res_508_copy_fu_1044);

assign sext_ln64_27_fu_7414_p1 = $signed(res_51_copy_fu_2872);

assign sext_ln64_28_fu_7424_p1 = $signed(res_53_copy_fu_2864);

assign sext_ln64_29_fu_7431_p1 = $signed(res_54_copy_fu_2860);

assign sext_ln64_2_fu_7197_p1 = $signed(res_3_copy_fu_3064);

assign sext_ln64_30_fu_7438_p1 = $signed(res_55_copy_fu_2856);

assign sext_ln64_31_fu_7445_p1 = $signed(res_57_copy_fu_2848);

assign sext_ln64_32_fu_7455_p1 = $signed(res_59_copy_fu_2840);

assign sext_ln64_33_fu_7462_p1 = $signed(res_60_copy_fu_2836);

assign sext_ln64_34_fu_7475_p1 = $signed(res_64_copy_fu_2820);

assign sext_ln64_35_fu_7482_p1 = $signed(res_65_copy_fu_2816);

assign sext_ln64_36_fu_7489_p1 = $signed(res_67_copy_fu_2808);

assign sext_ln64_37_fu_7496_p1 = $signed(res_68_copy_fu_2804);

assign sext_ln64_38_fu_7503_p1 = $signed(res_69_copy_fu_2800);

assign sext_ln64_39_fu_7510_p1 = $signed(res_70_copy_fu_2796);

assign sext_ln64_3_fu_7204_p1 = $signed(res_4_copy_fu_3060);

assign sext_ln64_40_fu_7517_p1 = $signed(res_71_copy_fu_2792);

assign sext_ln64_41_fu_7524_p1 = $signed(res_72_copy_fu_2788);

assign sext_ln64_42_fu_7534_p1 = $signed(res_74_copy_fu_2780);

assign sext_ln64_43_fu_7541_p1 = $signed(res_75_copy_fu_2776);

assign sext_ln64_44_fu_7560_p1 = $signed(res_83_copy_fu_2744);

assign sext_ln64_45_fu_7570_p1 = $signed(res_85_copy_fu_2736);

assign sext_ln64_46_fu_7577_p1 = $signed(res_86_copy_fu_2732);

assign sext_ln64_47_fu_7584_p1 = $signed(res_87_copy_fu_2728);

assign sext_ln64_48_fu_7591_p1 = $signed(res_89_copy_fu_2720);

assign sext_ln64_49_fu_7601_p1 = $signed(res_91_copy_fu_2712);

assign sext_ln64_4_fu_7211_p1 = $signed(res_5_copy_fu_3056);

assign sext_ln64_50_fu_7608_p1 = $signed(res_92_copy_fu_2708);

assign sext_ln64_51_fu_7621_p1 = $signed(res_96_copy_fu_2692);

assign sext_ln64_52_fu_7628_p1 = $signed(res_97_copy_fu_2688);

assign sext_ln64_53_fu_7635_p1 = $signed(res_99_copy_fu_2680);

assign sext_ln64_54_fu_7642_p1 = $signed(res_100_copy_fu_2676);

assign sext_ln64_55_fu_7649_p1 = $signed(res_101_copy_fu_2672);

assign sext_ln64_56_fu_7656_p1 = $signed(res_102_copy_fu_2668);

assign sext_ln64_57_fu_7663_p1 = $signed(res_103_copy_fu_2664);

assign sext_ln64_58_fu_7670_p1 = $signed(res_104_copy_fu_2660);

assign sext_ln64_59_fu_7680_p1 = $signed(res_106_copy_fu_2652);

assign sext_ln64_5_fu_7218_p1 = $signed(res_6_copy_fu_3052);

assign sext_ln64_60_fu_7687_p1 = $signed(res_107_copy_fu_2648);

assign sext_ln64_61_fu_7706_p1 = $signed(res_115_copy_fu_2616);

assign sext_ln64_62_fu_7716_p1 = $signed(res_117_copy_fu_2608);

assign sext_ln64_63_fu_7723_p1 = $signed(res_118_copy_fu_2604);

assign sext_ln64_64_fu_7730_p1 = $signed(res_119_copy_fu_2600);

assign sext_ln64_65_fu_7737_p1 = $signed(res_121_copy_fu_2592);

assign sext_ln64_66_fu_7747_p1 = $signed(res_123_copy_fu_2584);

assign sext_ln64_67_fu_7754_p1 = $signed(res_124_copy_fu_2580);

assign sext_ln64_68_fu_7767_p1 = $signed(res_128_copy_fu_2564);

assign sext_ln64_69_fu_7774_p1 = $signed(res_129_copy_fu_2560);

assign sext_ln64_6_fu_7225_p1 = $signed(res_7_copy_fu_3048);

assign sext_ln64_70_fu_7781_p1 = $signed(res_131_copy_fu_2552);

assign sext_ln64_71_fu_7788_p1 = $signed(res_132_copy_fu_2548);

assign sext_ln64_72_fu_7795_p1 = $signed(res_133_copy_fu_2544);

assign sext_ln64_73_fu_7802_p1 = $signed(res_134_copy_fu_2540);

assign sext_ln64_74_fu_7809_p1 = $signed(res_135_copy_fu_2536);

assign sext_ln64_75_fu_7816_p1 = $signed(res_136_copy_fu_2532);

assign sext_ln64_76_fu_7826_p1 = $signed(res_138_copy_fu_2524);

assign sext_ln64_77_fu_7833_p1 = $signed(res_139_copy_fu_2520);

assign sext_ln64_78_fu_7852_p1 = $signed(res_147_copy_fu_2488);

assign sext_ln64_79_fu_7862_p1 = $signed(res_149_copy_fu_2480);

assign sext_ln64_7_fu_7232_p1 = $signed(res_8_copy_fu_3044);

assign sext_ln64_80_fu_7869_p1 = $signed(res_150_copy_fu_2476);

assign sext_ln64_81_fu_7876_p1 = $signed(res_151_copy_fu_2472);

assign sext_ln64_82_fu_7883_p1 = $signed(res_153_copy_fu_2464);

assign sext_ln64_83_fu_7893_p1 = $signed(res_155_copy_fu_2456);

assign sext_ln64_84_fu_7900_p1 = $signed(res_156_copy_fu_2452);

assign sext_ln64_85_fu_7913_p1 = $signed(res_160_copy_fu_2436);

assign sext_ln64_86_fu_7920_p1 = $signed(res_161_copy_fu_2432);

assign sext_ln64_87_fu_7927_p1 = $signed(res_163_copy_fu_2424);

assign sext_ln64_88_fu_7934_p1 = $signed(res_164_copy_fu_2420);

assign sext_ln64_89_fu_7941_p1 = $signed(res_165_copy_fu_2416);

assign sext_ln64_8_fu_7242_p1 = $signed(res_10_copy_fu_3036);

assign sext_ln64_90_fu_7948_p1 = $signed(res_166_copy_fu_2412);

assign sext_ln64_91_fu_7955_p1 = $signed(res_167_copy_fu_2408);

assign sext_ln64_92_fu_7962_p1 = $signed(res_168_copy_fu_2404);

assign sext_ln64_93_fu_7972_p1 = $signed(res_170_copy_fu_2396);

assign sext_ln64_94_fu_7979_p1 = $signed(res_171_copy_fu_2392);

assign sext_ln64_95_fu_7998_p1 = $signed(res_179_copy_fu_2360);

assign sext_ln64_96_fu_8008_p1 = $signed(res_181_copy_fu_2352);

assign sext_ln64_97_fu_8015_p1 = $signed(res_182_copy_fu_2348);

assign sext_ln64_98_fu_8022_p1 = $signed(res_183_copy_fu_2344);

assign sext_ln64_99_fu_8029_p1 = $signed(res_185_copy_fu_2336);

assign sext_ln64_9_fu_7249_p1 = $signed(res_11_copy_fu_3032);

assign sext_ln64_fu_7183_p1 = $signed(res_0_copy_fu_3076);

endmodule //JetTaggerNN_pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config27_s
