{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 16:31:50 2008 " "Info: Processing started: Thu Dec 18 16:31:50 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_select\[1\] " "Info: Detected ripple clock \"clock_select\[1\]\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_select\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reference " "Info: Detected gated clock \"reference\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reference" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SPI_clk " "Info: Detected ripple clock \"SPI_clk\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "index " "Info: Detected ripple clock \"index\" as buffer" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "index" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[0\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[0\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[1\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[1\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[7\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[7\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[5\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[5\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[4\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[4\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[6\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[6\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~96 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~96\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[2\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[2\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "division:division_DDS\|bits\[3\] " "Info: Detected ripple clock \"division:division_DDS\|bits\[3\]\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|bits\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0~97 " "Info: Detected gated clock \"division:division_DDS\|WideNor0~97\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "division:division_DDS\|WideNor0 " "Info: Detected gated clock \"division:division_DDS\|WideNor0\" as buffer" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/ham/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:division_DDS\|WideNor0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C9 register CCdata\[19\] register clock_select\[1\] 320.035 ns " "Info: Slack time is 320.035 ns for clock \"C9\" between source register \"CCdata\[19\]\" and destination register \"clock_select\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "323.775 ns + Largest register register " "Info: + Largest register to register requirement is 323.775 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "325.520 ns + " "Info: + Setup relationship between source and destination is 325.520 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 325.520 ns " "Info: + Latch edge is 325.520 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C9 20833.280 ns 10416.640 ns inverted 50 " "Info: Clock period of Destination clock \"C9\" is 20833.280 ns with inverted offset of 10416.640 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.505 ns + Largest " "Info: + Largest clock skew is -1.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 destination 3.525 ns + Shortest register " "Info: + Shortest clock path from clock \"C9\" to destination register is 3.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.680 ns) 3.525 ns clock_select\[1\] 3 REG FF_X26_Y3_N13 2 " "Info: 3: + IC(1.811 ns) + CELL(0.680 ns) = 3.525 ns; Loc. = FF_X26_Y3_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { C9~input clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 48.62 % ) " "Info: Total cell delay = 1.714 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 51.38 % ) " "Info: Total interconnect delay = 1.811 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 1.034ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 5.030 ns - Longest register " "Info: - Longest clock path from clock \"C8\" to source register is 5.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 3.104 ns C8~inputclkctrl 3 COMB CLKCTRL_G17 59 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G17; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.680 ns) 5.030 ns CCdata\[19\] 4 REG FF_X44_Y29_N27 2 " "Info: 4: + IC(1.246 ns) + CELL(0.680 ns) = 5.030 ns; Loc. = FF_X44_Y29_N27; Fanout = 2; REG Node = 'CCdata\[19\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.08 % ) " "Info: Total cell delay = 1.714 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.316 ns ( 65.92 % ) " "Info: Total interconnect delay = 3.316 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.070ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.070ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.070ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.740 ns - Longest register register " "Info: - Longest register to register delay is 3.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[19\] 1 REG FF_X44_Y29_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X44_Y29_N27; Fanout = 2; REG Node = 'CCdata\[19\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[19] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.448 ns) + CELL(0.177 ns) 3.625 ns clock_select\[1\]~feeder 2 COMB LCCOMB_X26_Y3_N12 1 " "Info: 2: + IC(3.448 ns) + CELL(0.177 ns) = 3.625 ns; Loc. = LCCOMB_X26_Y3_N12; Fanout = 1; COMB Node = 'clock_select\[1\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.625 ns" { CCdata[19] clock_select[1]~feeder } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.740 ns clock_select\[1\] 3 REG FF_X26_Y3_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 3.740 ns; Loc. = FF_X26_Y3_N13; Fanout = 2; REG Node = 'clock_select\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 7.81 % ) " "Info: Total cell delay = 0.292 ns ( 7.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.448 ns ( 92.19 % ) " "Info: Total interconnect delay = 3.448 ns ( 92.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { CCdata[19] clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.740 ns" { CCdata[19] {} clock_select[1]~feeder {} clock_select[1] {} } { 0.000ns 3.448ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { C9 C9~input clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { C9 {} C9~input {} clock_select[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 1.034ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { C8 C8~input C8~inputclkctrl CCdata[19] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[19] {} } { 0.000ns 0.000ns 2.070ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.740 ns" { CCdata[19] clock_select[1]~feeder clock_select[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.740 ns" { CCdata[19] {} clock_select[1]~feeder {} clock_select[1] {} } { 0.000ns 3.448ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C8 register frequency\[3\] register SPI:Alex_SPI_Tx\|SPI_data -3.653 ns " "Info: Slack time is -3.653 ns for clock \"C8\" between source register \"frequency\[3\]\" and destination register \"SPI:Alex_SPI_Tx\|SPI_data\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.395 ns + Largest register register " "Info: + Largest register to register requirement is 7.395 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.138 ns + " "Info: + Setup relationship between source and destination is 8.138 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.503 ns + Largest " "Info: + Largest clock skew is -0.503 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 6.835 ns + Shortest register " "Info: + Shortest clock path from clock \"C8\" to destination register is 6.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.941 ns) 3.948 ns SPI_clk 3 REG FF_X28_Y1_N29 2 " "Info: 3: + IC(1.973 ns) + CELL(0.941 ns) = 3.948 ns; Loc. = FF_X28_Y1_N29; Fanout = 2; REG Node = 'SPI_clk'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { C8~input SPI_clk } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.000 ns) 4.923 ns SPI_clk~clkctrl 4 COMB CLKCTRL_G16 41 " "Info: 4: + IC(0.975 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G16; Fanout = 41; COMB Node = 'SPI_clk~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { SPI_clk SPI_clk~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.680 ns) 6.835 ns SPI:Alex_SPI_Tx\|SPI_data 5 REG FF_X48_Y25_N17 2 " "Info: 5: + IC(1.232 ns) + CELL(0.680 ns) = 6.835 ns; Loc. = FF_X48_Y25_N17; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx\|SPI_data'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 38.84 % ) " "Info: Total cell delay = 2.655 ns ( 38.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.180 ns ( 61.16 % ) " "Info: Total interconnect delay = 4.180 ns ( 61.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.835 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.835 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.232ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 7.338 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.941 ns) 2.730 ns division:division_DDS\|bits\[6\] 3 REG FF_X25_Y33_N23 3 " "Info: 3: + IC(0.775 ns) + CELL(0.941 ns) = 2.730 ns; Loc. = FF_X25_Y33_N23; Fanout = 3; REG Node = 'division:division_DDS\|bits\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { CLKA~input division:division_DDS|bits[6] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.471 ns) 3.635 ns division:division_DDS\|WideNor0~97 4 COMB LCCOMB_X25_Y33_N6 1 " "Info: 4: + IC(0.434 ns) + CELL(0.471 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y33_N6; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { division:division_DDS|bits[6] division:division_DDS|WideNor0~97 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.486 ns) 4.432 ns division:division_DDS\|WideNor0 5 COMB LCCOMB_X25_Y33_N0 126 " "Info: 5: + IC(0.311 ns) + CELL(0.486 ns) = 4.432 ns; Loc. = LCCOMB_X25_Y33_N0; Fanout = 126; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 5.420 ns division:division_DDS\|WideNor0~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(0.988 ns) + CELL(0.000 ns) = 5.420 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'division:division_DDS\|WideNor0~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.680 ns) 7.338 ns frequency\[3\] 7 REG FF_X48_Y28_N1 3 " "Info: 7: + IC(1.238 ns) + CELL(0.680 ns) = 7.338 ns; Loc. = FF_X48_Y28_N1; Fanout = 3; REG Node = 'frequency\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 48.95 % ) " "Info: Total cell delay = 3.592 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.746 ns ( 51.05 % ) " "Info: Total interconnect delay = 3.746 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.835 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.835 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.232ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 84 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.835 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.835 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.232ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.048 ns - Longest register register " "Info: - Longest register to register delay is 11.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency\[3\] 1 REG FF_X48_Y28_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X48_Y28_N1; Fanout = 3; REG Node = 'frequency\[3\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency[3] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.565 ns) 0.996 ns frequency_plus_IF\[3\]~59 2 COMB LCCOMB_X48_Y28_N4 2 " "Info: 2: + IC(0.431 ns) + CELL(0.565 ns) = 0.996 ns; Loc. = LCCOMB_X48_Y28_N4; Fanout = 2; COMB Node = 'frequency_plus_IF\[3\]~59'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { frequency[3] frequency_plus_IF[3]~59 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.069 ns frequency_plus_IF\[4\]~61 3 COMB LCCOMB_X48_Y28_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.069 ns; Loc. = LCCOMB_X48_Y28_N6; Fanout = 2; COMB Node = 'frequency_plus_IF\[4\]~61'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.142 ns frequency_plus_IF\[5\]~63 4 COMB LCCOMB_X48_Y28_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.142 ns; Loc. = LCCOMB_X48_Y28_N8; Fanout = 2; COMB Node = 'frequency_plus_IF\[5\]~63'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.215 ns frequency_plus_IF\[6\]~65 5 COMB LCCOMB_X48_Y28_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.215 ns; Loc. = LCCOMB_X48_Y28_N10; Fanout = 2; COMB Node = 'frequency_plus_IF\[6\]~65'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.288 ns frequency_plus_IF\[7\]~67 6 COMB LCCOMB_X48_Y28_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.288 ns; Loc. = LCCOMB_X48_Y28_N12; Fanout = 2; COMB Node = 'frequency_plus_IF\[7\]~67'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.361 ns frequency_plus_IF\[8\]~69 7 COMB LCCOMB_X48_Y28_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.361 ns; Loc. = LCCOMB_X48_Y28_N14; Fanout = 2; COMB Node = 'frequency_plus_IF\[8\]~69'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.434 ns frequency_plus_IF\[9\]~71 8 COMB LCCOMB_X48_Y28_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.434 ns; Loc. = LCCOMB_X48_Y28_N16; Fanout = 2; COMB Node = 'frequency_plus_IF\[9\]~71'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.507 ns frequency_plus_IF\[10\]~73 9 COMB LCCOMB_X48_Y28_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.507 ns; Loc. = LCCOMB_X48_Y28_N18; Fanout = 2; COMB Node = 'frequency_plus_IF\[10\]~73'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.580 ns frequency_plus_IF\[11\]~75 10 COMB LCCOMB_X48_Y28_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.580 ns; Loc. = LCCOMB_X48_Y28_N20; Fanout = 2; COMB Node = 'frequency_plus_IF\[11\]~75'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.653 ns frequency_plus_IF\[12\]~77 11 COMB LCCOMB_X48_Y28_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.653 ns; Loc. = LCCOMB_X48_Y28_N22; Fanout = 2; COMB Node = 'frequency_plus_IF\[12\]~77'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.726 ns frequency_plus_IF\[13\]~79 12 COMB LCCOMB_X48_Y28_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.726 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 2; COMB Node = 'frequency_plus_IF\[13\]~79'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.799 ns frequency_plus_IF\[14\]~81 13 COMB LCCOMB_X48_Y28_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.799 ns; Loc. = LCCOMB_X48_Y28_N26; Fanout = 2; COMB Node = 'frequency_plus_IF\[14\]~81'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.872 ns frequency_plus_IF\[15\]~83 14 COMB LCCOMB_X48_Y28_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.872 ns; Loc. = LCCOMB_X48_Y28_N28; Fanout = 2; COMB Node = 'frequency_plus_IF\[15\]~83'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 1.945 ns frequency_plus_IF\[16\]~85 15 COMB LCCOMB_X48_Y28_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.945 ns; Loc. = LCCOMB_X48_Y28_N30; Fanout = 2; COMB Node = 'frequency_plus_IF\[16\]~85'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.018 ns frequency_plus_IF\[17\]~87 16 COMB LCCOMB_X48_Y27_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 2.018 ns; Loc. = LCCOMB_X48_Y27_N0; Fanout = 2; COMB Node = 'frequency_plus_IF\[17\]~87'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.091 ns frequency_plus_IF\[18\]~89 17 COMB LCCOMB_X48_Y27_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.091 ns; Loc. = LCCOMB_X48_Y27_N2; Fanout = 2; COMB Node = 'frequency_plus_IF\[18\]~89'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.164 ns frequency_plus_IF\[19\]~91 18 COMB LCCOMB_X48_Y27_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.164 ns; Loc. = LCCOMB_X48_Y27_N4; Fanout = 2; COMB Node = 'frequency_plus_IF\[19\]~91'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[18]~89 frequency_plus_IF[19]~91 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.237 ns frequency_plus_IF\[20\]~93 19 COMB LCCOMB_X48_Y27_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.237 ns; Loc. = LCCOMB_X48_Y27_N6; Fanout = 2; COMB Node = 'frequency_plus_IF\[20\]~93'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[19]~91 frequency_plus_IF[20]~93 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.310 ns frequency_plus_IF\[21\]~95 20 COMB LCCOMB_X48_Y27_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.310 ns; Loc. = LCCOMB_X48_Y27_N8; Fanout = 2; COMB Node = 'frequency_plus_IF\[21\]~95'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[20]~93 frequency_plus_IF[21]~95 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.383 ns frequency_plus_IF\[22\]~97 21 COMB LCCOMB_X48_Y27_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.383 ns; Loc. = LCCOMB_X48_Y27_N10; Fanout = 2; COMB Node = 'frequency_plus_IF\[22\]~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[21]~95 frequency_plus_IF[22]~97 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.456 ns frequency_plus_IF\[23\]~99 22 COMB LCCOMB_X48_Y27_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.456 ns; Loc. = LCCOMB_X48_Y27_N12; Fanout = 2; COMB Node = 'frequency_plus_IF\[23\]~99'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[22]~97 frequency_plus_IF[23]~99 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.529 ns frequency_plus_IF\[24\]~101 23 COMB LCCOMB_X48_Y27_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.529 ns; Loc. = LCCOMB_X48_Y27_N14; Fanout = 2; COMB Node = 'frequency_plus_IF\[24\]~101'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[23]~99 frequency_plus_IF[24]~101 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.602 ns frequency_plus_IF\[25\]~103 24 COMB LCCOMB_X48_Y27_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.602 ns; Loc. = LCCOMB_X48_Y27_N16; Fanout = 2; COMB Node = 'frequency_plus_IF\[25\]~103'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[24]~101 frequency_plus_IF[25]~103 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.675 ns frequency_plus_IF\[26\]~105 25 COMB LCCOMB_X48_Y27_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.675 ns; Loc. = LCCOMB_X48_Y27_N18; Fanout = 2; COMB Node = 'frequency_plus_IF\[26\]~105'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[25]~103 frequency_plus_IF[26]~105 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.748 ns frequency_plus_IF\[27\]~107 26 COMB LCCOMB_X48_Y27_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 2.748 ns; Loc. = LCCOMB_X48_Y27_N20; Fanout = 2; COMB Node = 'frequency_plus_IF\[27\]~107'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[26]~105 frequency_plus_IF[27]~107 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.821 ns frequency_plus_IF\[28\]~109 27 COMB LCCOMB_X48_Y27_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 2.821 ns; Loc. = LCCOMB_X48_Y27_N22; Fanout = 2; COMB Node = 'frequency_plus_IF\[28\]~109'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { frequency_plus_IF[27]~107 frequency_plus_IF[28]~109 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 3.428 ns frequency_plus_IF\[29\]~110 28 COMB LCCOMB_X48_Y27_N24 5 " "Info: 28: + IC(0.000 ns) + CELL(0.607 ns) = 3.428 ns; Loc. = LCCOMB_X48_Y27_N24; Fanout = 5; COMB Node = 'frequency_plus_IF\[29\]~110'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { frequency_plus_IF[28]~109 frequency_plus_IF[29]~110 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 720 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.486 ns) 4.712 ns LPF_select:Alex_LPF_select\|LessThan1~760 29 COMB LCCOMB_X49_Y27_N4 3 " "Info: 29: + IC(0.798 ns) + CELL(0.486 ns) = 4.712 ns; Loc. = LCCOMB_X49_Y27_N4; Fanout = 3; COMB Node = 'LPF_select:Alex_LPF_select\|LessThan1~760'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { frequency_plus_IF[29]~110 LPF_select:Alex_LPF_select|LessThan1~760 } "NODE_NAME" } } { "LPF_select.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/LPF_select.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.177 ns) 6.058 ns Alex_data\[4\]~240 30 COMB LCCOMB_X48_Y26_N8 9 " "Info: 30: + IC(1.169 ns) + CELL(0.177 ns) = 6.058 ns; Loc. = LCCOMB_X48_Y26_N8; Fanout = 9; COMB Node = 'Alex_data\[4\]~240'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { LPF_select:Alex_LPF_select|LessThan1~760 Alex_data[4]~240 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.410 ns) 6.880 ns Alex_data\[12\]~241 31 COMB LCCOMB_X48_Y26_N2 2 " "Info: 31: + IC(0.412 ns) + CELL(0.410 ns) = 6.880 ns; Loc. = LCCOMB_X48_Y26_N2; Fanout = 2; COMB Node = 'Alex_data\[12\]~241'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { Alex_data[4]~240 Alex_data[12]~241 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 810 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.177 ns) 7.918 ns SPI:Alex_SPI_Tx\|Mux0~480 32 COMB LCCOMB_X47_Y29_N26 1 " "Info: 32: + IC(0.861 ns) + CELL(0.177 ns) = 7.918 ns; Loc. = LCCOMB_X47_Y29_N26; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|Mux0~480'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { Alex_data[12]~241 SPI:Alex_SPI_Tx|Mux0~480 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.327 ns) 8.508 ns SPI:Alex_SPI_Tx\|Mux0~481 33 COMB LCCOMB_X47_Y29_N12 1 " "Info: 33: + IC(0.263 ns) + CELL(0.327 ns) = 8.508 ns; Loc. = LCCOMB_X47_Y29_N12; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|Mux0~481'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { SPI:Alex_SPI_Tx|Mux0~480 SPI:Alex_SPI_Tx|Mux0~481 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.481 ns) 9.300 ns SPI:Alex_SPI_Tx\|Mux0~485 34 COMB LCCOMB_X47_Y29_N2 1 " "Info: 34: + IC(0.311 ns) + CELL(0.481 ns) = 9.300 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|Mux0~485'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { SPI:Alex_SPI_Tx|Mux0~481 SPI:Alex_SPI_Tx|Mux0~485 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.177 ns) 10.344 ns SPI:Alex_SPI_Tx\|SPI_data~53 35 COMB LCCOMB_X48_Y25_N22 1 " "Info: 35: + IC(0.867 ns) + CELL(0.177 ns) = 10.344 ns; Loc. = LCCOMB_X48_Y25_N22; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|SPI_data~53'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { SPI:Alex_SPI_Tx|Mux0~485 SPI:Alex_SPI_Tx|SPI_data~53 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.327 ns) 10.933 ns SPI:Alex_SPI_Tx\|SPI_data~54 36 COMB LCCOMB_X48_Y25_N16 1 " "Info: 36: + IC(0.262 ns) + CELL(0.327 ns) = 10.933 ns; Loc. = LCCOMB_X48_Y25_N16; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx\|SPI_data~54'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { SPI:Alex_SPI_Tx|SPI_data~53 SPI:Alex_SPI_Tx|SPI_data~54 } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 11.048 ns SPI:Alex_SPI_Tx\|SPI_data 37 REG FF_X48_Y25_N17 2 " "Info: 37: + IC(0.000 ns) + CELL(0.115 ns) = 11.048 ns; Loc. = FF_X48_Y25_N17; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx\|SPI_data'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { SPI:Alex_SPI_Tx|SPI_data~54 SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.674 ns ( 51.36 % ) " "Info: Total cell delay = 5.674 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.374 ns ( 48.64 % ) " "Info: Total interconnect delay = 5.374 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.048 ns" { frequency[3] frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 frequency_plus_IF[19]~91 frequency_plus_IF[20]~93 frequency_plus_IF[21]~95 frequency_plus_IF[22]~97 frequency_plus_IF[23]~99 frequency_plus_IF[24]~101 frequency_plus_IF[25]~103 frequency_plus_IF[26]~105 frequency_plus_IF[27]~107 frequency_plus_IF[28]~109 frequency_plus_IF[29]~110 LPF_select:Alex_LPF_select|LessThan1~760 Alex_data[4]~240 Alex_data[12]~241 SPI:Alex_SPI_Tx|Mux0~480 SPI:Alex_SPI_Tx|Mux0~481 SPI:Alex_SPI_Tx|Mux0~485 SPI:Alex_SPI_Tx|SPI_data~53 SPI:Alex_SPI_Tx|SPI_data~54 SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.048 ns" { frequency[3] {} frequency_plus_IF[3]~59 {} frequency_plus_IF[4]~61 {} frequency_plus_IF[5]~63 {} frequency_plus_IF[6]~65 {} frequency_plus_IF[7]~67 {} frequency_plus_IF[8]~69 {} frequency_plus_IF[9]~71 {} frequency_plus_IF[10]~73 {} frequency_plus_IF[11]~75 {} frequency_plus_IF[12]~77 {} frequency_plus_IF[13]~79 {} frequency_plus_IF[14]~81 {} frequency_plus_IF[15]~83 {} frequency_plus_IF[16]~85 {} frequency_plus_IF[17]~87 {} frequency_plus_IF[18]~89 {} frequency_plus_IF[19]~91 {} frequency_plus_IF[20]~93 {} frequency_plus_IF[21]~95 {} frequency_plus_IF[22]~97 {} frequency_plus_IF[23]~99 {} frequency_plus_IF[24]~101 {} frequency_plus_IF[25]~103 {} frequency_plus_IF[26]~105 {} frequency_plus_IF[27]~107 {} frequency_plus_IF[28]~109 {} frequency_plus_IF[29]~110 {} LPF_select:Alex_LPF_select|LessThan1~760 {} Alex_data[4]~240 {} Alex_data[12]~241 {} SPI:Alex_SPI_Tx|Mux0~480 {} SPI:Alex_SPI_Tx|Mux0~481 {} SPI:Alex_SPI_Tx|Mux0~485 {} SPI:Alex_SPI_Tx|SPI_data~53 {} SPI:Alex_SPI_Tx|SPI_data~54 {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 1.169ns 0.412ns 0.861ns 0.263ns 0.311ns 0.867ns 0.262ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.486ns 0.177ns 0.410ns 0.177ns 0.327ns 0.481ns 0.177ns 0.327ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.835 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.835 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.232ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[3] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[3] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.048 ns" { frequency[3] frequency_plus_IF[3]~59 frequency_plus_IF[4]~61 frequency_plus_IF[5]~63 frequency_plus_IF[6]~65 frequency_plus_IF[7]~67 frequency_plus_IF[8]~69 frequency_plus_IF[9]~71 frequency_plus_IF[10]~73 frequency_plus_IF[11]~75 frequency_plus_IF[12]~77 frequency_plus_IF[13]~79 frequency_plus_IF[14]~81 frequency_plus_IF[15]~83 frequency_plus_IF[16]~85 frequency_plus_IF[17]~87 frequency_plus_IF[18]~89 frequency_plus_IF[19]~91 frequency_plus_IF[20]~93 frequency_plus_IF[21]~95 frequency_plus_IF[22]~97 frequency_plus_IF[23]~99 frequency_plus_IF[24]~101 frequency_plus_IF[25]~103 frequency_plus_IF[26]~105 frequency_plus_IF[27]~107 frequency_plus_IF[28]~109 frequency_plus_IF[29]~110 LPF_select:Alex_LPF_select|LessThan1~760 Alex_data[4]~240 Alex_data[12]~241 SPI:Alex_SPI_Tx|Mux0~480 SPI:Alex_SPI_Tx|Mux0~481 SPI:Alex_SPI_Tx|Mux0~485 SPI:Alex_SPI_Tx|SPI_data~53 SPI:Alex_SPI_Tx|SPI_data~54 SPI:Alex_SPI_Tx|SPI_data } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.048 ns" { frequency[3] {} frequency_plus_IF[3]~59 {} frequency_plus_IF[4]~61 {} frequency_plus_IF[5]~63 {} frequency_plus_IF[6]~65 {} frequency_plus_IF[7]~67 {} frequency_plus_IF[8]~69 {} frequency_plus_IF[9]~71 {} frequency_plus_IF[10]~73 {} frequency_plus_IF[11]~75 {} frequency_plus_IF[12]~77 {} frequency_plus_IF[13]~79 {} frequency_plus_IF[14]~81 {} frequency_plus_IF[15]~83 {} frequency_plus_IF[16]~85 {} frequency_plus_IF[17]~87 {} frequency_plus_IF[18]~89 {} frequency_plus_IF[19]~91 {} frequency_plus_IF[20]~93 {} frequency_plus_IF[21]~95 {} frequency_plus_IF[22]~97 {} frequency_plus_IF[23]~99 {} frequency_plus_IF[24]~101 {} frequency_plus_IF[25]~103 {} frequency_plus_IF[26]~105 {} frequency_plus_IF[27]~107 {} frequency_plus_IF[28]~109 {} frequency_plus_IF[29]~110 {} LPF_select:Alex_LPF_select|LessThan1~760 {} Alex_data[4]~240 {} Alex_data[12]~241 {} SPI:Alex_SPI_Tx|Mux0~480 {} SPI:Alex_SPI_Tx|Mux0~481 {} SPI:Alex_SPI_Tx|Mux0~485 {} SPI:Alex_SPI_Tx|SPI_data~53 {} SPI:Alex_SPI_Tx|SPI_data~54 {} SPI:Alex_SPI_Tx|SPI_data {} } { 0.000ns 0.431ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.798ns 1.169ns 0.412ns 0.861ns 0.263ns 0.311ns 0.867ns 0.262ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.486ns 0.177ns 0.410ns 0.177ns 0.327ns 0.481ns 0.177ns 0.327ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'C8' 285 " "Warning: Can't achieve timing requirement Clock Setup: 'C8' along 285 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKA register receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\] register receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\] 457 ps " "Info: Slack time is 457 ps for clock \"CLKA\" between source register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\]\" and destination register \"receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "130.19 MHz 7.681 ns " "Info: Fmax is 130.19 MHz (period= 7.681 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.901 ns + Largest register register " "Info: + Largest register to register requirement is 7.901 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.138 ns + " "Info: + Setup relationship between source and destination is 8.138 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 3.130 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKA\" to destination register is 3.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6785 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6785; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.680 ns) 3.130 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\] 4 REG FF_X36_Y13_N31 2 " "Info: 4: + IC(1.246 ns) + CELL(0.680 ns) = 3.130 ns; Loc. = FF_X36_Y13_N31; Fanout = 2; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.12 % ) " "Info: Total cell delay = 1.694 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.436 ns ( 45.88 % ) " "Info: Total interconnect delay = 1.436 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 0.000ns 0.190ns 1.246ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 3.127 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 3.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6785 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6785; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.680 ns) 3.127 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\] 4 REG FF_X35_Y21_N3 3 " "Info: 4: + IC(1.243 ns) + CELL(0.680 ns) = 3.127 ns; Loc. = FF_X35_Y21_N3; Fanout = 3; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.17 % ) " "Info: Total cell delay = 1.694 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.433 ns ( 45.83 % ) " "Info: Total interconnect delay = 1.433 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} } { 0.000ns 0.000ns 0.190ns 1.243ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 0.000ns 0.190ns 1.246ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} } { 0.000ns 0.000ns 0.190ns 1.243ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 0.000ns 0.190ns 1.246ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} } { 0.000ns 0.000ns 0.190ns 1.243ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.444 ns - Longest register register " "Info: - Longest register to register delay is 7.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\] 1 REG FF_X35_Y21_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y21_N3; Fanout = 3; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[2\].cic_comb_inst\|out_data\[1\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(0.565 ns) 2.269 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[1\]~775 2 COMB LCCOMB_X36_Y16_N2 2 " "Info: 2: + IC(1.704 ns) + CELL(0.565 ns) = 2.269 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[1\]~775'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.342 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[2\]~777 3 COMB LCCOMB_X36_Y16_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 2.342 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[2\]~777'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.415 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[3\]~779 4 COMB LCCOMB_X36_Y16_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 2.415 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[3\]~779'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.488 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[4\]~781 5 COMB LCCOMB_X36_Y16_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 2.488 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[4\]~781'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.561 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[5\]~783 6 COMB LCCOMB_X36_Y16_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 2.561 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[5\]~783'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.634 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[6\]~785 7 COMB LCCOMB_X36_Y16_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 2.634 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[6\]~785'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.707 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[7\]~787 8 COMB LCCOMB_X36_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 2.707 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[7\]~787'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.780 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[8\]~789 9 COMB LCCOMB_X36_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 2.780 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[8\]~789'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.853 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[9\]~791 10 COMB LCCOMB_X36_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 2.853 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[9\]~791'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.926 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[10\]~793 11 COMB LCCOMB_X36_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 2.926 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[10\]~793'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 2.999 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[11\]~795 12 COMB LCCOMB_X36_Y16_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 2.999 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[11\]~795'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.072 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[12\]~797 13 COMB LCCOMB_X36_Y16_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 3.072 ns; Loc. = LCCOMB_X36_Y16_N24; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[12\]~797'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.145 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[13\]~799 14 COMB LCCOMB_X36_Y16_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 3.145 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[13\]~799'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.218 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[14\]~801 15 COMB LCCOMB_X36_Y16_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 3.218 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[14\]~801'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.291 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[15\]~803 16 COMB LCCOMB_X36_Y16_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 3.291 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[15\]~803'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.364 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[16\]~805 17 COMB LCCOMB_X36_Y15_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 3.364 ns; Loc. = LCCOMB_X36_Y15_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[16\]~805'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.437 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[17\]~807 18 COMB LCCOMB_X36_Y15_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 3.437 ns; Loc. = LCCOMB_X36_Y15_N2; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[17\]~807'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.510 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[18\]~809 19 COMB LCCOMB_X36_Y15_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 3.510 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[18\]~809'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.583 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[19\]~811 20 COMB LCCOMB_X36_Y15_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 3.583 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[19\]~811'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.656 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[20\]~813 21 COMB LCCOMB_X36_Y15_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 3.656 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[20\]~813'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.729 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[21\]~815 22 COMB LCCOMB_X36_Y15_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 3.729 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[21\]~815'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.802 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[22\]~817 23 COMB LCCOMB_X36_Y15_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 3.802 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[22\]~817'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.875 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[23\]~819 24 COMB LCCOMB_X36_Y15_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 3.875 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[23\]~819'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 3.948 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[24\]~821 25 COMB LCCOMB_X36_Y15_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 3.948 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[24\]~821'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.021 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[25\]~823 26 COMB LCCOMB_X36_Y15_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 4.021 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[25\]~823'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.094 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[26\]~825 27 COMB LCCOMB_X36_Y15_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 4.094 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[26\]~825'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.167 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[27\]~827 28 COMB LCCOMB_X36_Y15_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.073 ns) = 4.167 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[27\]~827'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.240 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[28\]~829 29 COMB LCCOMB_X36_Y15_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.073 ns) = 4.240 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[28\]~829'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.313 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[29\]~831 30 COMB LCCOMB_X36_Y15_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.073 ns) = 4.313 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[29\]~831'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.386 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[30\]~833 31 COMB LCCOMB_X36_Y15_N28 2 " "Info: 31: + IC(0.000 ns) + CELL(0.073 ns) = 4.386 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[30\]~833'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.459 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[31\]~835 32 COMB LCCOMB_X36_Y15_N30 2 " "Info: 32: + IC(0.000 ns) + CELL(0.073 ns) = 4.459 ns; Loc. = LCCOMB_X36_Y15_N30; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[31\]~835'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.532 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[32\]~837 33 COMB LCCOMB_X36_Y14_N0 2 " "Info: 33: + IC(0.000 ns) + CELL(0.073 ns) = 4.532 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[32\]~837'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.605 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[33\]~839 34 COMB LCCOMB_X36_Y14_N2 2 " "Info: 34: + IC(0.000 ns) + CELL(0.073 ns) = 4.605 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[33\]~839'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.678 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[34\]~841 35 COMB LCCOMB_X36_Y14_N4 2 " "Info: 35: + IC(0.000 ns) + CELL(0.073 ns) = 4.678 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[34\]~841'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.751 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[35\]~843 36 COMB LCCOMB_X36_Y14_N6 2 " "Info: 36: + IC(0.000 ns) + CELL(0.073 ns) = 4.751 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[35\]~843'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.824 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[36\]~845 37 COMB LCCOMB_X36_Y14_N8 2 " "Info: 37: + IC(0.000 ns) + CELL(0.073 ns) = 4.824 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[36\]~845'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.897 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[37\]~847 38 COMB LCCOMB_X36_Y14_N10 2 " "Info: 38: + IC(0.000 ns) + CELL(0.073 ns) = 4.897 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[37\]~847'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 4.970 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[38\]~849 39 COMB LCCOMB_X36_Y14_N12 2 " "Info: 39: + IC(0.000 ns) + CELL(0.073 ns) = 4.970 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[38\]~849'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.043 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[39\]~851 40 COMB LCCOMB_X36_Y14_N14 2 " "Info: 40: + IC(0.000 ns) + CELL(0.073 ns) = 5.043 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[39\]~851'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.116 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[40\]~853 41 COMB LCCOMB_X36_Y14_N16 2 " "Info: 41: + IC(0.000 ns) + CELL(0.073 ns) = 5.116 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[40\]~853'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.189 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[41\]~855 42 COMB LCCOMB_X36_Y14_N18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.073 ns) = 5.189 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[41\]~855'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.262 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[42\]~857 43 COMB LCCOMB_X36_Y14_N20 2 " "Info: 43: + IC(0.000 ns) + CELL(0.073 ns) = 5.262 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[42\]~857'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.335 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[43\]~859 44 COMB LCCOMB_X36_Y14_N22 2 " "Info: 44: + IC(0.000 ns) + CELL(0.073 ns) = 5.335 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[43\]~859'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.408 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[44\]~861 45 COMB LCCOMB_X36_Y14_N24 2 " "Info: 45: + IC(0.000 ns) + CELL(0.073 ns) = 5.408 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[44\]~861'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.481 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[45\]~863 46 COMB LCCOMB_X36_Y14_N26 2 " "Info: 46: + IC(0.000 ns) + CELL(0.073 ns) = 5.481 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[45\]~863'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.554 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[46\]~865 47 COMB LCCOMB_X36_Y14_N28 2 " "Info: 47: + IC(0.000 ns) + CELL(0.073 ns) = 5.554 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[46\]~865'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.627 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[47\]~867 48 COMB LCCOMB_X36_Y14_N30 2 " "Info: 48: + IC(0.000 ns) + CELL(0.073 ns) = 5.627 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[47\]~867'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.700 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[48\]~869 49 COMB LCCOMB_X36_Y13_N0 2 " "Info: 49: + IC(0.000 ns) + CELL(0.073 ns) = 5.700 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[48\]~869'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.773 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[49\]~871 50 COMB LCCOMB_X36_Y13_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.073 ns) = 5.773 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[49\]~871'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.846 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[50\]~873 51 COMB LCCOMB_X36_Y13_N4 2 " "Info: 51: + IC(0.000 ns) + CELL(0.073 ns) = 5.846 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[50\]~873'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.919 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[51\]~875 52 COMB LCCOMB_X36_Y13_N6 2 " "Info: 52: + IC(0.000 ns) + CELL(0.073 ns) = 5.919 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[51\]~875'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 5.992 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[52\]~877 53 COMB LCCOMB_X36_Y13_N8 2 " "Info: 53: + IC(0.000 ns) + CELL(0.073 ns) = 5.992 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[52\]~877'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.065 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[53\]~879 54 COMB LCCOMB_X36_Y13_N10 2 " "Info: 54: + IC(0.000 ns) + CELL(0.073 ns) = 6.065 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[53\]~879'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.138 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[54\]~881 55 COMB LCCOMB_X36_Y13_N12 2 " "Info: 55: + IC(0.000 ns) + CELL(0.073 ns) = 6.138 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[54\]~881'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.211 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[55\]~883 56 COMB LCCOMB_X36_Y13_N14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.073 ns) = 6.211 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[55\]~883'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.284 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[56\]~885 57 COMB LCCOMB_X36_Y13_N16 2 " "Info: 57: + IC(0.000 ns) + CELL(0.073 ns) = 6.284 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[56\]~885'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.357 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[57\]~887 58 COMB LCCOMB_X36_Y13_N18 2 " "Info: 58: + IC(0.000 ns) + CELL(0.073 ns) = 6.357 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[57\]~887'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.430 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[58\]~889 59 COMB LCCOMB_X36_Y13_N20 2 " "Info: 59: + IC(0.000 ns) + CELL(0.073 ns) = 6.430 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[58\]~889'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.503 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[59\]~891 60 COMB LCCOMB_X36_Y13_N22 2 " "Info: 60: + IC(0.000 ns) + CELL(0.073 ns) = 6.503 ns; Loc. = LCCOMB_X36_Y13_N22; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[59\]~891'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.576 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[60\]~893 61 COMB LCCOMB_X36_Y13_N24 2 " "Info: 61: + IC(0.000 ns) + CELL(0.073 ns) = 6.576 ns; Loc. = LCCOMB_X36_Y13_N24; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[60\]~893'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.649 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[61\]~895 62 COMB LCCOMB_X36_Y13_N26 2 " "Info: 62: + IC(0.000 ns) + CELL(0.073 ns) = 6.649 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[61\]~895'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.722 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[62\]~897 63 COMB LCCOMB_X36_Y13_N28 1 " "Info: 63: + IC(0.000 ns) + CELL(0.073 ns) = 6.722 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[62\]~897'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 7.329 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\]~898 64 COMB LCCOMB_X36_Y13_N30 1 " "Info: 64: + IC(0.000 ns) + CELL(0.607 ns) = 7.329 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\]~898'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 7.444 ns receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\] 65 REG FF_X36_Y13_N31 2 " "Info: 65: + IC(0.000 ns) + CELL(0.115 ns) = 7.444 ns; Loc. = FF_X36_Y13_N31; Fanout = 2; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_Q1\|cic_comb:cic_stages\[3\].cic_comb_inst\|out_data\[63\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "cic_comb.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/cic_comb.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.740 ns ( 77.11 % ) " "Info: Total cell delay = 5.740 ns ( 77.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.704 ns ( 22.89 % ) " "Info: Total interconnect delay = 1.704 ns ( 22.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.444 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 1.704ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.130 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 0.000ns 0.190ns 1.246ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.127 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} } { 0.000ns 0.000ns 0.190ns 1.243ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.444 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.444 ns" { receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1] {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]~775 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[2]~777 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]~779 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[4]~781 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[5]~783 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[6]~785 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[7]~787 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[8]~789 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]~791 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]~793 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]~795 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[12]~797 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[13]~799 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[14]~801 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[15]~803 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[16]~805 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]~807 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]~809 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[19]~811 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]~813 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]~815 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[22]~817 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[23]~819 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[24]~821 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]~823 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]~825 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[27]~827 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[28]~829 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[29]~831 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]~833 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]~835 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[32]~837 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[33]~839 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]~841 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]~843 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]~845 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[37]~847 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[38]~849 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[39]~851 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[40]~853 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]~855 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[42]~857 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[43]~859 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]~861 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[45]~863 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[46]~865 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[47]~867 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[48]~869 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[49]~871 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[50]~873 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[51]~875 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[52]~877 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[53]~879 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[54]~881 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[55]~883 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[56]~885 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[57]~887 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[58]~889 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[59]~891 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[60]~893 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[61]~895 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[62]~897 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63]~898 {} receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[63] {} } { 0.000ns 1.704ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK register receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\] register I2SEncode:I2S\|data\[16\] 7.202 ns " "Info: Slack time is 7.202 ns for clock \"BCLK\" between source register \"receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\]\" and destination register \"I2SEncode:I2S\|data\[16\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.748 ns + Largest register register " "Info: + Largest register to register requirement is 9.748 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.138 ns + " "Info: + Setup relationship between source and destination is 8.138 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.850 ns + Largest " "Info: + Largest clock skew is 1.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.993 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 4.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCLK 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'BCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 1.044 ns BCLK~input 2 COMB IOIBUF_X47_Y0_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.044 ns) = 1.044 ns; Loc. = IOIBUF_X47_Y0_N22; Fanout = 2; COMB Node = 'BCLK~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { BCLK BCLK~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.000 ns) 3.071 ns BCLK~inputclkctrl 3 COMB CLKCTRL_G18 62 " "Info: 3: + IC(2.027 ns) + CELL(0.000 ns) = 3.071 ns; Loc. = CLKCTRL_G18; Fanout = 62; COMB Node = 'BCLK~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { BCLK~input BCLK~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.680 ns) 4.993 ns I2SEncode:I2S\|data\[16\] 4 REG FF_X11_Y20_N3 1 " "Info: 4: + IC(1.242 ns) + CELL(0.680 ns) = 4.993 ns; Loc. = FF_X11_Y20_N3; Fanout = 1; REG Node = 'I2SEncode:I2S\|data\[16\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { BCLK~inputclkctrl I2SEncode:I2S|data[16] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.724 ns ( 34.53 % ) " "Info: Total cell delay = 1.724 ns ( 34.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 65.47 % ) " "Info: Total interconnect delay = 3.269 ns ( 65.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.993 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.000ns 2.027ns 1.242ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 3.143 ns - Longest register " "Info: - Longest clock path from clock \"CLKA\" to source register is 3.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6785 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6785; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.680 ns) 3.143 ns receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\] 4 REG FF_X12_Y17_N17 1 " "Info: 4: + IC(1.259 ns) + CELL(0.680 ns) = 3.143 ns; Loc. = FF_X12_Y17_N17; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.90 % ) " "Info: Total cell delay = 1.694 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.449 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.993 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.000ns 2.027ns 1.242ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.993 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.000ns 2.027ns 1.242ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.546 ns - Longest register register " "Info: - Longest register to register delay is 2.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\] 1 REG FF_X12_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X12_Y17_N17; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_I\|out_data\[16\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.472 ns) 1.046 ns I2SEncode:I2S\|Selector12~51 2 COMB LCCOMB_X11_Y17_N2 1 " "Info: 2: + IC(0.574 ns) + CELL(0.472 ns) = 1.046 ns; Loc. = LCCOMB_X11_Y17_N2; Fanout = 1; COMB Node = 'I2SEncode:I2S\|Selector12~51'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] I2SEncode:I2S|Selector12~51 } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.472 ns) 2.431 ns I2SEncode:I2S\|data\[16\]~feeder 3 COMB LCCOMB_X11_Y20_N2 1 " "Info: 3: + IC(0.913 ns) + CELL(0.472 ns) = 2.431 ns; Loc. = LCCOMB_X11_Y20_N2; Fanout = 1; COMB Node = 'I2SEncode:I2S\|data\[16\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { I2SEncode:I2S|Selector12~51 I2SEncode:I2S|data[16]~feeder } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.546 ns I2SEncode:I2S\|data\[16\] 4 REG FF_X11_Y20_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.546 ns; Loc. = FF_X11_Y20_N3; Fanout = 1; REG Node = 'I2SEncode:I2S\|data\[16\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { I2SEncode:I2S|data[16]~feeder I2SEncode:I2S|data[16] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.059 ns ( 41.59 % ) " "Info: Total cell delay = 1.059 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 58.41 % ) " "Info: Total interconnect delay = 1.487 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] I2SEncode:I2S|Selector12~51 I2SEncode:I2S|data[16]~feeder I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.546 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} I2SEncode:I2S|Selector12~51 {} I2SEncode:I2S|data[16]~feeder {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.574ns 0.913ns 0.000ns } { 0.000ns 0.472ns 0.472ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.993 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.000ns 2.027ns 1.242ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_I|out_data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.143 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} } { 0.000ns 0.000ns 0.190ns 1.259ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] I2SEncode:I2S|Selector12~51 I2SEncode:I2S|data[16]~feeder I2SEncode:I2S|data[16] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.546 ns" { receiver:receiver_inst|fir:fir_inst_I|out_data[16] {} I2SEncode:I2S|Selector12~51 {} I2SEncode:I2S|data[16]~feeder {} I2SEncode:I2S|data[16] {} } { 0.000ns 0.574ns 0.913ns 0.000ns } { 0.000ns 0.472ns 0.472ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LRCLK " "Info: No valid register-to-register data paths exist for clock \"LRCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "C17 " "Info: No valid register-to-register data paths exist for clock \"C17\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "OSC_10MHZ register oddClockDivider:refClockDivider\|count\[0\] register oddClockDivider:refClockDivider\|div2 48.005 ns " "Info: Slack time is 48.005 ns for clock \"OSC_10MHZ\" between source register \"oddClockDivider:refClockDivider\|count\[0\]\" and destination register \"oddClockDivider:refClockDivider\|div2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "250.0 MHz " "Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.760 ns + Largest register register " "Info: + Largest register to register requirement is 49.760 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 50.000 ns " "Info: + Latch edge is 50.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_10MHZ 100.000 ns 50.000 ns inverted 50 " "Info: Clock period of Destination clock \"OSC_10MHZ\" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ destination 6.639 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_10MHZ\" to destination register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.410 ns) 3.495 ns reference 3 COMB LCCOMB_X26_Y3_N26 1 " "Info: 3: + IC(2.071 ns) + CELL(0.410 ns) = 3.495 ns; Loc. = LCCOMB_X26_Y3_N26; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.716 ns reference~clkctrl 4 COMB CLKCTRL_G15 9 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.716 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.680 ns) 6.639 ns oddClockDivider:refClockDivider\|div2 5 REG FF_X1_Y12_N1 3 " "Info: 5: + IC(1.243 ns) + CELL(0.680 ns) = 6.639 ns; Loc. = FF_X1_Y12_N1; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 31.69 % ) " "Info: Total cell delay = 2.104 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ source 6.639 ns - Longest register " "Info: - Longest clock path from clock \"OSC_10MHZ\" to source register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.410 ns) 3.495 ns reference 3 COMB LCCOMB_X26_Y3_N26 1 " "Info: 3: + IC(2.071 ns) + CELL(0.410 ns) = 3.495 ns; Loc. = LCCOMB_X26_Y3_N26; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.716 ns reference~clkctrl 4 COMB CLKCTRL_G15 9 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.716 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.680 ns) 6.639 ns oddClockDivider:refClockDivider\|count\[0\] 5 REG FF_X2_Y12_N13 4 " "Info: 5: + IC(1.243 ns) + CELL(0.680 ns) = 6.639 ns; Loc. = FF_X2_Y12_N13; Fanout = 4; REG Node = 'oddClockDivider:refClockDivider\|count\[0\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 31.69 % ) " "Info: Total cell delay = 2.104 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[0] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[0] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns - " "Info: - Micro setup delay of destination is -0.021 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[0] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.755 ns - Longest register register " "Info: - Longest register to register delay is 1.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|count\[0\] 1 REG FF_X2_Y12_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X2_Y12_N13; Fanout = 4; REG Node = 'oddClockDivider:refClockDivider\|count\[0\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.324 ns) 0.928 ns oddClockDivider:refClockDivider\|Equal2~91 2 COMB LCCOMB_X1_Y12_N2 1 " "Info: 2: + IC(0.604 ns) + CELL(0.324 ns) = 0.928 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|Equal2~91'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { oddClockDivider:refClockDivider|count[0] oddClockDivider:refClockDivider|Equal2~91 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.408 ns) 1.640 ns oddClockDivider:refClockDivider\|div2~5 3 COMB LCCOMB_X1_Y12_N0 1 " "Info: 3: + IC(0.304 ns) + CELL(0.408 ns) = 1.640 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|div2~5'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { oddClockDivider:refClockDivider|Equal2~91 oddClockDivider:refClockDivider|div2~5 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 1.755 ns oddClockDivider:refClockDivider\|div2 4 REG FF_X1_Y12_N1 3 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 1.755 ns; Loc. = FF_X1_Y12_N1; Fanout = 3; REG Node = 'oddClockDivider:refClockDivider\|div2'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.847 ns ( 48.26 % ) " "Info: Total cell delay = 0.847 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 51.74 % ) " "Info: Total interconnect delay = 0.908 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { oddClockDivider:refClockDivider|count[0] oddClockDivider:refClockDivider|Equal2~91 oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.755 ns" { oddClockDivider:refClockDivider|count[0] {} oddClockDivider:refClockDivider|Equal2~91 {} oddClockDivider:refClockDivider|div2~5 {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.604ns 0.304ns 0.000ns } { 0.000ns 0.324ns 0.408ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[0] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[0] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { oddClockDivider:refClockDivider|count[0] oddClockDivider:refClockDivider|Equal2~91 oddClockDivider:refClockDivider|div2~5 oddClockDivider:refClockDivider|div2 } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "1.755 ns" { oddClockDivider:refClockDivider|count[0] {} oddClockDivider:refClockDivider|Equal2~91 {} oddClockDivider:refClockDivider|div2~5 {} oddClockDivider:refClockDivider|div2 {} } { 0.000ns 0.604ns 0.304ns 0.000ns } { 0.000ns 0.324ns 0.408ns 0.115ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C9 register CCdata\[40\] register frequency_HZ\[18\] 412 ps " "Info: Minimum slack time is 412 ps for clock \"C9\" between source register \"CCdata\[40\]\" and destination register \"frequency_HZ\[18\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.657 ns + Shortest register register " "Info: + Shortest register to register delay is 0.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[40\] 1 REG FF_X45_Y27_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y27_N29; Fanout = 2; REG Node = 'CCdata\[40\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[40] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.177 ns) 0.542 ns frequency_HZ\[18\]~feeder 2 COMB LCCOMB_X45_Y27_N24 1 " "Info: 2: + IC(0.365 ns) + CELL(0.177 ns) = 0.542 ns; Loc. = LCCOMB_X45_Y27_N24; Fanout = 1; COMB Node = 'frequency_HZ\[18\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { CCdata[40] frequency_HZ[18]~feeder } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.657 ns frequency_HZ\[18\] 3 REG FF_X45_Y27_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.657 ns; Loc. = FF_X45_Y27_N25; Fanout = 1; REG Node = 'frequency_HZ\[18\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { frequency_HZ[18]~feeder frequency_HZ[18] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 44.44 % ) " "Info: Total cell delay = 0.292 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 55.56 % ) " "Info: Total interconnect delay = 0.365 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { CCdata[40] frequency_HZ[18]~feeder frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { CCdata[40] {} frequency_HZ[18]~feeder {} frequency_HZ[18] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.245 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.245 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 325.520 ns " "Info: + Latch edge is 325.520 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C9 20833.280 ns 10416.640 ns inverted 50 " "Info: Clock period of Destination clock \"C9\" is 20833.280 ns with inverted offset of 10416.640 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 325.520 ns " "Info: - Launch edge is 325.520 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.294 ns + Smallest " "Info: + Smallest clock skew is 0.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 destination 5.320 ns + Longest register " "Info: + Longest clock path from clock \"C9\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.000 ns) 3.394 ns C9~inputclkctrl 3 COMB CLKCTRL_G8 48 " "Info: 3: + IC(2.360 ns) + CELL(0.000 ns) = 3.394 ns; Loc. = CLKCTRL_G8; Fanout = 48; COMB Node = 'C9~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { C9~input C9~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.680 ns) 5.320 ns frequency_HZ\[18\] 4 REG FF_X45_Y27_N25 1 " "Info: 4: + IC(1.246 ns) + CELL(0.680 ns) = 5.320 ns; Loc. = FF_X45_Y27_N25; Fanout = 1; REG Node = 'frequency_HZ\[18\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { C9~inputclkctrl frequency_HZ[18] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 32.22 % ) " "Info: Total cell delay = 1.714 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 67.78 % ) " "Info: Total interconnect delay = 3.606 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[18] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 5.026 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to source register is 5.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 3.104 ns C8~inputclkctrl 3 COMB CLKCTRL_G17 59 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G17; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.680 ns) 5.026 ns CCdata\[40\] 4 REG FF_X45_Y27_N29 2 " "Info: 4: + IC(1.242 ns) + CELL(0.680 ns) = 5.026 ns; Loc. = FF_X45_Y27_N29; Fanout = 2; REG Node = 'CCdata\[40\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { C8~inputclkctrl CCdata[40] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.10 % ) " "Info: Total cell delay = 1.714 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.312 ns ( 65.90 % ) " "Info: Total interconnect delay = 3.312 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { C8 C8~input C8~inputclkctrl CCdata[40] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[40] {} } { 0.000ns 0.000ns 2.070ns 1.242ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[18] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { C8 C8~input C8~inputclkctrl CCdata[40] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[40] {} } { 0.000ns 0.000ns 2.070ns 1.242ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[18] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { C8 C8~input C8~inputclkctrl CCdata[40] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[40] {} } { 0.000ns 0.000ns 2.070ns 1.242ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { CCdata[40] frequency_HZ[18]~feeder frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { CCdata[40] {} frequency_HZ[18]~feeder {} frequency_HZ[18] {} } { 0.000ns 0.365ns 0.000ns } { 0.000ns 0.177ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[18] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[18] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { C8 C8~input C8~inputclkctrl CCdata[40] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.026 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[40] {} } { 0.000ns 0.000ns 2.070ns 1.242ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C8 register CCdata\[8\] register CCdata\[8\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"C8\" between source register \"CCdata\[8\]\" and destination register \"CCdata\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCdata\[8\] 1 REG FF_X43_Y27_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y27_N25; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns CCdata\[8\]~4265 2 COMB LCCOMB_X43_Y27_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X43_Y27_N24; Fanout = 1; COMB Node = 'CCdata\[8\]~4265'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CCdata[8] CCdata[8]~4265 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns CCdata\[8\] 3 REG FF_X43_Y27_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X43_Y27_N25; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { CCdata[8] CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { CCdata[8] {} CCdata[8]~4265 {} CCdata[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C8 325.520 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C8\" is 325.520 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 5.025 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 3.104 ns C8~inputclkctrl 3 COMB CLKCTRL_G17 59 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G17; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.680 ns) 5.025 ns CCdata\[8\] 4 REG FF_X43_Y27_N25 2 " "Info: 4: + IC(1.241 ns) + CELL(0.680 ns) = 5.025 ns; Loc. = FF_X43_Y27_N25; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.11 % ) " "Info: Total cell delay = 1.714 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 65.89 % ) " "Info: Total interconnect delay = 3.311 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.070ns 1.241ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 5.025 ns - Shortest register " "Info: - Shortest clock path from clock \"C8\" to source register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 3.104 ns C8~inputclkctrl 3 COMB CLKCTRL_G17 59 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G17; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.680 ns) 5.025 ns CCdata\[8\] 4 REG FF_X43_Y27_N25 2 " "Info: 4: + IC(1.241 ns) + CELL(0.680 ns) = 5.025 ns; Loc. = FF_X43_Y27_N25; Fanout = 2; REG Node = 'CCdata\[8\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.11 % ) " "Info: Total cell delay = 1.714 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 65.89 % ) " "Info: Total interconnect delay = 3.311 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.070ns 1.241ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.070ns 1.241ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.070ns 1.241ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { CCdata[8] CCdata[8]~4265 CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { CCdata[8] {} CCdata[8]~4265 {} CCdata[8] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { C8 C8~input C8~inputclkctrl CCdata[8] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { C8 {} C8~input {} C8~inputclkctrl {} CCdata[8] {} } { 0.000ns 0.000ns 2.070ns 1.241ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKA register frequency_HZ\[11\] register frequency\[11\] 263 ps " "Info: Minimum slack time is 263 ps for clock \"CLKA\" between source register \"frequency_HZ\[11\]\" and destination register \"frequency\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.232 ns + Shortest register register " "Info: + Shortest register to register delay is 2.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequency_HZ\[11\] 1 REG FF_X45_Y27_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y27_N11; Fanout = 1; REG Node = 'frequency_HZ\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequency_HZ[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.465 ns) 2.232 ns frequency\[11\] 2 REG FF_X48_Y28_N21 3 " "Info: 2: + IC(1.767 ns) + CELL(0.465 ns) = 2.232 ns; Loc. = FF_X48_Y28_N21; Fanout = 3; REG Node = 'frequency\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { frequency_HZ[11] frequency[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.465 ns ( 20.83 % ) " "Info: Total cell delay = 0.465 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 79.17 % ) " "Info: Total interconnect delay = 1.767 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { frequency_HZ[11] frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { frequency_HZ[11] {} frequency[11] {} } { 0.000ns 1.767ns } { 0.000ns 0.465ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.969 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.969 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C9 20833.280 ns 10416.640 ns inverted 50 " "Info: Clock period of Source clock \"C9\" is 20833.280 ns with inverted offset of 10416.640 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.018 ns + Smallest " "Info: + Smallest clock skew is 2.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 7.338 ns + Longest register " "Info: + Longest clock path from clock \"CLKA\" to destination register is 7.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.941 ns) 2.730 ns division:division_DDS\|bits\[6\] 3 REG FF_X25_Y33_N23 3 " "Info: 3: + IC(0.775 ns) + CELL(0.941 ns) = 2.730 ns; Loc. = FF_X25_Y33_N23; Fanout = 3; REG Node = 'division:division_DDS\|bits\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { CLKA~input division:division_DDS|bits[6] } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.471 ns) 3.635 ns division:division_DDS\|WideNor0~97 4 COMB LCCOMB_X25_Y33_N6 1 " "Info: 4: + IC(0.434 ns) + CELL(0.471 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y33_N6; Fanout = 1; COMB Node = 'division:division_DDS\|WideNor0~97'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { division:division_DDS|bits[6] division:division_DDS|WideNor0~97 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.486 ns) 4.432 ns division:division_DDS\|WideNor0 5 COMB LCCOMB_X25_Y33_N0 126 " "Info: 5: + IC(0.311 ns) + CELL(0.486 ns) = 4.432 ns; Loc. = LCCOMB_X25_Y33_N0; Fanout = 126; COMB Node = 'division:division_DDS\|WideNor0'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.000 ns) 5.420 ns division:division_DDS\|WideNor0~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(0.988 ns) + CELL(0.000 ns) = 5.420 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'division:division_DDS\|WideNor0~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl } "NODE_NAME" } } { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.680 ns) 7.338 ns frequency\[11\] 7 REG FF_X48_Y28_N21 3 " "Info: 7: + IC(1.238 ns) + CELL(0.680 ns) = 7.338 ns; Loc. = FF_X48_Y28_N21; Fanout = 3; REG Node = 'frequency\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { division:division_DDS|WideNor0~clkctrl frequency[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 48.95 % ) " "Info: Total cell delay = 3.592 ns ( 48.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.746 ns ( 51.05 % ) " "Info: Total interconnect delay = 3.746 ns ( 51.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[11] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C9 source 5.320 ns - Shortest register " "Info: - Shortest clock path from clock \"C9\" to source register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.000 ns) 3.394 ns C9~inputclkctrl 3 COMB CLKCTRL_G8 48 " "Info: 3: + IC(2.360 ns) + CELL(0.000 ns) = 3.394 ns; Loc. = CLKCTRL_G8; Fanout = 48; COMB Node = 'C9~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { C9~input C9~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.680 ns) 5.320 ns frequency_HZ\[11\] 4 REG FF_X45_Y27_N11 1 " "Info: 4: + IC(1.246 ns) + CELL(0.680 ns) = 5.320 ns; Loc. = FF_X45_Y27_N11; Fanout = 1; REG Node = 'frequency_HZ\[11\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { C9~inputclkctrl frequency_HZ[11] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 32.22 % ) " "Info: Total cell delay = 1.714 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 67.78 % ) " "Info: Total interconnect delay = 3.606 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[11] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[11] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[11] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 682 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 406 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[11] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[11] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { frequency_HZ[11] frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { frequency_HZ[11] {} frequency[11] {} } { 0.000ns 1.767ns } { 0.000ns 0.465ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.338 ns" { CLKA CLKA~input division:division_DDS|bits[6] division:division_DDS|WideNor0~97 division:division_DDS|WideNor0 division:division_DDS|WideNor0~clkctrl frequency[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "7.338 ns" { CLKA {} CLKA~input {} division:division_DDS|bits[6] {} division:division_DDS|WideNor0~97 {} division:division_DDS|WideNor0 {} division:division_DDS|WideNor0~clkctrl {} frequency[11] {} } { 0.000ns 0.000ns 0.775ns 0.434ns 0.311ns 0.988ns 1.238ns } { 0.000ns 1.014ns 0.941ns 0.471ns 0.486ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { C9 C9~input C9~inputclkctrl frequency_HZ[11] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { C9 {} C9~input {} C9~inputclkctrl {} frequency_HZ[11] {} } { 0.000ns 0.000ns 2.360ns 1.246ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\] register I2SEncode:I2S\|local_right_sample\[7\] 312 ps " "Info: Minimum slack time is 312 ps for clock \"BCLK\" between source register \"receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\]\" and destination register \"I2SEncode:I2S\|local_right_sample\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.114 ns + Shortest register register " "Info: + Shortest register to register delay is 2.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\] 1 REG FF_X10_Y18_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y18_N31; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.473 ns) 1.999 ns I2SEncode:I2S\|local_right_sample\[7\]~feeder 2 COMB LCCOMB_X10_Y18_N10 1 " "Info: 2: + IC(1.526 ns) + CELL(0.473 ns) = 1.999 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; COMB Node = 'I2SEncode:I2S\|local_right_sample\[7\]~feeder'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] I2SEncode:I2S|local_right_sample[7]~feeder } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.114 ns I2SEncode:I2S\|local_right_sample\[7\] 3 REG FF_X10_Y18_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.114 ns; Loc. = FF_X10_Y18_N11; Fanout = 1; REG Node = 'I2SEncode:I2S\|local_right_sample\[7\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { I2SEncode:I2S|local_right_sample[7]~feeder I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.588 ns ( 27.81 % ) " "Info: Total cell delay = 0.588 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.526 ns ( 72.19 % ) " "Info: Total interconnect delay = 1.526 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] I2SEncode:I2S|local_right_sample[7]~feeder I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.114 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} I2SEncode:I2S|local_right_sample[7]~feeder {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 1.526ns 0.000ns } { 0.000ns 0.473ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.802 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.802 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.138 ns " "Info: + Latch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 81.380 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.138 ns " "Info: - Launch edge is 8.138 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKA 8.138 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKA\" is 8.138 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.851 ns + Smallest " "Info: + Smallest clock skew is 1.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.995 ns + Longest register " "Info: + Longest clock path from clock \"BCLK\" to destination register is 4.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCLK 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'BCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 1.044 ns BCLK~input 2 COMB IOIBUF_X47_Y0_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.044 ns) = 1.044 ns; Loc. = IOIBUF_X47_Y0_N22; Fanout = 2; COMB Node = 'BCLK~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { BCLK BCLK~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.000 ns) 3.071 ns BCLK~inputclkctrl 3 COMB CLKCTRL_G18 62 " "Info: 3: + IC(2.027 ns) + CELL(0.000 ns) = 3.071 ns; Loc. = CLKCTRL_G18; Fanout = 62; COMB Node = 'BCLK~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.027 ns" { BCLK~input BCLK~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.680 ns) 4.995 ns I2SEncode:I2S\|local_right_sample\[7\] 4 REG FF_X10_Y18_N11 1 " "Info: 4: + IC(1.244 ns) + CELL(0.680 ns) = 4.995 ns; Loc. = FF_X10_Y18_N11; Fanout = 1; REG Node = 'I2SEncode:I2S\|local_right_sample\[7\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.724 ns ( 34.51 % ) " "Info: Total cell delay = 1.724 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.271 ns ( 65.49 % ) " "Info: Total interconnect delay = 3.271 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 0.000ns 2.027ns 1.244ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA source 3.144 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKA\" to source register is 3.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6785 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6785; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.680 ns) 3.144 ns receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\] 4 REG FF_X10_Y18_N31 1 " "Info: 4: + IC(1.260 ns) + CELL(0.680 ns) = 3.144 ns; Loc. = FF_X10_Y18_N31; Fanout = 1; REG Node = 'receiver:receiver_inst\|fir:fir_inst_Q\|out_data\[7\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 53.88 % ) " "Info: Total cell delay = 1.694 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 46.12 % ) " "Info: Total interconnect delay = 1.450 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} } { 0.000ns 0.000ns 0.190ns 1.260ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 0.000ns 2.027ns 1.244ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} } { 0.000ns 0.000ns 0.190ns 1.260ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "I2S_Encoder_24bit.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/I2S_Encoder_24bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 0.000ns 2.027ns 1.244ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} } { 0.000ns 0.000ns 0.190ns 1.260ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] I2SEncode:I2S|local_right_sample[7]~feeder I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "2.114 ns" { receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} I2SEncode:I2S|local_right_sample[7]~feeder {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 1.526ns 0.000ns } { 0.000ns 0.473ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { BCLK BCLK~input BCLK~inputclkctrl I2SEncode:I2S|local_right_sample[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { BCLK {} BCLK~input {} BCLK~inputclkctrl {} I2SEncode:I2S|local_right_sample[7] {} } { 0.000ns 0.000ns 2.027ns 1.244ns } { 0.000ns 1.044ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|fir:fir_inst_Q|out_data[7] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|fir:fir_inst_Q|out_data[7] {} } { 0.000ns 0.000ns 0.190ns 1.260ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "OSC_10MHZ register oddClockDivider:refClockDivider\|count\[6\] register oddClockDivider:refClockDivider\|count\[6\] 646 ps " "Info: Minimum slack time is 646 ps for clock \"OSC_10MHZ\" between source register \"oddClockDivider:refClockDivider\|count\[6\]\" and destination register \"oddClockDivider:refClockDivider\|count\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.597 ns + Shortest register register " "Info: + Shortest register to register delay is 0.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oddClockDivider:refClockDivider\|count\[6\] 1 REG FF_X2_Y12_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X2_Y12_N7; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.482 ns) 0.482 ns oddClockDivider:refClockDivider\|count~213 2 COMB LCCOMB_X2_Y12_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 'oddClockDivider:refClockDivider\|count~213'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 0.597 ns oddClockDivider:refClockDivider\|count\[6\] 3 REG FF_X2_Y12_N7 9 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X2_Y12_N7; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.597 ns ( 100.00 % ) " "Info: Total cell delay = 0.597 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.049 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.049 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source OSC_10MHZ 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"OSC_10MHZ\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ destination 6.639 ns + Longest register " "Info: + Longest clock path from clock \"OSC_10MHZ\" to destination register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.410 ns) 3.495 ns reference 3 COMB LCCOMB_X26_Y3_N26 1 " "Info: 3: + IC(2.071 ns) + CELL(0.410 ns) = 3.495 ns; Loc. = LCCOMB_X26_Y3_N26; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.716 ns reference~clkctrl 4 COMB CLKCTRL_G15 9 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.716 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.680 ns) 6.639 ns oddClockDivider:refClockDivider\|count\[6\] 5 REG FF_X2_Y12_N7 9 " "Info: 5: + IC(1.243 ns) + CELL(0.680 ns) = 6.639 ns; Loc. = FF_X2_Y12_N7; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 31.69 % ) " "Info: Total cell delay = 2.104 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_10MHZ source 6.639 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_10MHZ\" to source register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OSC_10MHZ 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'OSC_10MHZ'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_10MHZ } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns OSC_10MHZ~input 2 COMB IOIBUF_X0_Y16_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 2; COMB Node = 'OSC_10MHZ~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { OSC_10MHZ OSC_10MHZ~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.410 ns) 3.495 ns reference 3 COMB LCCOMB_X26_Y3_N26 1 " "Info: 3: + IC(2.071 ns) + CELL(0.410 ns) = 3.495 ns; Loc. = LCCOMB_X26_Y3_N26; Fanout = 1; COMB Node = 'reference'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { OSC_10MHZ~input reference } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.000 ns) 4.716 ns reference~clkctrl 4 COMB CLKCTRL_G15 9 " "Info: 4: + IC(1.221 ns) + CELL(0.000 ns) = 4.716 ns; Loc. = CLKCTRL_G15; Fanout = 9; COMB Node = 'reference~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { reference reference~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.680 ns) 6.639 ns oddClockDivider:refClockDivider\|count\[6\] 5 REG FF_X2_Y12_N7 9 " "Info: 5: + IC(1.243 ns) + CELL(0.680 ns) = 6.639 ns; Loc. = FF_X2_Y12_N7; Fanout = 9; REG Node = 'oddClockDivider:refClockDivider\|count\[6\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 31.69 % ) " "Info: Total cell delay = 2.104 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 68.31 % ) " "Info: Total interconnect delay = 4.535 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns - " "Info: - Micro clock to output delay of source is 0.261 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "oddClockDiv.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/oddClockDiv.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { oddClockDivider:refClockDivider|count[6] oddClockDivider:refClockDivider|count~213 oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "0.597 ns" { oddClockDivider:refClockDivider|count[6] {} oddClockDivider:refClockDivider|count~213 {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.482ns 0.115ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { OSC_10MHZ OSC_10MHZ~input reference reference~clkctrl oddClockDivider:refClockDivider|count[6] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { OSC_10MHZ {} OSC_10MHZ~input {} reference {} reference~clkctrl {} oddClockDivider:refClockDivider|count[6] {} } { 0.000ns 0.000ns 2.071ns 1.221ns 1.243ns } { 0.000ns 1.014ns 0.410ns 0.000ns 0.680ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\] DFS1 CLKA 8.169 ns register " "Info: tsu for register \"receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\]\" (data pin = \"DFS1\", clock pin = \"CLKA\") is 8.169 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.324 ns + Longest pin register " "Info: + Longest pin to register delay is 11.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFS1 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'DFS1'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFS1 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns DFS1~input 2 COMB IOIBUF_X20_Y0_N1 75 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X20_Y0_N1; Fanout = 75; COMB Node = 'DFS1~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { DFS1 DFS1~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.669 ns) + CELL(0.327 ns) 6.010 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add0~56 3 COMB LCCOMB_X48_Y6_N2 4 " "Info: 3: + IC(4.669 ns) + CELL(0.327 ns) = 6.010 ns; Loc. = LCCOMB_X48_Y6_N2; Fanout = 4; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add0~56'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.565 ns) 6.897 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~334 4 COMB LCCOMB_X48_Y6_N14 2 " "Info: 4: + IC(0.322 ns) + CELL(0.565 ns) = 6.897 ns; Loc. = LCCOMB_X48_Y6_N14; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~334'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 6.970 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~336 5 COMB LCCOMB_X48_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 6.970 ns; Loc. = LCCOMB_X48_Y6_N16; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~336'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.043 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~338 6 COMB LCCOMB_X48_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 7.043 ns; Loc. = LCCOMB_X48_Y6_N18; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~338'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.116 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~340 7 COMB LCCOMB_X48_Y6_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 7.116 ns; Loc. = LCCOMB_X48_Y6_N20; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~340'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.189 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~342 8 COMB LCCOMB_X48_Y6_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 7.189 ns; Loc. = LCCOMB_X48_Y6_N22; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~342'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.262 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~344 9 COMB LCCOMB_X48_Y6_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 7.262 ns; Loc. = LCCOMB_X48_Y6_N24; Fanout = 2; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~344'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 7.335 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~346 10 COMB LCCOMB_X48_Y6_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 7.335 ns; Loc. = LCCOMB_X48_Y6_N26; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~346'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.607 ns) 7.942 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~347 11 COMB LCCOMB_X48_Y6_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.607 ns) = 7.942 ns; Loc. = LCCOMB_X48_Y6_N28; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Add1~347'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.324 ns) 8.980 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~239 12 COMB LCCOMB_X50_Y6_N24 1 " "Info: 12: + IC(0.714 ns) + CELL(0.324 ns) = 8.980 ns; Loc. = LCCOMB_X50_Y6_N24; Fanout = 1; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~239'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.398 ns) 10.141 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~240 13 COMB LCCOMB_X48_Y6_N12 17 " "Info: 13: + IC(0.763 ns) + CELL(0.398 ns) = 10.141 ns; Loc. = LCCOMB_X48_Y6_N12; Fanout = 17; COMB Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|Equal0~240'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.714 ns) 11.324 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\] 14 REG FF_X49_Y6_N31 2 " "Info: 14: + IC(0.469 ns) + CELL(0.714 ns) = 11.324 ns; Loc. = FF_X49_Y6_N31; Fanout = 2; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.387 ns ( 38.74 % ) " "Info: Total cell delay = 4.387 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.937 ns ( 61.26 % ) " "Info: Total interconnect delay = 6.937 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.324 ns" { DFS1 DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.324 ns" { DFS1 {} DFS1~input {} receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] {} } { 0.000ns 0.000ns 4.669ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.763ns 0.469ns } { 0.000ns 1.014ns 0.327ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.324ns 0.398ns 0.714ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.021 ns + " "Info: + Micro setup delay of destination is -0.021 ns" {  } { { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKA destination 3.134 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKA\" to destination register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKA 1 CLK PIN_209 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_209; Fanout = 1; CLK Node = 'CLKA'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns CLKA~input 2 COMB IOIBUF_X25_Y34_N1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X25_Y34_N1; Fanout = 9; COMB Node = 'CLKA~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { CLKA CLKA~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.190 ns) + CELL(0.000 ns) 1.204 ns CLKA~inputclkctrl 3 COMB CLKCTRL_G14 6785 " "Info: 3: + IC(0.190 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G14; Fanout = 6785; COMB Node = 'CLKA~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CLKA~input CLKA~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.680 ns) 3.134 ns receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\] 4 REG FF_X49_Y6_N31 2 " "Info: 4: + IC(1.250 ns) + CELL(0.680 ns) = 3.134 ns; Loc. = FF_X49_Y6_N31; Fanout = 2; REG Node = 'receiver:receiver_inst\|varcic:varcic_inst_I1\|sample_no\[15\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "varcic.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/varcic.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 54.05 % ) " "Info: Total cell delay = 1.694 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.440 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.440 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.324 ns" { DFS1 DFS1~input receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "11.324 ns" { DFS1 {} DFS1~input {} receiver:receiver_inst|varcic:varcic_inst_I1|Add0~56 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~334 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~336 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~338 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~340 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~342 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~344 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~346 {} receiver:receiver_inst|varcic:varcic_inst_I1|Add1~347 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~239 {} receiver:receiver_inst|varcic:varcic_inst_I1|Equal0~240 {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] {} } { 0.000ns 0.000ns 4.669ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.763ns 0.469ns } { 0.000ns 1.014ns 0.327ns 0.565ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.073ns 0.607ns 0.324ns 0.398ns 0.714ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { CLKA CLKA~input CLKA~inputclkctrl receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { CLKA {} CLKA~input {} CLKA~inputclkctrl {} receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[15] {} } { 0.000ns 0.000ns 0.190ns 1.250ns } { 0.000ns 1.014ns 0.000ns 0.680ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C8 SPI_clock SPI:Alex_SPI_Tx\|SPI_clock 13.926 ns register " "Info: tco from clock \"C8\" to destination pin \"SPI_clock\" through register \"SPI:Alex_SPI_Tx\|SPI_clock\" is 13.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 source 6.834 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to source register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.941 ns) 3.948 ns SPI_clk 3 REG FF_X28_Y1_N29 2 " "Info: 3: + IC(1.973 ns) + CELL(0.941 ns) = 3.948 ns; Loc. = FF_X28_Y1_N29; Fanout = 2; REG Node = 'SPI_clk'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { C8~input SPI_clk } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.000 ns) 4.923 ns SPI_clk~clkctrl 4 COMB CLKCTRL_G16 41 " "Info: 4: + IC(0.975 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G16; Fanout = 41; COMB Node = 'SPI_clk~clkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { SPI_clk SPI_clk~clkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.680 ns) 6.834 ns SPI:Alex_SPI_Tx\|SPI_clock 5 REG FF_X47_Y25_N9 2 " "Info: 5: + IC(1.231 ns) + CELL(0.680 ns) = 6.834 ns; Loc. = FF_X47_Y25_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx\|SPI_clock'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_clock } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 38.85 % ) " "Info: Total cell delay = 2.655 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.179 ns ( 61.15 % ) " "Info: Total interconnect delay = 4.179 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_clock } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_clock {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.231ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.261 ns + " "Info: + Micro clock to output delay of source is 0.261 ns" {  } { { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.831 ns + Longest register pin " "Info: + Longest register to pin delay is 6.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI:Alex_SPI_Tx\|SPI_clock 1 REG FF_X47_Y25_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X47_Y25_N9; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx\|SPI_clock'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI:Alex_SPI_Tx|SPI_clock } "NODE_NAME" } } { "SPI.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/SPI.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.385 ns) + CELL(2.446 ns) 6.831 ns SPI_clock~output 2 COMB IOOBUF_X0_Y14_N9 1 " "Info: 2: + IC(4.385 ns) + CELL(2.446 ns) = 6.831 ns; Loc. = IOOBUF_X0_Y14_N9; Fanout = 1; COMB Node = 'SPI_clock~output'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { SPI:Alex_SPI_Tx|SPI_clock SPI_clock~output } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.831 ns SPI_clock 3 PIN PIN_38 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 6.831 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'SPI_clock'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { SPI_clock~output SPI_clock } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 35.81 % ) " "Info: Total cell delay = 2.446 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.385 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.385 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { SPI:Alex_SPI_Tx|SPI_clock SPI_clock~output SPI_clock } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { SPI:Alex_SPI_Tx|SPI_clock {} SPI_clock~output {} SPI_clock {} } { 0.000ns 4.385ns 0.000ns } { 0.000ns 2.446ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { C8 C8~input SPI_clk SPI_clk~clkctrl SPI:Alex_SPI_Tx|SPI_clock } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.834 ns" { C8 {} C8~input {} SPI_clk {} SPI_clk~clkctrl {} SPI:Alex_SPI_Tx|SPI_clock {} } { 0.000ns 0.000ns 1.973ns 0.975ns 1.231ns } { 0.000ns 1.034ns 0.941ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { SPI:Alex_SPI_Tx|SPI_clock SPI_clock~output SPI_clock } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { SPI:Alex_SPI_Tx|SPI_clock {} SPI_clock~output {} SPI_clock {} } { 0.000ns 4.385ns 0.000ns } { 0.000ns 2.446ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "C17 CMCLK 9.430 ns Longest " "Info: Longest tpd from source pin \"C17\" to destination pin \"CMCLK\" is 9.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C17 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'C17'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C17 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns C17~input 2 COMB IOIBUF_X14_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOIBUF_X14_Y0_N15; Fanout = 1; COMB Node = 'C17~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { C17 C17~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.950 ns) + CELL(2.466 ns) 9.430 ns CMCLK~output 3 COMB IOOBUF_X53_Y9_N16 1 " "Info: 3: + IC(5.950 ns) + CELL(2.466 ns) = 9.430 ns; Loc. = IOOBUF_X53_Y9_N16; Fanout = 1; COMB Node = 'CMCLK~output'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.416 ns" { C17~input CMCLK~output } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.430 ns CMCLK 4 PIN PIN_132 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 9.430 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'CMCLK'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CMCLK~output CMCLK } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.480 ns ( 36.90 % ) " "Info: Total cell delay = 3.480 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.950 ns ( 63.10 % ) " "Info: Total interconnect delay = 5.950 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { C17 C17~input CMCLK~output CMCLK } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { C17 {} C17~input {} CMCLK~output {} CMCLK {} } { 0.000ns 0.000ns 5.950ns 0.000ns } { 0.000ns 1.014ns 2.466ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "bits\[5\] C9 C8 -1.331 ns register " "Info: th for register \"bits\[5\]\" (data pin = \"C9\", clock pin = \"C8\") is -1.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C8 destination 5.028 ns + Longest register " "Info: + Longest clock path from clock \"C8\" to destination register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C8 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'C8'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C8~input 2 COMB IOIBUF_X40_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'C8~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C8 C8~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.070 ns) + CELL(0.000 ns) 3.104 ns C8~inputclkctrl 3 COMB CLKCTRL_G17 59 " "Info: 3: + IC(2.070 ns) + CELL(0.000 ns) = 3.104 ns; Loc. = CLKCTRL_G17; Fanout = 59; COMB Node = 'C8~inputclkctrl'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { C8~input C8~inputclkctrl } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.680 ns) 5.028 ns bits\[5\] 4 REG FF_X43_Y28_N29 11 " "Info: 4: + IC(1.244 ns) + CELL(0.680 ns) = 5.028 ns; Loc. = FF_X43_Y28_N29; Fanout = 11; REG Node = 'bits\[5\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { C8~inputclkctrl bits[5] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 34.09 % ) " "Info: Total cell delay = 1.714 ns ( 34.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.314 ns ( 65.91 % ) " "Info: Total interconnect delay = 3.314 ns ( 65.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { C8 C8~input C8~inputclkctrl bits[5] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { C8 {} C8~input {} C8~inputclkctrl {} bits[5] {} } { 0.000ns 0.000ns 2.070ns 1.244ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.212 ns + " "Info: + Micro hold delay of destination is 0.212 ns" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.571 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C9 1 CLK PIN_108 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_108; Fanout = 1; CLK Node = 'C9'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.034 ns) 1.034 ns C9~input 2 COMB IOIBUF_X40_Y0_N22 11 " "Info: 2: + IC(0.000 ns) + CELL(1.034 ns) = 1.034 ns; Loc. = IOIBUF_X40_Y0_N22; Fanout = 11; COMB Node = 'C9~input'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { C9 C9~input } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.504 ns) + CELL(0.324 ns) 5.862 ns Add4~793 3 COMB LCCOMB_X43_Y28_N8 1 " "Info: 3: + IC(4.504 ns) + CELL(0.324 ns) = 5.862 ns; Loc. = LCCOMB_X43_Y28_N8; Fanout = 1; COMB Node = 'Add4~793'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { C9~input Add4~793 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.327 ns) 6.456 ns Add4~794 4 COMB LCCOMB_X43_Y28_N28 1 " "Info: 4: + IC(0.267 ns) + CELL(0.327 ns) = 6.456 ns; Loc. = LCCOMB_X43_Y28_N28; Fanout = 1; COMB Node = 'Add4~794'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Add4~793 Add4~794 } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.571 ns bits\[5\] 5 REG FF_X43_Y28_N29 11 " "Info: 5: + IC(0.000 ns) + CELL(0.115 ns) = 6.571 ns; Loc. = FF_X43_Y28_N29; Fanout = 11; REG Node = 'bits\[5\]'" {  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add4~794 bits[5] } "NODE_NAME" } } { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 642 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 27.39 % ) " "Info: Total cell delay = 1.800 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.771 ns ( 72.61 % ) " "Info: Total interconnect delay = 4.771 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { C9 C9~input Add4~793 Add4~794 bits[5] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { C9 {} C9~input {} Add4~793 {} Add4~794 {} bits[5] {} } { 0.000ns 0.000ns 4.504ns 0.267ns 0.000ns } { 0.000ns 1.034ns 0.324ns 0.327ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { C8 C8~input C8~inputclkctrl bits[5] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { C8 {} C8~input {} C8~inputclkctrl {} bits[5] {} } { 0.000ns 0.000ns 2.070ns 1.244ns } { 0.000ns 1.034ns 0.000ns 0.680ns } "" } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.571 ns" { C9 C9~input Add4~793 Add4~794 bits[5] } "NODE_NAME" } } { "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/ham/altera/quartus/bin/Technology_Viewer.qrui" "6.571 ns" { C9 {} C9~input {} Add4~793 {} Add4~794 {} bits[5] {} } { 0.000ns 0.000ns 4.504ns 0.267ns 0.000ns } { 0.000ns 1.034ns 0.324ns 0.327ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 16:32:14 2008 " "Info: Processing ended: Thu Dec 18 16:32:14 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
