<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>eSRAM_eNVM_access_top</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./eSRAM_eNVM_access_top.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./eSRAM_eNVM_access_top_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./eSRAM_eNVM_access_top_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>./TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>../../Actel/SgCore/TPSRAM/1.0.101/TPSRAM.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>./eSRAM_eNVM_access_top.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="SgCore" id_name="TPSRAM" id_vendor="Actel" id_version="1.0.101" module_class="SpiritModule" name="TPSRAM" state="GOOD" type="3"/><module module_class="ComponentModule" name="eSRAM_eNVM_access::work" state="GOOD" type="1"/><module file="hdl\eSRAM_eNVM_RW.v" module_class="HdlModule" name="eSRAM_eNVM_RW" state="GOOD" type="2"/><module file="hdl\SPI_Master.vhd" module_class="HdlModule" name="SPI_Master" state="GOOD" type="2"/><module file="hdl\AHB_IF.v" id_library="Private" id_name="AHB_IF" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="AHB_IF" state="GOOD" type="4"/></dependentModules></vendorExtensions><model><signals><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>start_esram</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ss_n</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MISO</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MOSI</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLKOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CS</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FAB_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RD</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>