id to instance name
  I0  io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
  i1  io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
  r2  hw_input_global_wrapper_stencil$d_reg__U1$reg0
  r3  hw_input_global_wrapper_stencil$d_reg__U10$reg0
  r4  hw_input_global_wrapper_stencil$d_reg__U11$reg0
  r5  hw_input_global_wrapper_stencil$d_reg__U12$reg0
  r6  hw_input_global_wrapper_stencil$d_reg__U13$reg0
  r7  hw_input_global_wrapper_stencil$d_reg__U14$reg0
  r8  hw_input_global_wrapper_stencil$d_reg__U2$reg0
  r9  hw_input_global_wrapper_stencil$d_reg__U3$reg0
  r10  hw_input_global_wrapper_stencil$d_reg__U4$reg0
  r11  hw_input_global_wrapper_stencil$d_reg__U5$reg0
  r12  hw_input_global_wrapper_stencil$d_reg__U6$reg0
  r13  hw_input_global_wrapper_stencil$d_reg__U7$reg0
  r14  hw_input_global_wrapper_stencil$d_reg__U8$reg0
  r15  hw_input_global_wrapper_stencil$d_reg__U9$reg0
  m16  hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
  m17  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_0_garnet
  m18  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_1_garnet
  m19  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_2_garnet
  m20  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_3_garnet
  m21  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_4_garnet
  m22  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_5_garnet
  m23  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_6_garnet
  m24  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_7_garnet
  m25  hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_8_garnet
  m26  op_hcompute_hw_output_stencil_port_controller_garnet
  p27  op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_420_i2637_i1096
  p28  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_1$_join_i2641_i412
  p29  op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_418_i2628_i1096
  p30  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_1$_join_i2632_i412
  p31  op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_416_i2621_i1096
  p32  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_0$_join_i2625_i412
  p33  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$_join_i2633_i2231
  p34  op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651
  p35  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_0$_join_i2610_i1905
  p36  op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_414_i2613_i1096
  p37  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_1$_join_i2617_i412
  p38  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$_join_i2634_i1176
  p39  op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$_join_i2642_i2231
  r40  io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
  r41  io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1
  I42  io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
  r43  io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
  r44  io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
  r45  io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
  r46  io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5
  I47  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0
  r48  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg6
  r49  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg7
  r50  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg8
  r51  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg9
  r52  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg10
  r53  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg11
  r54  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg12
  r55  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg13
  r56  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg14
  r57  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg15
  r58  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg16
  r59  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg17
  r60  io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg18
id_to_Instrs
  I0, 2
  i1, 2
  r2, 0
  r3, 0
  r4, 0
  r5, 0
  r6, 0
  r7, 0
  r8, 0
  r9, 0
  r10, 0
  r11, 0
  r12, 0
  r13, 0
  r14, 0
  r15, 0
  m16, <class 'peak.mapper.utils.Unbound'>
  m17, <class 'peak.mapper.utils.Unbound'>
  m18, <class 'peak.mapper.utils.Unbound'>
  m19, <class 'peak.mapper.utils.Unbound'>
  m20, <class 'peak.mapper.utils.Unbound'>
  m21, <class 'peak.mapper.utils.Unbound'>
  m22, <class 'peak.mapper.utils.Unbound'>
  m23, <class 'peak.mapper.utils.Unbound'>
  m24, <class 'peak.mapper.utils.Unbound'>
  m25, <class 'peak.mapper.utils.Unbound'>
  m26, <class 'peak.mapper.utils.Unbound'>
  p27, 152297111705095850426444
  p28, 151117817123493474992304
  p29, 152297111705095850426444
  p30, 151117817123493474992304
  p31, 152297111705095850426444
  p32, 151117817123493474992304
  p33, 157286451574951303971008
  p34, 151115727451828647362752
  p35, 151116600097992436351024
  p36, 152297111705095850426444
  p37, 151117817123493474992304
  p38, 28408274107282368233528
  p39, 157286451574951303971008
  r40, 0
  r41, 0
  I42, 1
  r43, 0
  r44, 0
  r45, 0
  r46, 0
  I47, 1
  r48, 0
  r49, 0
  r50, 0
  r51, 0
  r52, 0
  r53, 0
  r54, 0
  r55, 0
  r56, 0
  r57, 0
  r58, 0
  r59, 0
  r60, 0
id_to_metadata
  m16, {'ID': '_U0', 'config': {'agg2sram_0': {'agg_read_padding': [0], 'cycle_starting_addr': [7], 'cycle_stride': [4, 64], 'delay': [0], 'dimensionality': 2, 'extent': [16, 64], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [1, 0], 'write_data_starting_addr': [0], 'write_data_stride': [1, 16]}, 'in2agg_0': {'cycle_starting_addr': [3], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [64, 64], 'write_data_starting_addr': [0], 'write_data_stride': [1, 0]}, 'sram2tb_0': {'cycle_starting_addr': [137], 'cycle_stride': [4, 64], 'dimensionality': 2, 'extent': [16, 64], 'read_data_starting_addr': [0], 'read_data_stride': [1, 16], 'write_data_starting_addr': [0], 'write_data_stride': [1, 0]}, 'sram2tb_1': {'cycle_starting_addr': [72], 'cycle_stride': [4, 64], 'dimensionality': 2, 'extent': [16, 64], 'read_data_starting_addr': [0], 'read_data_stride': [1, 16], 'write_data_starting_addr': [0], 'write_data_stride': [1, 0]}, 'tb2out_0': {'cycle_starting_addr': [139], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [64, 64], 'read_data_starting_addr': [0], 'read_data_stride': [1, 0]}, 'tb2out_1': {'cycle_starting_addr': [75], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [64, 64], 'read_data_starting_addr': [0], 'read_data_stride': [1, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 2, 'use_prebuilt_mem': True, 'width': 16}
  m17, {'ID': '_U15', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [3], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [2], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [6], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [0], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m18, {'ID': '_U16', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [67], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [66], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [1], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [70], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [1], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m19, {'ID': '_U17', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [132], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [131], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [2], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [135], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [141], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [2], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m20, {'ID': '_U18', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [4], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [3], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [7], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [0], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m21, {'ID': '_U19', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [68], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [67], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [1], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [71], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [1], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m22, {'ID': '_U20', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [132], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [131], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [2], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [135], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [2], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m23, {'ID': '_U21', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [5], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [4], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [8], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [0], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m24, {'ID': '_U22', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [70], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [69], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [1], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [73], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [141], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [1], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m25, {'ID': '_U23', 'config': {'agg2sram_0': {'agg_read_padding': [1], 'cycle_starting_addr': [133], 'cycle_stride': [0], 'delay': [0], 'dimensionality': 0, 'extent': [1], 'mode': [0], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'in2agg_0': {'cycle_starting_addr': [132], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'write_data_starting_addr': [2], 'write_data_stride': [0]}, 'sram2tb_0': {'cycle_starting_addr': [136], 'cycle_stride': [0], 'dimensionality': 0, 'extent': [1], 'read_data_starting_addr': [0], 'read_data_stride': [0], 'write_data_starting_addr': [0], 'write_data_stride': [0]}, 'tb2out_0': {'cycle_starting_addr': [140], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62], 'read_data_starting_addr': [2], 'read_data_stride': [0, 0]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': False, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
  m26, {'ID': '_U24', 'config': {'stencil_valid': {'cycle_starting_addr': [141], 'cycle_stride': [1, 64], 'dimensionality': 2, 'extent': [62, 62]}}, 'has_external_addrgen': False, 'has_flush': True, 'has_read_valid': False, 'has_reset': False, 'has_stencil_valid': True, 'has_valid': False, 'is_rom': False, 'mode': 'lake', 'num_inputs': 1, 'num_outputs': 1, 'use_prebuilt_mem': True, 'width': 16}
buses
  e1, 16
  e2, 1
  e3, 16
  e4, 16
  e5, 16
  e6, 16
  e11, 16
  e12, 16
  e13, 16
  e14, 16
  e15, 16
  e16, 16
  e17, 16
  e18, 16
  e19, 16
  e20, 16
  e21, 16
  e22, 16
  e23, 16
  e24, 16
  e25, 16
  e26, 16
  e27, 16
  e28, 16
  e29, 16
  e30, 16
  e31, 16
  e37, 16
  e43, 16
  e48, 16
  e53, 16
  e59, 16
  e60, 16
  e66, 16
  e71, 16
  e76, 16
  e82, 16
  e88, 16
  e89, 16
  e94, 16
  e99, 16
  e104, 16
  e105, 16
  e111, 16
  e116, 16
  e121, 16
  e127, 16
  e133, 16
  e138, 16
  e143, 16
  e148, 16
  e157, 1
  e159, 16
  e161, 16
  e162, 16
  e163, 16
  e165, 16
  e166, 16
  e167, 16
  e168, 16
netlist
  e1
    ('r40', 'reg')
    ('I0', 'f2io_16')
  e2
    ('r41', 'reg')
    ('i1', 'f2io_1')
  e3
    ('r45', 'reg')
    ('r2', 'reg')
  e4
    ('r15', 'reg')
    ('r3', 'reg')
    ('p28', 'data1')
  e6
    ('m16', 'output_width_16_num_1')
    ('r4', 'reg')
    ('p29', 'data1')
  e11
    ('r4', 'reg')
    ('r5', 'reg')
    ('p32', 'data1')
  e5
    ('m16', 'output_width_16_num_0')
    ('r6', 'reg')
    ('p37', 'data1')
  e12
    ('r6', 'reg')
    ('r7', 'reg')
    ('p36', 'data1')
  e13
    ('r2', 'reg')
    ('r8', 'reg')
  e14
    ('r8', 'reg')
    ('r9', 'reg')
  e15
    ('r9', 'reg')
    ('r10', 'reg')
  e16
    ('r10', 'reg')
    ('r11', 'reg')
  e17
    ('r11', 'reg')
    ('r12', 'reg')
  e18
    ('r12', 'reg')
    ('r13', 'reg')
  e19
    ('r13', 'reg')
    ('r14', 'reg')
  e20
    ('r14', 'reg')
    ('r15', 'reg')
    ('p27', 'data1')
  e21
    ('r46', 'reg')
    ('m16', 'input_width_16_num_2')
  e22
    ('r52', 'reg')
    ('m17', 'input_width_16_num_2')
  e23
    ('r53', 'reg')
    ('m18', 'input_width_16_num_2')
  e24
    ('r54', 'reg')
    ('m19', 'input_width_16_num_2')
  e25
    ('r55', 'reg')
    ('m20', 'input_width_16_num_2')
  e26
    ('r56', 'reg')
    ('m21', 'input_width_16_num_2')
  e27
    ('r57', 'reg')
    ('m22', 'input_width_16_num_2')
  e28
    ('r58', 'reg')
    ('m23', 'input_width_16_num_2')
  e29
    ('r59', 'reg')
    ('m24', 'input_width_16_num_2')
  e30
    ('r60', 'reg')
    ('m25', 'input_width_16_num_2')
  e31
    ('m22', 'output_width_16_num_0')
    ('p28', 'data0')
  e37
    ('m25', 'output_width_16_num_0')
    ('p27', 'data0')
  e43
    ('p27', 'res')
    ('p28', 'data2')
  e48
    ('p28', 'res')
    ('p39', 'data0')
  e53
    ('m19', 'output_width_16_num_0')
    ('p30', 'data0')
  e59
    ('r3', 'reg')
    ('p30', 'data1')
  e60
    ('m24', 'output_width_16_num_0')
    ('p29', 'data0')
  e66
    ('p29', 'res')
    ('p30', 'data2')
  e71
    ('p30', 'res')
    ('p33', 'data0')
  e76
    ('m21', 'output_width_16_num_0')
    ('p32', 'data0')
  e82
    ('m18', 'output_width_16_num_0')
    ('p31', 'data0')
  e88
    ('r5', 'reg')
    ('p31', 'data1')
  e89
    ('p31', 'res')
    ('p32', 'data2')
  e94
    ('p32', 'res')
    ('p33', 'data2')
  e99
    ('p33', 'res')
    ('p38', 'data0')
  e104
    ('r7', 'reg')
    ('p35', 'data0')
  e105
    ('m17', 'output_width_16_num_0')
    ('p35', 'data1')
  e111
    ('p34', 'res')
    ('p35', 'data2')
  e116
    ('p35', 'res')
    ('p38', 'data1')
  e121
    ('m23', 'output_width_16_num_0')
    ('p37', 'data0')
  e127
    ('m20', 'output_width_16_num_0')
    ('p36', 'data0')
  e133
    ('p36', 'res')
    ('p37', 'data2')
  e138
    ('p37', 'res')
    ('p38', 'data2')
  e143
    ('p38', 'res')
    ('p39', 'data2')
  e148
    ('p39', 'res')
    ('r40', 'reg')
  e157
    ('m26', 'output_width_1_num_3')
    ('r41', 'reg')
  e159
    ('I42', 'io2f_16')
    ('r43', 'reg')
  e161
    ('r43', 'reg')
    ('r44', 'reg')
  e162
    ('r44', 'reg')
    ('r45', 'reg')
    ('r46', 'reg')
  e163
    ('I47', 'io2f_16')
    ('r48', 'reg')
  e165
    ('r48', 'reg')
    ('r49', 'reg')
    ('r50', 'reg')
    ('r51', 'reg')
  e166
    ('r49', 'reg')
    ('r52', 'reg')
    ('r53', 'reg')
    ('r54', 'reg')
    ('r55', 'reg')
  e167
    ('r50', 'reg')
    ('r56', 'reg')
    ('r57', 'reg')
    ('r58', 'reg')
    ('r59', 'reg')
  e168
    ('r51', 'reg')
    ('r60', 'reg')
