

================================================================
== Vivado HLS Report for 'pattern_generator_cross'
================================================================
* Date:           Sat Apr 30 19:08:09 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PATTERN_GENERATOR_CROSS
* Solution:       Zynq
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  368222|  368222|  368223|  368223|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  368220|  368220|       722|          -|          -|   510|    no    |
        | + Loop 1.1  |     720|     720|         1|          -|          -|   720|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V), !map !0

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @pattern_generator_cross_str) nounwind

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecReset(i32* @lineX, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecReset(i1* @dirX, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecReset(i32* @lineY, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecReset(i1* @dirY, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: lineX_load [1/1] 0.00ns
:8  %lineX_load = load i32* @lineX, align 4

ST_1: lineY_load [1/1] 0.00ns
:9  %lineY_load = load i32* @lineY, align 4

ST_1: stg_15 [1/1] 1.57ns
:10  br label %.loopexit


 <State 2>: 2.52ns
ST_2: y [1/1] 0.00ns
.loopexit:0  %y = phi i9 [ 0, %0 ], [ %y_1, %.preheader ]

ST_2: y_cast2 [1/1] 0.00ns
.loopexit:1  %y_cast2 = zext i9 %y to i32

ST_2: exitcond5 [1/1] 2.03ns
.loopexit:2  %exitcond5 = icmp eq i9 %y, -2

ST_2: empty [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510)

ST_2: y_1 [1/1] 1.84ns
.loopexit:4  %y_1 = add i9 %y, 1

ST_2: stg_21 [1/1] 0.00ns
.loopexit:5  br i1 %exitcond5, label %6, label %.preheader.preheader

ST_2: tmp_3 [1/1] 2.03ns
.preheader.preheader:0  %tmp_3 = icmp ult i9 %y, -32

ST_2: tmp_s [1/1] 2.52ns
.preheader.preheader:1  %tmp_s = icmp eq i32 %y_cast2, %lineY_load

ST_2: stg_24 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: tmp_2 [1/1] 2.52ns
:0  %tmp_2 = icmp eq i32 %lineX_load, 0

ST_2: stg_26 [1/1] 0.00ns
:1  br i1 %tmp_2, label %7, label %8

ST_2: tmp_4 [1/1] 2.52ns
:0  %tmp_4 = icmp eq i32 %lineX_load, 639

ST_2: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_4, label %9, label %._crit_edge8

ST_2: stg_29 [1/1] 1.57ns
:0  store i1 true, i1* @dirX, align 1

ST_2: stg_30 [1/1] 0.00ns
:1  br label %._crit_edge8

ST_2: stg_31 [1/1] 1.57ns
._crit_edge8:0  br label %10

ST_2: stg_32 [1/1] 1.57ns
:0  store i1 false, i1* @dirX, align 1

ST_2: stg_33 [1/1] 1.57ns
:1  br label %10

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = phi i32 [ %lineX_load, %._crit_edge8 ], [ 0, %7 ]

ST_2: tmp_8 [1/1] 2.52ns
:1  %tmp_8 = icmp eq i32 %lineY_load, 0

ST_2: stg_36 [1/1] 0.00ns
:2  br i1 %tmp_8, label %11, label %12

ST_2: tmp_1 [1/1] 2.52ns
:0  %tmp_1 = icmp eq i32 %lineY_load, 479

ST_2: stg_38 [1/1] 0.00ns
:1  br i1 %tmp_1, label %13, label %._crit_edge9

ST_2: stg_39 [1/1] 1.57ns
:0  store i1 true, i1* @dirY, align 1

ST_2: stg_40 [1/1] 0.00ns
:1  br label %._crit_edge9

ST_2: stg_41 [1/1] 1.57ns
._crit_edge9:0  br label %14

ST_2: stg_42 [1/1] 1.57ns
:0  store i1 false, i1* @dirY, align 1

ST_2: stg_43 [1/1] 1.57ns
:1  br label %14


 <State 3>: 3.89ns
ST_3: x [1/1] 0.00ns
.preheader:0  %x = phi i10 [ %x_1, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_3: x_cast1 [1/1] 0.00ns
.preheader:1  %x_cast1 = zext i10 %x to i32

ST_3: exitcond [1/1] 2.07ns
.preheader:2  %exitcond = icmp eq i10 %x, -304

ST_3: empty_2 [1/1] 0.00ns
.preheader:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)

ST_3: x_1 [1/1] 1.84ns
.preheader:4  %x_1 = add i10 %x, 1

ST_3: stg_49 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_6 [1/1] 2.07ns
:0  %tmp_6 = icmp ult i10 %x, -384

ST_3: or_cond [1/1] 1.37ns
:1  %or_cond = and i1 %tmp_3, %tmp_6

ST_3: stg_52 [1/1] 0.00ns
:2  br i1 %or_cond, label %2, label %._crit_edge

ST_3: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp eq i32 %x_cast1, %lineX_load

ST_3: or_cond7 [1/1] 1.37ns
:1  %or_cond7 = or i1 %tmp_9, %tmp_s

ST_3: stg_55 [1/1] 0.00ns
:2  br i1 %or_cond7, label %3, label %4

ST_3: stg_56 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V, i8 62)

ST_3: stg_57 [1/1] 0.00ns
:1  br label %5

ST_3: stg_58 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outputStream_V, i8 -63)

ST_3: stg_59 [1/1] 0.00ns
:1  br label %5

ST_3: stg_60 [1/1] 0.00ns
:0  br label %._crit_edge

ST_3: stg_61 [1/1] 0.00ns
._crit_edge:0  br label %.preheader


 <State 4>: 3.81ns
ST_4: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = phi i32 [ %lineY_load, %._crit_edge9 ], [ 0, %11 ]

ST_4: dirX_load [1/1] 0.00ns
:1  %dirX_load = load i1* @dirX, align 1

ST_4: storemerge_v_cast_cast [1/1] 1.37ns
:2  %storemerge_v_cast_cast = select i1 %dirX_load, i32 -1, i32 1

ST_4: storemerge [1/1] 2.44ns
:3  %storemerge = add i32 %tmp_7, %storemerge_v_cast_cast

ST_4: stg_66 [1/1] 0.00ns
:4  store i32 %storemerge, i32* @lineX, align 4

ST_4: dirY_load [1/1] 0.00ns
:5  %dirY_load = load i1* @dirY, align 1

ST_4: storemerge4_v_cast_cast [1/1] 1.37ns
:6  %storemerge4_v_cast_cast = select i1 %dirY_load, i32 -1, i32 1

ST_4: storemerge4 [1/1] 2.44ns
:7  %storemerge4 = add i32 %tmp_5, %storemerge4_v_cast_cast

ST_4: stg_70 [1/1] 0.00ns
:8  store i32 %storemerge4, i32* @lineY, align 4

ST_4: stg_71 [1/1] 0.00ns
:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
