INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:21:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 1.984ns (25.255%)  route 5.872ns (74.745%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=3 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1985, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y107        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/Q
                         net (fo=56, routed)          0.535     1.297    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q
    SLICE_X14Y107        LUT4 (Prop_lut4_I0_O)        0.043     1.340 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5/O
                         net (fo=1, routed)           0.000     1.340    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.513 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.513    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.660 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.295     1.954    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X15Y109        LUT3 (Prop_lut3_I1_O)        0.128     2.082 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          1.171     3.254    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I1_O)        0.129     3.383 r  lsq1/handshake_lsq_lsq1_core/dataReg[14]_i_2/O
                         net (fo=2, routed)           0.561     3.943    lsq1/handshake_lsq_lsq1_core/dataReg[14]_i_2_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I2_O)        0.043     3.986 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_10/O
                         net (fo=5, routed)           0.730     4.717    lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_10_n_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I2_O)        0.043     4.760 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.413     5.173    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I2_O)        0.043     5.216 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.281     5.497    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X22Y111        LUT5 (Prop_lut5_I4_O)        0.043     5.540 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.308     5.848    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X23Y113        LUT3 (Prop_lut3_I0_O)        0.043     5.891 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.891    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X23Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.078 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.078    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.205 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.255     6.461    addf0/operator/CO[0]
    SLICE_X22Y114        LUT2 (Prop_lut2_I0_O)        0.134     6.595 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.595    addf0/operator/p_1_in[0]
    SLICE_X22Y114        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     6.830 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.487     7.317    addf0/operator/RightShifterComponent/O[2]
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.126     7.443 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.154     7.597    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X21Y115        LUT5 (Prop_lut5_I0_O)        0.043     7.640 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.323     7.963    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X21Y114        LUT3 (Prop_lut3_I1_O)        0.043     8.006 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.358     8.364    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y114        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1985, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y114        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X21Y114        FDRE (Setup_fdre_C_R)       -0.295     9.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  0.988    




