# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project simple_uvm_factory_1
# reading /usr/questasim/questasim/linux_x86_64/../modelsim.ini
project open /media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_0/simple_uvm_factory_0
# Loading project simple_uvm_factory_0
# Compile of agent.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of monitor.sv was successful.
# Compile of sequence.sv was successful.
# Compile of sequencer.sv was successful.
# Compile of testcase.sv was successful.
# Compile of testcase_da3.sv was successful.
# Compile of top_simulation.sv was successful.
# Compile of transaction.sv was successful.
# Compile of transaction_da3.sv was successful.
# Compile of testcase_inst_da3.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of agent.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of monitor.sv was successful.
# Compile of sequence.sv was successful.
# Compile of sequencer.sv was successful.
# Compile of testcase.sv was successful.
# Compile of testcase_da3.sv was successful.
# Compile of top_simulation.sv was successful.
# Compile of transaction.sv was successful.
# Compile of transaction_da3.sv was successful.
# Compile of testcase_inst_da3.sv was successful.
# 12 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 22:20:34 on Mar 27,2025
# vlog -reportprogress 300 -sv top_simulation.sv 
# -- Compiling program test
# ** Note: (vlog-2286) transaction.sv(4): Using implicit +incdir+/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	test
# End time: 22:20:35 on Mar 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
