/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_1z[4];
  assign celloutsig_1_19z = ~celloutsig_1_14z[9];
  always_ff @(posedge celloutsig_1_14z[9], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { in_data[81:77], celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[14:1], _00_ } & { celloutsig_0_0z[8:6], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[113:108] & in_data[137:132];
  assign celloutsig_0_1z = in_data[57:53] <= celloutsig_0_0z[13:9];
  assign celloutsig_1_0z = in_data[177:170] < in_data[169:162];
  assign celloutsig_1_18z = celloutsig_1_14z[12:3] < { celloutsig_1_14z[11:3], celloutsig_1_0z };
  assign celloutsig_0_4z = - { celloutsig_0_0z[13:6], _00_ };
  assign celloutsig_1_14z = ~ celloutsig_1_3z[13:0];
  assign celloutsig_0_0z = in_data[68:52] | in_data[68:52];
  assign celloutsig_1_3z = { in_data[156:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } ^ { in_data[185:174], celloutsig_1_2z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[51:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
