

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_SHIFTER_LOOP'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.570 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  10.000 us|  10.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFTER_LOOP  |        8|        8|         2|          1|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_115_p2  |         +|   0|  0|  13|           4|           2|
    |add_ln56_fu_104_p2  |         +|   0|  0|  11|           3|           2|
    |ap_condition_184    |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_98_p2  |      icmp|   0|  0|  13|           4|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  41|          13|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|    4|          8|
    |i_fu_40                   |   9|          2|    4|          8|
    |shift_reg_address1_local  |  13|          3|    3|          9|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  49|         11|   13|         29|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_137              |  4|   0|    4|          0|
    |i_fu_40                  |  4|   0|    4|          0|
    |icmp_ln53_reg_145        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|x                   |   in|    8|     ap_none|                           x|        scalar|
|shift_reg_address0  |  out|    3|   ap_memory|                   shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_d0        |  out|    8|   ap_memory|                   shift_reg|         array|
|shift_reg_address1  |  out|    3|   ap_memory|                   shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_we1       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_d1        |  out|    8|   ap_memory|                   shift_reg|         array|
|shift_reg_q1        |   in|    8|   ap_memory|                   shift_reg|         array|
+--------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [c_untimed/FIR8.cpp:51]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln51 = store i4 7, i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 7 'store' 'store_ln51' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [c_untimed/FIR8.cpp:51]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp, void %for.body.split, void %for.inc16.preheader.exitStub" [c_untimed/FIR8.cpp:51]   --->   Operation 11 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i4 %i_1" [c_untimed/FIR8.cpp:51]   --->   Operation 12 'trunc' 'trunc_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.49ns)   --->   "%icmp_ln53 = icmp_eq  i4 %i_1, i4 0" [c_untimed/FIR8.cpp:53]   --->   Operation 13 'icmp' 'icmp_ln53' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %if.else, void %if.then" [c_untimed/FIR8.cpp:53]   --->   Operation 14 'br' 'br_ln53' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%add_ln56 = add i3 %trunc_ln51, i3 7" [c_untimed/FIR8.cpp:56]   --->   Operation 15 'add' 'add_ln56' <Predicate = (!tmp & !icmp_ln53)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i3 %add_ln56" [c_untimed/FIR8.cpp:56]   --->   Operation 16 'zext' 'zext_ln56' <Predicate = (!tmp & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln56" [c_untimed/FIR8.cpp:56]   --->   Operation 17 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.75ns)   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:56]   --->   Operation 18 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln54 = store i8 %x_read, i8 0" [c_untimed/FIR8.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = (!tmp & icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [c_untimed/FIR8.cpp:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = (!tmp & icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.49ns)   --->   "%add_ln51 = add i4 %i_1, i4 15" [c_untimed/FIR8.cpp:51]   --->   Operation 21 'add' 'add_ln51' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln51 = store i4 %add_ln51, i4 %i" [c_untimed/FIR8.cpp:51]   --->   Operation 22 'store' 'store_ln51' <Predicate = (!tmp)> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body" [c_untimed/FIR8.cpp:51]   --->   Operation 23 'br' 'br_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %i_1" [c_untimed/FIR8.cpp:51]   --->   Operation 24 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/FIR8.cpp:51]   --->   Operation 25 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [c_untimed/FIR8.cpp:51]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [c_untimed/FIR8.cpp:51]   --->   Operation 27 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:1.75ns O:1.75ns )   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:56]   --->   Operation 28 'load' 'shift_reg_load' <Predicate = (!icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln51" [c_untimed/FIR8.cpp:56]   --->   Operation 29 'getelementptr' 'shift_reg_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln56 = store i8 %shift_reg_load, i3 %shift_reg_addr_1" [c_untimed/FIR8.cpp:56]   --->   Operation 30 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
x_read                 (read             ) [ 000]
store_ln51             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
tmp                    (bitselect        ) [ 010]
br_ln51                (br               ) [ 000]
trunc_ln51             (trunc            ) [ 000]
icmp_ln53              (icmp             ) [ 011]
br_ln53                (br               ) [ 000]
add_ln56               (add              ) [ 000]
zext_ln56              (zext             ) [ 000]
shift_reg_addr         (getelementptr    ) [ 011]
store_ln54             (store            ) [ 000]
br_ln54                (br               ) [ 000]
add_ln51               (add              ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
zext_ln51              (zext             ) [ 000]
specpipeline_ln51      (specpipeline     ) [ 000]
speclooptripcount_ln51 (speclooptripcount) [ 000]
specloopname_ln51      (specloopname     ) [ 000]
shift_reg_load         (load             ) [ 000]
shift_reg_addr_1       (getelementptr    ) [ 000]
store_ln56             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="shift_reg_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="3" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="3" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="3" slack="0"/>
<pin id="63" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln54/1 store_ln56/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="shift_reg_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln51_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_1_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln51_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln53_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln56_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln56_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln51_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln51_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln51_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="icmp_ln53_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="149" class="1005" name="shift_reg_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="67"><net_src comp="44" pin="2"/><net_sink comp="57" pin=4"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="57" pin="7"/><net_sink comp="57" pin=1"/></net>

<net id="77"><net_src comp="69" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="83" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="83" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="94" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="119"><net_src comp="83" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="133"><net_src comp="40" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="140"><net_src comp="83" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="148"><net_src comp="98" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="50" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="57" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_reg | {1 2 }
 - Input state : 
	Port: FIR8_Pipeline_SHIFTER_LOOP : x | {1 }
	Port: FIR8_Pipeline_SHIFTER_LOOP : shift_reg | {1 2 }
  - Chain level:
	State 1
		store_ln51 : 1
		i_1 : 1
		tmp : 2
		br_ln51 : 3
		trunc_ln51 : 2
		icmp_ln53 : 2
		br_ln53 : 3
		add_ln56 : 3
		zext_ln56 : 4
		shift_reg_addr : 5
		shift_reg_load : 6
		add_ln51 : 2
		store_ln51 : 3
	State 2
		shift_reg_addr_1 : 1
		store_ln56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln56_fu_104  |    0    |    11   |
|          |  add_ln51_fu_115  |    0    |    13   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln53_fu_98  |    0    |    13   |
|----------|-------------------|---------|---------|
|   read   | x_read_read_fu_44 |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|     tmp_fu_86     |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |  trunc_ln51_fu_94 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln56_fu_110 |    0    |    0    |
|          |  zext_ln51_fu_126 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    37   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_137     |    4   |
|       i_reg_130      |    4   |
|   icmp_ln53_reg_145  |    1   |
|shift_reg_addr_reg_149|    3   |
+----------------------+--------+
|         Total        |   12   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_57 |  p2  |   3  |   0  |    0   ||    0    ||    13   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   || 1.34921 ||    0    ||    13   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   13   |
|  Register |    -   |   12   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   12   |   50   |
+-----------+--------+--------+--------+
