#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 10 22:19:39 2019
# Process ID: 484
# Current directory: C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim/xsim.dir/project_tb5_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim/webtalk.log
# Journal file: C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim/xsim.dir/project_tb5_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/timing/xsim/xsim.dir/project_tb5_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 10 22:19:46 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 84.367 ; gain = 1.055
INFO: [Common 17-206] Exiting Webtalk at Fri May 10 22:19:46 2019...
