@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\sccb\i2c_ov5640_init_rgb565.v":102:0:102:5|Removing sequential instance inst0.i2c_data[35] because it is equivalent to instance inst0.i2c_data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\sqrt_1.v":46:3:46:8|Sequential instance img_processor_u0.vga_mark_out_top_u0.box_calculator_u0.sqrt_1_u0.U[6].Q_q[6][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div227.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.histogram_equalized_top_u0.histogram_equalized_inst.div227_u0.temp_b[0][46] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u1.temp_b[0][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\math_module\div225.v":14:0:14:5|Sequential instance img_processor_u0.hist_v_u0.hsv2rgb_u0.div225_hsv2rgb_u2.temp_b[0][26] is reduced to a combinational gate by constant propagation.
@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\cmos_capture\cmos_capture_rgb565.v":174:1:174:6|Found inferred clock myproj_top|cmos_pclk0 which controls 61 sequential elements including CMOS_Capture_RGB565_u0.vcnt[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\irda\ir_decoder.v":62:0:62:5|Found inferred clock myproj_top|I_clk_50m which controls 492 sequential elements including ir_decoder0.state[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\gowin_projects\myproj\myproj_blue2_ircon\src\frame_buffer\dma_32b_16b.v":87:2:87:7|Found inferred clock pll_36m|clkout_inferred_clock which controls 12047 sequential elements including vfb_top_inst.u0_dma_frame_buffer.u_dma_read_ctrl.u_dma_32b_16b.dma_d_16b[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
