library ( sram32x8m4f ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.990);
    voltage_map(VSS, 0.0);
    nom_temperature : 0.000 ;
    nom_voltage : 0.990 ;
    operating_conditions ( "ffg0p99v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.990 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99v0c ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
    default_max_transition : 0.255 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    library_features ( report_power_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.0020, 0.0190, 0.0420, 0.1320, 0.3580" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
         index_2 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
         index_2 ( "0.0020, 0.0190, 0.0420, 0.1320, 0.3580" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0050, 0.0210, 0.0420, 0.0850, 0.2550" ) ;
         index_2 ( "0.0020, 0.0190, 0.0420, 0.1320, 0.3580" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.0020, 0.0190, 0.0420, 0.1320, 0.3580");
    } 



    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type ( AA_4_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from : 4 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from : 4 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_7_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_7_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_7_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_7_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( tsmc28nm32x8m4f_dp ) {

   is_macro_cell : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    

    memory () {
        type : ram ;
        address_width : 5 ;
        word_width : 8 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 2974.316800 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        capacitance : 0.003;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;

            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.013");
                }
                fall_power("scalar") {
                    values ("0.014");
                }
            }
        }
    }
    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        capacitance : 0.003;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;

            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.013");
                }
                fall_power("scalar") {
                    values ("0.014");
                }
            }
        }
    }
    pin ( VG ) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;

        capacitance     : 0.002 ;
        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.013");
            }
            fall_power("scalar") {
                values ("0.014");
            }
        }
    }
    pin ( VS ) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;

        capacitance     : 0.003 ;
        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.013");
            }
            fall_power("scalar") {
                values ("0.014");
            }
        }
    }




    bus ( AA ) {
        bus_type : AA_4_0 ;
        direction : input ;
        capacitance : 0.001044 ;

        max_transition : 0.255 ;
        pin ( AA[4:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.013") ;
            }
            fall_power("scalar") {
                values ("0.014") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKA" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0392, 0.0418, 0.0447, 0.0500, 0.0631",\
              "0.0359, 0.0385, 0.0414, 0.0467, 0.0598",\
              "0.0319, 0.0346, 0.0374, 0.0427, 0.0558",\
              "0.0258, 0.0284, 0.0313, 0.0366, 0.0496",\
              "0.0152, 0.0179, 0.0207, 0.0260, 0.0391"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0392, 0.0418, 0.0447, 0.0500, 0.0631",\
              "0.0359, 0.0385, 0.0414, 0.0467, 0.0598",\
              "0.0319, 0.0346, 0.0374, 0.0427, 0.0558",\
              "0.0258, 0.0284, 0.0313, 0.0366, 0.0496",\
              "0.0152, 0.0179, 0.0207, 0.0260, 0.0391"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKA" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0468, 0.0437, 0.0408, 0.0370, 0.0293",\
              "0.0501, 0.0470, 0.0441, 0.0403, 0.0326",\
              "0.0541, 0.0510, 0.0481, 0.0443, 0.0366",\
              "0.0604, 0.0573, 0.0544, 0.0506, 0.0429",\
              "0.0762, 0.0731, 0.0702, 0.0664, 0.0587"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.0468, 0.0437, 0.0408, 0.0370, 0.0293",\
              "0.0501, 0.0470, 0.0441, 0.0403, 0.0326",\
              "0.0541, 0.0510, 0.0481, 0.0443, 0.0366",\
              "0.0604, 0.0573, 0.0544, 0.0506, 0.0429",\
              "0.0762, 0.0731, 0.0702, 0.0664, 0.0587"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_7_0 ;
        direction : input ;
        capacitance : 0.000582 ;

        memory_write() {
            address : AA ;
            clocked_on : CLKA ;
        }

        max_transition : 0.255 ;
        pin ( DA[7:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008") ;
            }
            fall_power("scalar") {
                values ("0.010") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKA" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0414, 0.0435, 0.0467, 0.0518, 0.0765",\
              "0.0376, 0.0397, 0.0429, 0.0481, 0.0727",\
              "0.0335, 0.0356, 0.0387, 0.0439, 0.0686",\
              "0.0269, 0.0290, 0.0321, 0.0373, 0.0620",\
              "0.0101, 0.0122, 0.0154, 0.0206, 0.0452"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0414, 0.0435, 0.0467, 0.0518, 0.0765",\
              "0.0376, 0.0397, 0.0429, 0.0481, 0.0727",\
              "0.0335, 0.0356, 0.0387, 0.0439, 0.0686",\
              "0.0269, 0.0290, 0.0321, 0.0373, 0.0620",\
              "0.0101, 0.0122, 0.0154, 0.0206, 0.0452"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKA" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0548, 0.0508, 0.0461, 0.0411, 0.0356",\
              "0.0583, 0.0543, 0.0496, 0.0446, 0.0391",\
              "0.0626, 0.0586, 0.0539, 0.0489, 0.0434",\
              "0.0687, 0.0647, 0.0600, 0.0550, 0.0495",\
              "0.0844, 0.0804, 0.0757, 0.0707, 0.0652"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0548, 0.0508, 0.0461, 0.0411, 0.0356",\
              "0.0583, 0.0543, 0.0496, 0.0446, 0.0391",\
              "0.0626, 0.0586, 0.0539, 0.0489, 0.0434",\
              "0.0687, 0.0647, 0.0600, 0.0550, 0.0495",\
              "0.0844, 0.0804, 0.0757, 0.0707, 0.0652"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001224 ;

        max_transition : 0.255 ;




        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034") ;
            }
            fall_power("scalar") {
                values ("0.031") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKA" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0558, 0.0596, 0.0633, 0.0691, 0.0829",\
              "0.0525, 0.0563, 0.0600, 0.0658, 0.0796",\
              "0.0485, 0.0523, 0.0561, 0.0618, 0.0757",\
              "0.0429, 0.0467, 0.0505, 0.0562, 0.0701",\
              "0.0318, 0.0356, 0.0394, 0.0451, 0.0589"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0558, 0.0596, 0.0633, 0.0691, 0.0829",\
              "0.0525, 0.0563, 0.0600, 0.0658, 0.0796",\
              "0.0485, 0.0523, 0.0561, 0.0618, 0.0757",\
              "0.0429, 0.0467, 0.0505, 0.0562, 0.0701",\
              "0.0318, 0.0356, 0.0394, 0.0451, 0.0589"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKA" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.0468, 0.0436, 0.0406, 0.0369, 0.0286",\
              "0.0500, 0.0468, 0.0438, 0.0401, 0.0318",\
              "0.0541, 0.0509, 0.0479, 0.0442, 0.0359",\
              "0.0603, 0.0571, 0.0541, 0.0504, 0.0421",\
              "0.0761, 0.0729, 0.0699, 0.0662, 0.0579"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.0468, 0.0436, 0.0406, 0.0369, 0.0286",\
              "0.0500, 0.0468, 0.0438, 0.0401, 0.0318",\
              "0.0541, 0.0509, 0.0479, 0.0442, 0.0359",\
              "0.0603, 0.0571, 0.0541, 0.0504, 0.0421",\
              "0.0761, 0.0729, 0.0699, 0.0662, 0.0579"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.000706 ;

        max_transition : 0.255 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007") ;
            }
            fall_power("scalar") {
                values ("0.013") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKA" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0536, 0.0572, 0.0613, 0.0659, 0.0737",\
              "0.0507, 0.0543, 0.0584, 0.0630, 0.0708",\
              "0.0491, 0.0527, 0.0569, 0.0615, 0.0692",\
              "0.0482, 0.0518, 0.0559, 0.0605, 0.0682",\
              "0.0508, 0.0544, 0.0586, 0.0632, 0.0709"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0536, 0.0572, 0.0613, 0.0659, 0.0737",\
              "0.0507, 0.0543, 0.0584, 0.0630, 0.0708",\
              "0.0491, 0.0527, 0.0569, 0.0615, 0.0692",\
              "0.0482, 0.0518, 0.0559, 0.0605, 0.0682",\
              "0.0508, 0.0544, 0.0586, 0.0632, 0.0709"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKA" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0245, 0.0207, 0.0175, 0.0129, 0.0100",\
              "0.0373, 0.0335, 0.0303, 0.0257, 0.0168",\
              "0.0547, 0.0509, 0.0477, 0.0431, 0.0342",\
              "0.0865, 0.0827, 0.0795, 0.0749, 0.0660",\
              "0.2010, 0.1972, 0.1940, 0.1894, 0.1805"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0245, 0.0207, 0.0175, 0.0129, 0.0100",\
              "0.0373, 0.0335, 0.0303, 0.0257, 0.0168",\
              "0.0547, 0.0509, 0.0477, 0.0431, 0.0342",\
              "0.0865, 0.0827, 0.0795, 0.0749, 0.0660",\
              "0.2010, 0.1972, 0.1940, 0.1894, 0.1805"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_4_0 ;
        direction : input ;
        capacitance : 0.001044 ;

        max_transition : 0.255 ;
        pin ( AB[4:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.013") ;
            }
            fall_power("scalar") {
                values ("0.014") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKB" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0392, 0.0418, 0.0447, 0.0500, 0.0631",\
              "0.0359, 0.0385, 0.0414, 0.0467, 0.0598",\
              "0.0319, 0.0346, 0.0374, 0.0427, 0.0558",\
              "0.0258, 0.0284, 0.0313, 0.0366, 0.0496",\
              "0.0152, 0.0179, 0.0207, 0.0260, 0.0391"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0392, 0.0418, 0.0447, 0.0500, 0.0631",\
              "0.0359, 0.0385, 0.0414, 0.0467, 0.0598",\
              "0.0319, 0.0346, 0.0374, 0.0427, 0.0558",\
              "0.0258, 0.0284, 0.0313, 0.0366, 0.0496",\
              "0.0152, 0.0179, 0.0207, 0.0260, 0.0391"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKB" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0468, 0.0437, 0.0408, 0.0370, 0.0293",\
              "0.0501, 0.0470, 0.0441, 0.0403, 0.0326",\
              "0.0541, 0.0510, 0.0481, 0.0443, 0.0366",\
              "0.0604, 0.0573, 0.0544, 0.0506, 0.0429",\
              "0.0762, 0.0731, 0.0702, 0.0664, 0.0587"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0468, 0.0437, 0.0408, 0.0370, 0.0293",\
              "0.0501, 0.0470, 0.0441, 0.0403, 0.0326",\
              "0.0541, 0.0510, 0.0481, 0.0443, 0.0366",\
              "0.0604, 0.0573, 0.0544, 0.0506, 0.0429",\
              "0.0762, 0.0731, 0.0702, 0.0664, 0.0587"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_7_0 ;
        direction : input ;
        capacitance : 0.000582 ;

        memory_write() {
            address : AB ;
            clocked_on : CLKB ;
        }
        max_transition : 0.255 ;
        pin ( DB[7:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008") ;
            }
            fall_power("scalar") {
                values ("0.010") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKB" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0414, 0.0435, 0.0467, 0.0518, 0.0765",\
              "0.0376, 0.0397, 0.0429, 0.0481, 0.0727",\
              "0.0335, 0.0356, 0.0387, 0.0439, 0.0686",\
              "0.0269, 0.0290, 0.0321, 0.0373, 0.0620",\
              "0.0101, 0.0122, 0.0154, 0.0206, 0.0452"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0414, 0.0435, 0.0467, 0.0518, 0.0765",\
              "0.0376, 0.0397, 0.0429, 0.0481, 0.0727",\
              "0.0335, 0.0356, 0.0387, 0.0439, 0.0686",\
              "0.0269, 0.0290, 0.0321, 0.0373, 0.0620",\
              "0.0101, 0.0122, 0.0154, 0.0206, 0.0452"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKB" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0548, 0.0508, 0.0461, 0.0411, 0.0356",\
              "0.0583, 0.0543, 0.0496, 0.0446, 0.0391",\
              "0.0626, 0.0586, 0.0539, 0.0489, 0.0434",\
              "0.0687, 0.0647, 0.0600, 0.0550, 0.0495",\
              "0.0844, 0.0804, 0.0757, 0.0707, 0.0652"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0548, 0.0508, 0.0461, 0.0411, 0.0356",\
              "0.0583, 0.0543, 0.0496, 0.0446, 0.0391",\
              "0.0626, 0.0586, 0.0539, 0.0489, 0.0434",\
              "0.0687, 0.0647, 0.0600, 0.0550, 0.0495",\
              "0.0844, 0.0804, 0.0757, 0.0707, 0.0652"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001224 ;

        max_transition : 0.255 ;




        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034") ;
            }
            fall_power("scalar") {
                values ("0.031") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKB" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0558, 0.0596, 0.0633, 0.0691, 0.0829",\
              "0.0525, 0.0563, 0.0600, 0.0658, 0.0796",\
              "0.0485, 0.0523, 0.0561, 0.0618, 0.0757",\
              "0.0429, 0.0467, 0.0505, 0.0562, 0.0701",\
              "0.0318, 0.0356, 0.0394, 0.0451, 0.0589"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0558, 0.0596, 0.0633, 0.0691, 0.0829",\
              "0.0525, 0.0563, 0.0600, 0.0658, 0.0796",\
              "0.0485, 0.0523, 0.0561, 0.0618, 0.0757",\
              "0.0429, 0.0467, 0.0505, 0.0562, 0.0701",\
              "0.0318, 0.0356, 0.0394, 0.0451, 0.0589"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKB" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.0468, 0.0436, 0.0406, 0.0369, 0.0286",\
              "0.0500, 0.0468, 0.0438, 0.0401, 0.0318",\
              "0.0541, 0.0509, 0.0479, 0.0442, 0.0359",\
              "0.0603, 0.0571, 0.0541, 0.0504, 0.0421",\
              "0.0761, 0.0729, 0.0699, 0.0662, 0.0579"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.0468, 0.0436, 0.0406, 0.0369, 0.0286",\
              "0.0500, 0.0468, 0.0438, 0.0401, 0.0318",\
              "0.0541, 0.0509, 0.0479, 0.0442, 0.0359",\
              "0.0603, 0.0571, 0.0541, 0.0504, 0.0421",\
              "0.0761, 0.0729, 0.0699, 0.0662, 0.0579"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.000706 ;

        max_transition : 0.255 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007") ;
            }
            fall_power("scalar") {
                values ("0.013") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLKB" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0536, 0.0572, 0.0613, 0.0659, 0.0737",\
              "0.0507, 0.0543, 0.0584, 0.0630, 0.0708",\
              "0.0491, 0.0527, 0.0569, 0.0615, 0.0692",\
              "0.0482, 0.0518, 0.0559, 0.0605, 0.0682",\
              "0.0508, 0.0544, 0.0586, 0.0632, 0.0709"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0536, 0.0572, 0.0613, 0.0659, 0.0737",\
              "0.0507, 0.0543, 0.0584, 0.0630, 0.0708",\
              "0.0491, 0.0527, 0.0569, 0.0615, 0.0692",\
              "0.0482, 0.0518, 0.0559, 0.0605, 0.0682",\
              "0.0508, 0.0544, 0.0586, 0.0632, 0.0709"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLKB" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0245, 0.0207, 0.0175, 0.0129, 0.0100",\
              "0.0373, 0.0335, 0.0303, 0.0257, 0.0168",\
              "0.0547, 0.0509, 0.0477, 0.0431, 0.0342",\
              "0.0865, 0.0827, 0.0795, 0.0749, 0.0660",\
              "0.2010, 0.1972, 0.1940, 0.1894, 0.1805"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.0245, 0.0207, 0.0175, 0.0129, 0.0100",\
              "0.0373, 0.0335, 0.0303, 0.0257, 0.0168",\
              "0.0547, 0.0509, 0.0477, 0.0431, 0.0342",\
              "0.0865, 0.0827, 0.0795, 0.0749, 0.0660",\
              "0.2010, 0.1972, 0.1940, 0.1894, 0.1805"\
               ) ;
            }
        }
    }   
 


    pin ( CLKA )  {
        direction : input ;
        
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.009156 ;
        max_transition : 0.255 ;
        clock : "true" ;
        pin_func_type : active_rising ;

 
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKA" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.1553, 0.1565, 0.1583, 0.1608, 0.3187" ) ;
            }

            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1553, 0.1565, 0.1583, 0.1608, 0.3187" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKA" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3883, 0.3914, 0.3957, 0.4020, 0.6375" ) ;
            }

            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3883, 0.3914, 0.3957, 0.4020, 0.6375" ) ;
            }
        }    

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA)" ;
            rise_power ( "scalar" ) {
                values ( "1.574" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA)" ;
            rise_power ( "scalar" ) {
                values ( "2.274" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA)" ;
            rise_power ( "scalar" ) {
                values ( "0.018" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }




        timing () {
            timing_type : recovery_rising ;
            related_pin : "CLKB" ;
            sdf_cond : "AbeforeB" ;
            when : "(!CEBA & !CEBB)" ;
            rise_constraint ( "asyntran_constraint_template" ) {
                values ( "0.2404, 0.2391, 0.2394, 0.2394, 0.2400" ) ;
            }
        }


    }

    pin ( CLKB )  {
        direction : input ;
        
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.009156 ;
        max_transition : 0.255 ;
        clock : "true" ;
        pin_func_type : active_rising ;
 

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKB" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.1553, 0.1565, 0.1583, 0.1608, 0.3187" ) ;
            }

            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1553, 0.1565, 0.1583, 0.1608, 0.3187" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKB" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3883, 0.3914, 0.3957, 0.4020, 0.6375" ) ;
            }

            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3883, 0.3914, 0.3957, 0.4020, 0.6375" ) ;
            }
        }    
        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "1.574" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "2.274" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.018" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }




        timing () {
            timing_type : recovery_rising ;
            related_pin : "CLKA" ;
            sdf_cond : "BbeforeA" ;
            when : "(!CEBA & !CEBB)" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.2404, 0.2391, 0.2394, 0.2394, 0.2400" ) ;
            }
        }
    }


    bus ( QA ) {
        bus_type : QA_7_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[7:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.0141, 0.0141, 0.0141, 0.0141, 0.0141" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.0103, 0.0103, 0.0103, 0.0103, 0.0103" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLKA" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.3160, 0.3298, 0.3450, 0.4074, 0.5639",\
              "0.3197, 0.3336, 0.3488, 0.4111, 0.5677",\
              "0.3243, 0.3382, 0.3534, 0.4157, 0.5723",\
              "0.3314, 0.3452, 0.3604, 0.4228, 0.5793",\
              "0.3479, 0.3617, 0.3769, 0.4393, 0.5958"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.3160, 0.3298, 0.3450, 0.4074, 0.5639",\
              "0.3197, 0.3336, 0.3488, 0.4111, 0.5677",\
              "0.3243, 0.3382, 0.3534, 0.4157, 0.5723",\
              "0.3314, 0.3452, 0.3604, 0.4228, 0.5793",\
              "0.3479, 0.3617, 0.3769, 0.4393, 0.5958"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.2474, 0.2512, 0.2539, 0.2579, 0.2612",\
              "0.2503, 0.2541, 0.2568, 0.2608, 0.2641",\
              "0.2539, 0.2577, 0.2604, 0.2644, 0.2677",\
              "0.2588, 0.2626, 0.2653, 0.2693, 0.2726",\
              "0.2730, 0.2768, 0.2796, 0.2836, 0.2868"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.2474, 0.2512, 0.2539, 0.2579, 0.2612",\
              "0.2503, 0.2541, 0.2568, 0.2608, 0.2641",\
              "0.2539, 0.2577, 0.2604, 0.2644, 0.2677",\
              "0.2588, 0.2626, 0.2653, 0.2693, 0.2726",\
              "0.2730, 0.2768, 0.2796, 0.2836, 0.2868"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

        }       




    }

    bus ( QB ) {
        bus_type : QB_7_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[7:0] ) {
        
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.0141, 0.0141, 0.0141, 0.0141, 0.0141" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.0103, 0.0103, 0.0103, 0.0103, 0.0103" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLKB" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.3160, 0.3298, 0.3450, 0.4074, 0.5639",\
              "0.3197, 0.3336, 0.3488, 0.4111, 0.5677",\
              "0.3243, 0.3382, 0.3534, 0.4157, 0.5723",\
              "0.3314, 0.3452, 0.3604, 0.4228, 0.5793",\
              "0.3479, 0.3617, 0.3769, 0.4393, 0.5958"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.3160, 0.3298, 0.3450, 0.4074, 0.5639",\
              "0.3197, 0.3336, 0.3488, 0.4111, 0.5677",\
              "0.3243, 0.3382, 0.3534, 0.4157, 0.5723",\
              "0.3314, 0.3452, 0.3604, 0.4228, 0.5793",\
              "0.3479, 0.3617, 0.3769, 0.4393, 0.5958"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.2474, 0.2512, 0.2539, 0.2579, 0.2612",\
              "0.2503, 0.2541, 0.2568, 0.2608, 0.2641",\
              "0.2539, 0.2577, 0.2604, 0.2644, 0.2677",\
              "0.2588, 0.2626, 0.2653, 0.2693, 0.2726",\
              "0.2730, 0.2768, 0.2796, 0.2836, 0.2868"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.2474, 0.2512, 0.2539, 0.2579, 0.2612",\
              "0.2503, 0.2541, 0.2568, 0.2608, 0.2641",\
              "0.2539, 0.2577, 0.2604, 0.2644, 0.2677",\
              "0.2588, 0.2626, 0.2653, 0.2693, 0.2726",\
              "0.2730, 0.2768, 0.2796, 0.2836, 0.2868"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.0046, 0.0139, 0.0284, 0.0841, 0.2295" ) ;
            }

        }       




    }





  leakage_power () {
    related_pg_pin : VDD;
    value : 13.102;
  } 

}
}


/* cdb20100817.0000 */
