set_min_delay 10 -rise -from clk2 -rise_through adder1 -fall_through [get_ports {clk0}] -to [get_ports clk*] -rise_to [get_ports clk1] -fall_to [get_ports clk*] -ignore_clock_latency -probe -reset_path
