strict digraph "" {
	node [label="\N"];
	"380:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb433cd950>",
		fillcolor=springgreen,
		label="380:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"380:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb433cda10>",
		fillcolor=turquoise,
		label="380:BL
codecReady <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb433cda50>]",
		style=filled,
		typ=Block];
	"380:IF" -> "380:BL"	 [cond="['slot0i']",
		label="(slot0i[15] == 1'b1)",
		lineno=380];
	"372:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb43384950>",
		fillcolor=turquoise,
		label="372:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"373:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb433847d0>",
		fillcolor=springgreen,
		label="373:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"372:BL" -> "373:IF"	 [cond="[]",
		lineno=None];
	"376:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb43384110>",
		fillcolor=springgreen,
		label="376:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"376:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb433cdf10>",
		fillcolor=turquoise,
		label="376:BL
reg26 <= slot2i[19:4];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb433cdd10>]",
		style=filled,
		typ=Block];
	"376:IF" -> "376:BL"	 [cond="['slot1i']",
		label="(slot1i[18:12] == 7'h26)",
		lineno=376];
	"Leaf_367:AL"	 [def_var="['codecReady', 'reg26']",
		label="Leaf_367:AL"];
	"380:BL" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"374:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb433842d0>",
		fillcolor=turquoise,
		label="374:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"374:BL" -> "380:IF"	 [cond="[]",
		lineno=None];
	"375:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb43384310>",
		fillcolor=springgreen,
		label="375:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"374:BL" -> "375:IF"	 [cond="[]",
		lineno=None];
	"368:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb43384790>",
		fillcolor=turquoise,
		label="368:BL
reg26 <= 16'h0000;
codecReady <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb43384510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcb43384650>]",
		style=filled,
		typ=Block];
	"368:BL" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"386:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb433cdf50>",
		fillcolor=firebrick,
		label="386:NS
codecReady <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb433cdf50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"373:IF" -> "386:NS"	 [cond="['RESET']",
		label="!(RESET)",
		lineno=373];
	"373:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb43384810>",
		fillcolor=turquoise,
		label="373:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"373:IF" -> "373:BL"	 [cond="['RESET']",
		label=RESET,
		lineno=373];
	"375:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb43384350>",
		fillcolor=turquoise,
		label="375:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"375:BL" -> "376:IF"	 [cond="[]",
		lineno=None];
	"376:BL" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"375:IF" -> "375:BL"	 [cond="['slot0i']",
		label="(slot0i[15:13] == 3'b111)",
		lineno=375];
	"386:NS" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"368:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb43384910>",
		fillcolor=springgreen,
		label="368:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"368:IF" -> "372:BL"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=368];
	"368:IF" -> "368:BL"	 [cond="['rst_i']",
		label=rst_i,
		lineno=368];
	"374:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb43384850>",
		fillcolor=springgreen,
		label="374:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"373:BL" -> "374:IF"	 [cond="[]",
		lineno=None];
	"374:IF" -> "374:BL"	 [cond="['pe_sync']",
		label=pe_sync,
		lineno=374];
	"367:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcb433849d0>",
		clk_sens=True,
		fillcolor=gold,
		label="367:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'rst_i', 'pe_sync', 'slot2i', 'slot1i', 'slot0i']"];
	"367:AL" -> "368:IF"	 [cond="[]",
		lineno=None];
}
