// Seed: 4091554782
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15
    , id_34,
    output supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    output supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input supply0 id_22,
    input wire id_23,
    input tri0 id_24,
    output tri1 id_25,
    output tri0 id_26,
    input wor id_27,
    input supply0 id_28,
    input wire id_29,
    input wor id_30,
    input supply0 id_31,
    input supply1 id_32
);
  wire id_35;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output tri   id_2
);
  wire id_4;
  module_0(
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_5;
endmodule
