#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ead4d96810 .scope module, "tb_cpu" "tb_cpu" 2 4;
 .timescale -9 -9;
P_000001ead4a8a630 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001ead4a8a668 .param/l "WIDTH_DATA" 0 2 6, +C4<00000000000000000000000000010000>;
v000001ead4ddb9d0_0 .var "clk", 0 0;
v000001ead4ddcf10_0 .var "instruction", 15 0;
v000001ead4ddb250_0 .var "reset", 0 0;
S_000001ead4d969a0 .scope module, "u_cpu" "cpu" 2 14, 3 4 0, S_000001ead4d96810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 5 "address_memory_inst";
    .port_info 4 /OUTPUT 1 "read_inst_enable";
    .port_info 5 /OUTPUT 16 "memory_data_out";
    .port_info 6 /INPUT 16 "memory_data_in";
    .port_info 7 /OUTPUT 1 "read_data_enable";
    .port_info 8 /OUTPUT 1 "write_data_enable";
    .port_info 9 /OUTPUT 10 "address_memory_data";
    .port_info 10 /INPUT 16 "result_alu";
    .port_info 11 /OUTPUT 16 "operand_a";
    .port_info 12 /OUTPUT 16 "operand_b";
    .port_info 13 /OUTPUT 4 "op_ALU";
    .port_info 14 /INPUT 1 "stack_full_operations";
    .port_info 15 /INPUT 1 "stack_empty_operations";
    .port_info 16 /OUTPUT 1 "stack_push_operations";
    .port_info 17 /OUTPUT 1 "stack_pop_operations";
    .port_info 18 /INPUT 16 "stack_data_out_operations";
    .port_info 19 /OUTPUT 16 "stack_data_in_operations";
    .port_info 20 /INPUT 1 "stack_full_subroutines";
    .port_info 21 /INPUT 1 "stack_empty_subroutines";
    .port_info 22 /OUTPUT 1 "stack_push_subroutines";
    .port_info 23 /OUTPUT 1 "stack_pop_subroutines";
    .port_info 24 /INPUT 16 "stack_data_out_subroutines";
    .port_info 25 /OUTPUT 16 "stack_data_in_subroutines";
P_000001ead4d974f0 .param/l "ADD" 1 3 50, +C4<00000000000000000000000000000100>;
P_000001ead4d97528 .param/l "AND" 1 3 54, +C4<00000000000000000000000000001000>;
P_000001ead4d97560 .param/l "AWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_000001ead4d97598 .param/l "CALL" 1 3 66, +C4<00000000000000000000000000010100>;
P_000001ead4d975d0 .param/l "CMP" 1 3 58, +C4<00000000000000000000000000001100>;
P_000001ead4d97608 .param/l "CMP_IF_EQ" 1 3 83, +C4<00000000000000000000000000001111>;
P_000001ead4d97640 .param/l "CMP_IF_GE" 1 3 89, +C4<00000000000000000000000000010101>;
P_000001ead4d97678 .param/l "CMP_IF_GT" 1 3 85, +C4<00000000000000000000000000010001>;
P_000001ead4d976b0 .param/l "CMP_IF_LE" 1 3 91, +C4<00000000000000000000000000010111>;
P_000001ead4d976e8 .param/l "CMP_IF_LT" 1 3 87, +C4<00000000000000000000000000010011>;
P_000001ead4d97720 .param/l "DECODE" 1 3 73, +C4<00000000000000000000000000000011>;
P_000001ead4d97758 .param/l "DIV" 1 3 53, +C4<00000000000000000000000000000111>;
P_000001ead4d97790 .param/l "ENABLE_WRITE_DATA" 1 3 80, +C4<00000000000000000000000000001011>;
P_000001ead4d977c8 .param/l "GET_DATA" 1 3 78, +C4<00000000000000000000000000001000>;
P_000001ead4d97800 .param/l "GET_INST" 1 3 71, +C4<00000000000000000000000000000001>;
P_000001ead4d97838 .param/l "GET_TEMP1" 1 3 95, +C4<00000000000000000000000000011011>;
P_000001ead4d97870 .param/l "GET_TEMP2" 1 3 96, +C4<00000000000000000000000000011100>;
P_000001ead4d978a8 .param/l "GOTO" 1 3 60, +C4<00000000000000000000000000001110>;
P_000001ead4d978e0 .param/l "IF_EQ" 1 3 61, +C4<00000000000000000000000000001111>;
P_000001ead4d97918 .param/l "IF_GE" 1 3 64, +C4<00000000000000000000000000010010>;
P_000001ead4d97950 .param/l "IF_GT" 1 3 62, +C4<00000000000000000000000000010000>;
P_000001ead4d97988 .param/l "IF_LE" 1 3 65, +C4<00000000000000000000000000010011>;
P_000001ead4d979c0 .param/l "IF_LT" 1 3 63, +C4<00000000000000000000000000010001>;
P_000001ead4d979f8 .param/l "LOAD_INST" 1 3 70, +C4<00000000000000000000000000000000>;
P_000001ead4d97a30 .param/l "MUL" 1 3 52, +C4<00000000000000000000000000000110>;
P_000001ead4d97a68 .param/l "NAND" 1 3 55, +C4<00000000000000000000000000001001>;
P_000001ead4d97aa0 .param/l "NOT" 1 3 59, +C4<00000000000000000000000000001101>;
P_000001ead4d97ad8 .param/l "OP_ALU" 1 3 76, +C4<00000000000000000000000000000110>;
P_000001ead4d97b10 .param/l "OR" 1 3 56, +C4<00000000000000000000000000001010>;
P_000001ead4d97b48 .param/l "PCOUNTER_INC" 1 3 72, +C4<00000000000000000000000000000010>;
P_000001ead4d97b80 .param/l "POP" 1 3 49, +C4<00000000000000000000000000000011>;
P_000001ead4d97bb8 .param/l "POP_IF_EQ" 1 3 82, +C4<00000000000000000000000000001110>;
P_000001ead4d97bf0 .param/l "POP_IF_GE" 1 3 88, +C4<00000000000000000000000000010100>;
P_000001ead4d97c28 .param/l "POP_IF_GT" 1 3 84, +C4<00000000000000000000000000010000>;
P_000001ead4d97c60 .param/l "POP_IF_LE" 1 3 90, +C4<00000000000000000000000000010110>;
P_000001ead4d97c98 .param/l "POP_IF_LT" 1 3 86, +C4<00000000000000000000000000010010>;
P_000001ead4d97cd0 .param/l "POP_SUBROUTINE" 1 3 93, +C4<00000000000000000000000000011001>;
P_000001ead4d97d08 .param/l "POP_TEMP1" 1 3 74, +C4<00000000000000000000000000000100>;
P_000001ead4d97d40 .param/l "POP_TEMP2" 1 3 75, +C4<00000000000000000000000000000101>;
P_000001ead4d97d78 .param/l "PUSH" 1 3 46, +C4<00000000000000000000000000000000>;
P_000001ead4d97db0 .param/l "PUSH_I" 1 3 47, +C4<00000000000000000000000000000001>;
P_000001ead4d97de8 .param/l "PUSH_M" 1 3 79, +C4<00000000000000000000000000001001>;
P_000001ead4d97e20 .param/l "PUSH_OP_RESULT" 1 3 77, +C4<00000000000000000000000000000111>;
P_000001ead4d97e58 .param/l "PUSH_SUBROUTINE" 1 3 92, +C4<00000000000000000000000000011000>;
P_000001ead4d97e90 .param/l "PUSH_T" 1 3 48, +C4<00000000000000000000000000000010>;
P_000001ead4d97ec8 .param/l "RET" 1 3 67, +C4<00000000000000000000000000010101>;
P_000001ead4d97f00 .param/l "SUB" 1 3 51, +C4<00000000000000000000000000000101>;
P_000001ead4d97f38 .param/l "UPDATE_PCOUNTER" 1 3 94, +C4<00000000000000000000000000011010>;
P_000001ead4d97f70 .param/l "WIDTH_DATA" 0 3 5, +C4<00000000000000000000000000010000>;
P_000001ead4d97fa8 .param/l "WRITE_DATA" 1 3 81, +C4<00000000000000000000000000001101>;
P_000001ead4d97fe0 .param/l "XOR" 1 3 57, +C4<00000000000000000000000000001011>;
v000001ead4df2560_0 .var "TOS", 15 0;
v000001ead4df2e20_0 .var "Temp1", 15 0;
v000001ead4df2b00_0 .var "Temp2", 15 0;
v000001ead4df2420_0 .var "address_memory_data", 9 0;
v000001ead4df2d80_0 .var "address_memory_inst", 4 0;
v000001ead4df2ec0_0 .net "clk", 0 0, v000001ead4ddb9d0_0;  1 drivers
v000001ead4df2f60_0 .net "instruction", 15 0, v000001ead4ddcf10_0;  1 drivers
o000001ead4d99938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001ead4ddb610_0 .net "memory_data_in", 15 0, o000001ead4d99938;  0 drivers
v000001ead4ddbd90_0 .var "memory_data_out", 15 0;
v000001ead4ddc970_0 .var "next_state", 5 0;
v000001ead4ddbcf0_0 .var "op_ALU", 3 0;
v000001ead4ddbc50_0 .var "operand", 10 0;
v000001ead4ddba70_0 .var "operand_a", 15 0;
v000001ead4ddb890_0 .var "operand_b", 15 0;
v000001ead4ddc5b0_0 .var "operation", 4 0;
v000001ead4ddb6b0_0 .var "pcounter", 4 0;
v000001ead4ddca10_0 .var "read_data_enable", 0 0;
v000001ead4ddc010_0 .var "read_inst_enable", 0 0;
v000001ead4ddc150_0 .net "reset", 0 0, v000001ead4ddb250_0;  1 drivers
v000001ead4ddb750_0 .net "result_alu", 15 0, v000001ead4cf2e10_0;  1 drivers
v000001ead4ddbb10_0 .net "smp_empty_operations", 0 0, v000001ead4d381b0_0;  1 drivers
v000001ead4ddb1b0_0 .var "stack_data_in_operations", 15 0;
v000001ead4ddc330_0 .var "stack_data_in_subroutines", 15 0;
v000001ead4ddb930_0 .net "stack_data_out_operations", 15 0, v000001ead4d88d40_0;  1 drivers
v000001ead4ddc0b0_0 .net "stack_data_out_subroutines", 15 0, v000001ead4df2ba0_0;  1 drivers
o000001ead4d99ae8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ead4ddc1f0_0 .net "stack_empty_operations", 0 0, o000001ead4d99ae8;  0 drivers
v000001ead4ddb7f0_0 .net "stack_empty_subroutines", 0 0, v000001ead4df2240_0;  1 drivers
v000001ead4ddb2f0_0 .net "stack_full_operations", 0 0, v000001ead4df2740_0;  1 drivers
v000001ead4ddbbb0_0 .net "stack_full_subroutines", 0 0, v000001ead4df2600_0;  1 drivers
v000001ead4ddb390_0 .var "stack_pop_operations", 0 0;
v000001ead4ddb4d0_0 .var "stack_pop_subroutines", 0 0;
v000001ead4ddc510_0 .var "stack_push_operations", 0 0;
v000001ead4ddc650_0 .var "stack_push_subroutines", 0 0;
v000001ead4ddc3d0_0 .var "state", 5 0;
v000001ead4ddc6f0_0 .var "write_data_enable", 0 0;
E_000001ead4d8f320/0 .event anyedge, v000001ead4ddc3d0_0, v000001ead4ddb6b0_0, v000001ead4ddc5b0_0, v000001ead4ddbc50_0;
E_000001ead4d8f320/1 .event anyedge, v000001ead4df2e20_0, v000001ead4d88d40_0, v000001ead4df2b00_0, v000001ead4cf2e10_0;
E_000001ead4d8f320/2 .event anyedge, v000001ead4ddb610_0, v000001ead4df2560_0, v000001ead4df2ba0_0, v000001ead4df2600_0;
E_000001ead4d8f320 .event/or E_000001ead4d8f320/0, E_000001ead4d8f320/1, E_000001ead4d8f320/2;
E_000001ead4d8f0e0 .event anyedge, v000001ead4df2f60_0;
L_000001ead4ddc830 .part v000001ead4ddcf10_0, 11, 5;
S_000001ead4d962e0 .scope module, "alu_cpu" "alu" 3 102, 4 1 0, S_000001ead4d969a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "operand_a";
    .port_info 1 /INPUT 16 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 16 "result";
P_000001ead4d6e8b0 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000100>;
P_000001ead4d6e8e8 .param/l "AND" 1 4 16, +C4<00000000000000000000000000001000>;
P_000001ead4d6e920 .param/l "CMP" 1 4 20, +C4<00000000000000000000000000001100>;
P_000001ead4d6e958 .param/l "DIV" 1 4 15, +C4<00000000000000000000000000000111>;
P_000001ead4d6e990 .param/l "MUL" 1 4 14, +C4<00000000000000000000000000000110>;
P_000001ead4d6e9c8 .param/l "NAND" 1 4 17, +C4<00000000000000000000000000001001>;
P_000001ead4d6ea00 .param/l "NOT" 1 4 21, +C4<00000000000000000000000000001101>;
P_000001ead4d6ea38 .param/l "OR" 1 4 18, +C4<00000000000000000000000000001010>;
P_000001ead4d6ea70 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000101>;
P_000001ead4d6eaa8 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000010000>;
P_000001ead4d6eae0 .param/l "XOR" 1 4 19, +C4<00000000000000000000000000001011>;
v000001ead4d766d0_0 .net "op_code", 4 0, L_000001ead4ddc830;  1 drivers
v000001ead4d78a40_0 .net "operand_a", 15 0, v000001ead4ddba70_0;  1 drivers
v000001ead4d760f0_0 .net "operand_b", 15 0, v000001ead4ddb890_0;  1 drivers
v000001ead4cf2e10_0 .var "result", 15 0;
E_000001ead4d8eba0 .event anyedge, v000001ead4d766d0_0, v000001ead4d78a40_0, v000001ead4d760f0_0;
S_000001ead4d6eb20 .scope module, "stack_operations" "stack" 3 110, 5 1 0, S_000001ead4d969a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001ead4a8aab0 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000001ead4a8aae8 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v000001ead4d80100_0 .net "clk", 0 0, v000001ead4ddb9d0_0;  alias, 1 drivers
v000001ead4d88ca0_0 .net "data_in", 15 0, v000001ead4ddb1b0_0;  1 drivers
v000001ead4d88d40_0 .var "data_out", 15 0;
v000001ead4d381b0_0 .var "empty", 0 0;
v000001ead4df2740_0 .var "full", 0 0;
v000001ead4df26a0_0 .net "pop", 0 0, v000001ead4ddb390_0;  1 drivers
v000001ead4df2060_0 .net "push", 0 0, v000001ead4ddc510_0;  1 drivers
v000001ead4df2ce0_0 .net "reset", 0 0, v000001ead4ddb250_0;  alias, 1 drivers
v000001ead4df2100 .array "stack", 0 31, 15 0;
v000001ead4df29c0_0 .var "topPositionStack", 31 0;
v000001ead4df2920_0 .var "topPositionStack_next", 31 0;
E_000001ead4d8ebe0 .event posedge, v000001ead4d80100_0;
E_000001ead4d8eda0/0 .event anyedge, v000001ead4df2060_0, v000001ead4df2740_0, v000001ead4df29c0_0, v000001ead4df26a0_0;
E_000001ead4d8eda0/1 .event anyedge, v000001ead4d381b0_0;
E_000001ead4d8eda0 .event/or E_000001ead4d8eda0/0, E_000001ead4d8eda0/1;
E_000001ead4d8ede0 .event anyedge, v000001ead4df29c0_0;
S_000001ead4d38250 .scope module, "stack_subroutines" "stack" 3 122, 5 1 0, S_000001ead4d969a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001ead4a89a30 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_000001ead4a89a68 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v000001ead4df21a0_0 .net "clk", 0 0, v000001ead4ddb9d0_0;  alias, 1 drivers
v000001ead4df2880_0 .net "data_in", 15 0, v000001ead4ddc330_0;  1 drivers
v000001ead4df2ba0_0 .var "data_out", 15 0;
v000001ead4df2240_0 .var "empty", 0 0;
v000001ead4df2600_0 .var "full", 0 0;
v000001ead4df2380_0 .net "pop", 0 0, v000001ead4ddb4d0_0;  1 drivers
v000001ead4df27e0_0 .net "push", 0 0, v000001ead4ddc650_0;  1 drivers
v000001ead4df24c0_0 .net "reset", 0 0, v000001ead4ddb250_0;  alias, 1 drivers
v000001ead4df22e0 .array "stack", 0 31, 15 0;
v000001ead4df2a60_0 .var "topPositionStack", 31 0;
v000001ead4df2c40_0 .var "topPositionStack_next", 31 0;
E_000001ead4d8f3e0/0 .event anyedge, v000001ead4df27e0_0, v000001ead4df2600_0, v000001ead4df2a60_0, v000001ead4df2380_0;
E_000001ead4d8f3e0/1 .event anyedge, v000001ead4df2240_0;
E_000001ead4d8f3e0 .event/or E_000001ead4d8f3e0/0, E_000001ead4d8f3e0/1;
E_000001ead4d8f360 .event anyedge, v000001ead4df2a60_0;
    .scope S_000001ead4d962e0;
T_0 ;
    %wait E_000001ead4d8eba0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %load/vec4 v000001ead4d766d0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %add;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %sub;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %mul;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001ead4d760f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %div;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %and;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %and;
    %inv;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %or;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001ead4d78a40_0;
    %inv;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001ead4d78a40_0;
    %load/vec4 v000001ead4d760f0_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001ead4d760f0_0;
    %load/vec4 v000001ead4d78a40_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001ead4cf2e10_0, 0, 16;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ead4d6eb20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ead4df29c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ead4df2920_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001ead4d6eb20;
T_2 ;
    %wait E_000001ead4d8ede0;
    %load/vec4 v000001ead4df29c0_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ead4df2740_0, 0, 1;
    %load/vec4 v000001ead4df29c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ead4d381b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ead4d6eb20;
T_3 ;
    %wait E_000001ead4d8ebe0;
    %load/vec4 v000001ead4df2ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ead4df29c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4df2740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ead4d381b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4d88d40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ead4df2060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001ead4df2740_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 5 30 "$display", "Pushing %d", v000001ead4d88ca0_0 {0 0 0};
    %load/vec4 v000001ead4d88ca0_0;
    %ix/getv 3, v000001ead4df29c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead4df2100, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ead4df26a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001ead4d381b0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001ead4df29c0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ead4df2100, 4;
    %vpi_call 5 34 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001ead4df29c0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ead4df2100, 4;
    %assign/vec4 v000001ead4d88d40_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ead4d6eb20;
T_4 ;
    %wait E_000001ead4d8eda0;
    %load/vec4 v000001ead4df2060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ead4df2740_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ead4df29c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ead4df2920_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ead4df26a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v000001ead4d381b0_0;
    %nor/r;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v000001ead4df29c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ead4df2920_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001ead4df29c0_0;
    %store/vec4 v000001ead4df2920_0, 0, 32;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ead4d6eb20;
T_5 ;
    %wait E_000001ead4d8ebe0;
    %load/vec4 v000001ead4df2ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ead4df2920_0;
    %assign/vec4 v000001ead4df29c0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ead4d38250;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ead4df2a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ead4df2c40_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_000001ead4d38250;
T_7 ;
    %wait E_000001ead4d8f360;
    %load/vec4 v000001ead4df2a60_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ead4df2600_0, 0, 1;
    %load/vec4 v000001ead4df2a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001ead4df2240_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ead4d38250;
T_8 ;
    %wait E_000001ead4d8ebe0;
    %load/vec4 v000001ead4df24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ead4df2a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4df2600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ead4df2240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4df2ba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ead4df27e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001ead4df2600_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 5 30 "$display", "Pushing %d", v000001ead4df2880_0 {0 0 0};
    %load/vec4 v000001ead4df2880_0;
    %ix/getv 3, v000001ead4df2a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ead4df22e0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001ead4df2380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v000001ead4df2240_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v000001ead4df2a60_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ead4df22e0, 4;
    %vpi_call 5 34 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v000001ead4df2a60_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ead4df22e0, 4;
    %assign/vec4 v000001ead4df2ba0_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ead4d38250;
T_9 ;
    %wait E_000001ead4d8f3e0;
    %load/vec4 v000001ead4df27e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000001ead4df2600_0;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ead4df2a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ead4df2c40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ead4df2380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.5, 9;
    %load/vec4 v000001ead4df2240_0;
    %nor/r;
    %and;
T_9.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v000001ead4df2a60_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ead4df2c40_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001ead4df2a60_0;
    %store/vec4 v000001ead4df2c40_0, 0, 32;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ead4d38250;
T_10 ;
    %wait E_000001ead4d8ebe0;
    %load/vec4 v000001ead4df24c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001ead4df2c40_0;
    %assign/vec4 v000001ead4df2a60_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ead4d969a0;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2b00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2560_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ead4ddc5b0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001ead4ddbc50_0, 0, 11;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc3d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %end;
    .thread T_11;
    .scope S_000001ead4d969a0;
T_12 ;
    %wait E_000001ead4d8f0e0;
    %load/vec4 v000001ead4df2f60_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001ead4ddc5b0_0, 0, 5;
    %load/vec4 v000001ead4df2f60_0;
    %parti/s 12, 0, 2;
    %pad/u 11;
    %store/vec4 v000001ead4ddbc50_0, 0, 11;
    %vpi_call 3 146 "$display", "instruction: %b", v000001ead4df2f60_0 {0 0 0};
    %vpi_call 3 147 "$display", "operation: %b", v000001ead4ddc5b0_0 {0 0 0};
    %vpi_call 3 148 "$display", "operand: %b\012", v000001ead4ddbc50_0 {0 0 0};
    %load/vec4 v000001ead4df2f60_0;
    %parti/s 11, 0, 2;
    %store/vec4 v000001ead4ddbc50_0, 0, 11;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ead4d969a0;
T_13 ;
    %wait E_000001ead4d8ebe0;
    %load/vec4 v000001ead4ddc150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ead4ddc3d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ead4ddb6b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2b00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ead4df2560_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ead4ddc970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4ddc510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4ddb390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4ddb1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4ddc650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ead4ddb4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4ddc330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4ddba70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ead4ddb890_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001ead4ddc970_0;
    %assign/vec4 v000001ead4ddc3d0_0, 0;
    %load/vec4 v000001ead4ddc970_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v000001ead4ddb6b0_0;
    %assign/vec4 v000001ead4ddb6b0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001ead4ddb6b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ead4ddb6b0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ead4d969a0;
T_14 ;
    %wait E_000001ead4d8f320;
    %load/vec4 v000001ead4ddc3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %jmp T_14.27;
T_14.0 ;
    %vpi_call 3 187 "$display", "State - LOAD_INST" {0 0 0};
    %vpi_call 3 188 "$display", "pcounter: %d", v000001ead4ddb6b0_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb6b0_0;
    %store/vec4 v000001ead4df2d80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc010_0, 0, 1;
    %jmp T_14.27;
T_14.1 ;
    %vpi_call 3 194 "$display", "State - GET_INST" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc010_0, 0, 1;
    %jmp T_14.27;
T_14.2 ;
    %vpi_call 3 200 "$display", "State - PCOUNTER_INC" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.27;
T_14.3 ;
    %vpi_call 3 208 "$display", "State - DECODE" {0 0 0};
    %load/vec4 v000001ead4ddc5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_14.36, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_14.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_14.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_14.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_14.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_14.42, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_14.43, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_14.44, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.45, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.46, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.47, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_14.48, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_14.49, 6;
    %vpi_call 3 279 "$display", "OP - default" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.28 ;
    %vpi_call 3 211 "$display", "OP - PUSH" {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddca10_0, 0, 1;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 10;
    %store/vec4 v000001ead4df2420_0, 0, 10;
    %jmp T_14.51;
T_14.29 ;
    %vpi_call 3 217 "$display", "OP - PUSH_I" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 16;
    %store/vec4 v000001ead4ddb1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.51;
T_14.30 ;
    %vpi_call 3 223 "$display", "OP - PUSH_T" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4df2e20_0;
    %store/vec4 v000001ead4ddb1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.51;
T_14.31 ;
    %vpi_call 3 229 "$display", "OP - POP" {0 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.32 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.33 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.34 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.35 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.36 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.37 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.38 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.39 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.40 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.41 ;
    %vpi_call 3 234 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %jmp T_14.51;
T_14.42 ;
    %vpi_call 3 238 "$display", "OP - GOTO" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %assign/vec4 v000001ead4ddb6b0_0, 0;
    %jmp T_14.51;
T_14.43 ;
    %vpi_call 3 243 "$display", "OP - IF_EQ" {0 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.44 ;
    %vpi_call 3 248 "$display", "OP - IF_GT" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.45 ;
    %vpi_call 3 253 "$display", "OP - IF_LT" {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.46 ;
    %vpi_call 3 258 "$display", "OP - IF_GE" {0 0 0};
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.47 ;
    %vpi_call 3 263 "$display", "OP - IF_LE" {0 0 0};
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.51;
T_14.48 ;
    %vpi_call 3 268 "$display", "OP - CALL" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb6b0_0;
    %pad/u 16;
    %store/vec4 v000001ead4ddc330_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc650_0, 0, 1;
    %jmp T_14.51;
T_14.49 ;
    %vpi_call 3 274 "$display", "OP - RET" {0 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb4d0_0, 0, 1;
    %jmp T_14.51;
T_14.51 ;
    %pop/vec4 1;
    %jmp T_14.27;
T_14.4 ;
    %vpi_call 3 285 "$display", "State - POP_TEMP1" {0 0 0};
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %vpi_call 3 288 "$display", "stack_data_out_operations: %d", v000001ead4ddb930_0 {0 0 0};
    %jmp T_14.27;
T_14.5 ;
    %vpi_call 3 291 "$display", "State - GET_TEMP1" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %vpi_call 3 295 "$display", "stack_data_out_operations: %d", v000001ead4ddb930_0 {0 0 0};
    %jmp T_14.27;
T_14.6 ;
    %vpi_call 3 298 "$display", "State - POP_TEMP2" {0 0 0};
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %vpi_call 3 301 "$display", "stack_data_out_operations: %d", v000001ead4ddb930_0 {0 0 0};
    %jmp T_14.27;
T_14.7 ;
    %vpi_call 3 304 "$display", "State - GET_TEMP2" {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2b00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %vpi_call 3 308 "$display", "stack_data_out_operations: %d", v000001ead4ddb930_0 {0 0 0};
    %jmp T_14.27;
T_14.8 ;
    %vpi_call 3 311 "$display", "State - OP_ALU" {0 0 0};
    %vpi_call 3 312 "$display", "Temp1: %d", v000001ead4df2e20_0 {0 0 0};
    %vpi_call 3 313 "$display", "Temp2: %d", v000001ead4df2b00_0 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4df2e20_0;
    %store/vec4 v000001ead4ddba70_0, 0, 16;
    %load/vec4 v000001ead4df2b00_0;
    %store/vec4 v000001ead4ddb890_0, 0, 16;
    %load/vec4 v000001ead4ddc5b0_0;
    %pad/u 4;
    %store/vec4 v000001ead4ddbcf0_0, 0, 4;
    %jmp T_14.27;
T_14.9 ;
    %vpi_call 3 320 "$display", "State - PUSH_OP_RESULT" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb750_0;
    %store/vec4 v000001ead4ddb1b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.27;
T_14.10 ;
    %vpi_call 3 326 "$display", "State - GET_DATA" {0 0 0};
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.27;
T_14.11 ;
    %vpi_call 3 332 "$display", "State - PUSH_M" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb610_0;
    %store/vec4 v000001ead4ddb1b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc510_0, 0, 1;
    %jmp T_14.27;
T_14.12 ;
    %vpi_call 3 338 "$display", "State - ENABLE_WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2560_0, 0, 16;
    %vpi_call 3 341 "$display", "TOS: %d", v000001ead4df2560_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddc6f0_0, 0, 1;
    %jmp T_14.27;
T_14.13 ;
    %vpi_call 3 345 "$display", "State - WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4df2560_0;
    %store/vec4 v000001ead4ddbd90_0, 0, 16;
    %jmp T_14.27;
T_14.14 ;
    %vpi_call 3 350 "$display", "State - POP_IF_EQ" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.27;
T_14.15 ;
    %vpi_call 3 356 "$display", "State - CMP_IF_EQ" {0 0 0};
    %load/vec4 v000001ead4df2e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.52, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.53;
T_14.52 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
T_14.53 ;
    %jmp T_14.27;
T_14.16 ;
    %vpi_call 3 367 "$display", "State - POP_IF_GT" {0 0 0};
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.27;
T_14.17 ;
    %vpi_call 3 373 "$display", "State - CMP_IF_GT" {0 0 0};
    %load/vec4 v000001ead4df2e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.54, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.55;
T_14.54 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
T_14.55 ;
    %jmp T_14.27;
T_14.18 ;
    %vpi_call 3 384 "$display", "State - POP_IF_LT" {0 0 0};
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.27;
T_14.19 ;
    %vpi_call 3 390 "$display", "State - CMP_IF_LT" {0 0 0};
    %load/vec4 v000001ead4df2e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_14.56, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.57;
T_14.56 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
T_14.57 ;
    %jmp T_14.27;
T_14.20 ;
    %vpi_call 3 400 "$display", "State - POP_IF_GE" {0 0 0};
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.27;
T_14.21 ;
    %vpi_call 3 406 "$display", "State - CMP_IF_GE" {0 0 0};
    %load/vec4 v000001ead4df2e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.58, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.59;
T_14.58 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
T_14.59 ;
    %jmp T_14.27;
T_14.22 ;
    %vpi_call 3 416 "$display", "State - POP_IF_LE" {0 0 0};
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddb930_0;
    %store/vec4 v000001ead4df2e20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb390_0, 0, 1;
    %jmp T_14.27;
T_14.23 ;
    %vpi_call 3 422 "$display", "State - CMP_IF_LE" {0 0 0};
    %load/vec4 v000001ead4df2e20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.60, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.61;
T_14.60 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
T_14.61 ;
    %jmp T_14.27;
T_14.24 ;
    %vpi_call 3 432 "$display", "State - PUSH_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddc650_0, 0, 1;
    %jmp T_14.27;
T_14.25 ;
    %vpi_call 3 437 "$display", "State - POP_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddc0b0_0;
    %pad/u 11;
    %store/vec4 v000001ead4ddbc50_0, 0, 11;
    %vpi_call 3 440 "$display", "stack_full_subroutines: %d", v000001ead4ddbbb0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb4d0_0, 0, 1;
    %jmp T_14.27;
T_14.26 ;
    %vpi_call 3 444 "$display", "State - UPDATE_PCOUNTER" {0 0 0};
    %vpi_call 3 445 "$display", "operand: %d", v000001ead4ddbc50_0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ead4ddc970_0, 0, 6;
    %load/vec4 v000001ead4ddbc50_0;
    %pad/u 5;
    %store/vec4 v000001ead4ddb6b0_0, 0, 5;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ead4d96810;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000001ead4ddb9d0_0;
    %inv;
    %store/vec4 v000001ead4ddb9d0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ead4d96810;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ead4ddb250_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ead4ddb250_0, 0, 1;
    %vpi_call 2 31 "$display", "\012-------CPU reseted-------\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2053, 0, 16;
    %store/vec4 v000001ead4ddcf10_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 55 "$display", "\012-------END PUSH_I-------\012" {0 0 0};
    %pushi/vec4 2050, 0, 16;
    %store/vec4 v000001ead4ddcf10_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 59 "$display", "\012-------END PUSH_I-------\012" {0 0 0};
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000001ead4ddcf10_0, 0, 16;
    %delay 80, 0;
    %vpi_call 2 63 "$display", "\012-------END ADD-------\012" {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu/alu.v";
    "./stack/stack.v";
