#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xb1e590 .scope module, "decoder_3_8_tb" "decoder_3_8_tb" 2 13;
 .timescale 0 0;
v0xb4c6c0_0 .var "E_tb", 0 0;
v0xb4c760_0 .var "In_tb", 2 0;
v0xb4c830_0 .net "Out_tb", 7 0, L_0xb4d840;  1 drivers
v0xb4c930_0 .var "clka", 0 0;
v0xb4ca00_0 .net "clka_out", 0 0, v0xb4aa10_0;  1 drivers
v0xb4caf0_0 .var "clkb", 0 0;
v0xb4cbc0_0 .net "clkb_out", 0 0, v0xb4aba0_0;  1 drivers
S_0xb1cf30 .scope module, "clkgen_1" "clkgen" 2 20, 2 1 0, S_0xb1e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "clkb"
    .port_info 2 /OUTPUT 1 "clka_out"
    .port_info 3 /OUTPUT 1 "clkb_out"
v0xb1ebe0_0 .net "clka", 0 0, v0xb4c930_0;  1 drivers
v0xb4aa10_0 .var "clka_out", 0 0;
v0xb4aad0_0 .net "clkb", 0 0, v0xb4caf0_0;  1 drivers
v0xb4aba0_0 .var "clkb_out", 0 0;
E_0xb1e970 .event edge, v0xb4aad0_0;
E_0xb306f0 .event edge, v0xb1ebe0_0;
S_0xb4ad10 .scope module, "decoder_1" "decoder_3_8" 2 19, 3 9 0, S_0xb1e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 3 "In"
    .port_info 2 /OUTPUT 8 "Out"
L_0xb4cc90 .functor NOT 1, L_0xb4cd60, C4<0>, C4<0>, C4<0>;
L_0xb4cea0 .functor AND 1, v0xb4c6c0_0, L_0xb4cfb0, C4<1>, C4<1>;
L_0xb4d0a0 .functor AND 1, v0xb4c6c0_0, L_0xb4cc90, C4<1>, C4<1>;
v0xb4bfb0_0 .net "E", 0 0, v0xb4c6c0_0;  1 drivers
v0xb4c070_0 .net "E1", 0 0, L_0xb4cc90;  1 drivers
v0xb4c130_0 .net "G1", 0 0, L_0xb4cea0;  1 drivers
v0xb4c200_0 .net "G2", 0 0, L_0xb4d0a0;  1 drivers
v0xb4c2d0_0 .net "In", 2 0, v0xb4c760_0;  1 drivers
v0xb4c3c0_0 .net "Out", 7 0, L_0xb4d840;  alias, 1 drivers
v0xb4c480_0 .net *"_s1", 0 0, L_0xb4cd60;  1 drivers
v0xb4c560_0 .net *"_s3", 0 0, L_0xb4cfb0;  1 drivers
L_0xb4cd60 .part v0xb4c760_0, 2, 1;
L_0xb4cfb0 .part v0xb4c760_0, 2, 1;
L_0xb4d390 .part v0xb4c760_0, 0, 2;
L_0xb4d750 .part v0xb4c760_0, 0, 2;
L_0xb4d840 .concat8 [ 4 4 0 0], L_0xb4d5e0, L_0xb4d250;
S_0xb4af50 .scope module, "block1" "decoder_2_4" 3 17, 3 1 0, S_0xb4ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 2 "In"
    .port_info 2 /OUTPUT 4 "Out"
v0xb4b1b0_0 .net "E", 0 0, L_0xb4cea0;  alias, 1 drivers
v0xb4b290_0 .net "In", 1 0, L_0xb4d390;  1 drivers
v0xb4b370_0 .net "Out", 3 0, L_0xb4d250;  1 drivers
L_0x7ff8642a3018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xb4b430_0 .net/2u *"_s0", 3 0, L_0x7ff8642a3018;  1 drivers
v0xb4b510_0 .net *"_s2", 3 0, L_0xb4d1b0;  1 drivers
L_0x7ff8642a3060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xb4b640_0 .net/2u *"_s4", 3 0, L_0x7ff8642a3060;  1 drivers
L_0xb4d1b0 .shift/l 4, L_0x7ff8642a3018, L_0xb4d390;
L_0xb4d250 .functor MUXZ 4, L_0x7ff8642a3060, L_0xb4d1b0, L_0xb4cea0, C4<>;
S_0xb4b7a0 .scope module, "block2" "decoder_2_4" 3 18, 3 1 0, S_0xb4ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E"
    .port_info 1 /INPUT 2 "In"
    .port_info 2 /OUTPUT 4 "Out"
v0xb4b9c0_0 .net "E", 0 0, L_0xb4d0a0;  alias, 1 drivers
v0xb4baa0_0 .net "In", 1 0, L_0xb4d750;  1 drivers
v0xb4bb80_0 .net "Out", 3 0, L_0xb4d5e0;  1 drivers
L_0x7ff8642a30a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xb4bc40_0 .net/2u *"_s0", 3 0, L_0x7ff8642a30a8;  1 drivers
v0xb4bd20_0 .net *"_s2", 3 0, L_0xb4d510;  1 drivers
L_0x7ff8642a30f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xb4be50_0 .net/2u *"_s4", 3 0, L_0x7ff8642a30f0;  1 drivers
L_0xb4d510 .shift/l 4, L_0x7ff8642a30a8, L_0xb4d750;
L_0xb4d5e0 .functor MUXZ 4, L_0x7ff8642a30f0, L_0xb4d510, L_0xb4d0a0, C4<>;
    .scope S_0xb1cf30;
T_0 ;
    %wait E_0xb306f0;
    %load/v 8, v0xb1ebe0_0, 1;
    %set/v v0xb4aa10_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xb1cf30;
T_1 ;
    %wait E_0xb1e970;
    %load/v 8, v0xb4aad0_0, 1;
    %set/v v0xb4aba0_0, 8, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xb1e590;
T_2 ;
    %set/v v0xb4c930_0, 0, 1;
    %set/v v0xb4caf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xb1e590;
T_3 ;
    %delay 10, 0;
    %load/v 8, v0xb4c930_0, 1;
    %inv 8, 1;
    %set/v v0xb4c930_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb1e590;
T_4 ;
    %delay 20, 0;
    %load/v 8, v0xb4caf0_0, 1;
    %inv 8, 1;
    %set/v v0xb4caf0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb1e590;
T_5 ;
    %delay 0, 0;
    %set/v v0xb4c6c0_0, 0, 1;
    %set/v v0xb4c760_0, 0, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %set/v v0xb4c760_0, 0, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0xb4c760_0, 8, 3;
    %delay 10, 0;
    %set/v v0xb4c6c0_0, 1, 1;
    %set/v v0xb4c760_0, 1, 3;
    %delay 10, 0;
    %vpi_call/w 2 40 "$finish" {0 0};
    %end;
    .thread T_5;
    .scope S_0xb1e590;
T_6 ;
    %vpi_call/w 2 43 "$dumpfile", "decoder.vcd" {0 0};
    %vpi_call/w 2 44 "$dumpvars", 1'sb0, S_0xb4ad10 {0 0};
    %vpi_call/w 2 45 "$dumpvars", 1'sb0, S_0xb1cf30 {0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
