// Seed: 716711592
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output wand id_3,
    input id_4,
    input logic id_5
);
  type_23(
      id_4, 1 | id_3[1=="" : 1'b0] & 1, 1
  );
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
