# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_temp.v" \
"../../../../lab2.srcs/sources_1/imports/lab2summer2021phase1files/I2C_SDAmodule_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
