Drill report for Logic_panel_v1_1.kicad_pcb
Created on Sun Jan 24 21:22:01 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'Logic_panel_v1_1.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (104 holes)
    T2  0.50mm  0.020"  (200 holes)
    T3  0.55mm  0.022"  (2 holes)  (with 2 slots)
    T4  0.85mm  0.033"  (2 holes)  (with 2 slots)
    T5  1.00mm  0.039"  (3 holes)
    T6  3.20mm  0.126"  (4 holes)

    Total plated holes count 315


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T7  0.80mm  0.031"  (2 holes)
    T8  1.15mm  0.045"  (3 holes)

    Total unplated holes count 5
