============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jul 29 2025  09:32:24 am
  Module:                 PROCESSOR
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

    Clock                               Clock    Source     No of   
    Name      Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------------
 clk_100MHz   10000.0   0.0   5000.0   domain_1   clock           3 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

             Network   Network   Source   Source     Setup        Setup    
   Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name       Rise      Fall      Rise     Fall       Rise         Fall    
---------------------------------------------------------------------------
clk_100MHz       0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From          To         R->R     R->F     F->R      F->F  
----------------------------------------------------------------
  clk_100MHz   clk_100MHz   10000.0   5000.0   5000.0   10000.0 
