#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd86b6041c0 .scope module, "alu" "alu" 2 4;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
o0x7fd86b532008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7fd86b532038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fd86b615db0/d .functor AND 32, o0x7fd86b532008, o0x7fd86b532038, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fd86b615db0 .delay 32 (10,10,10) L_0x7fd86b615db0/d;
L_0x7fd86b615ef0/d .functor OR 32, o0x7fd86b532008, o0x7fd86b532038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd86b615ef0 .delay 32 (10,10,10) L_0x7fd86b615ef0/d;
L_0x7fd86b6160b0/d .functor XOR 32, o0x7fd86b532008, o0x7fd86b532038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd86b6160b0 .delay 32 (10,10,10) L_0x7fd86b6160b0/d;
v0x7fd86b604470_0 .net "DATA1", 31 0, o0x7fd86b532008;  0 drivers
v0x7fd86b614530_0 .net "DATA2", 31 0, o0x7fd86b532038;  0 drivers
v0x7fd86b6145d0_0 .net "INTER_ADD", 31 0, L_0x7fd86b6159d0;  1 drivers
v0x7fd86b614680_0 .net "INTER_AND", 31 0, L_0x7fd86b615db0;  1 drivers
v0x7fd86b614730_0 .net "INTER_DIV", 31 0, L_0x7fd86b6170d0;  1 drivers
v0x7fd86b614820_0 .net "INTER_FWD", 0 0, L_0x7fd86b615930;  1 drivers
v0x7fd86b6148c0_0 .net "INTER_MUL", 31 0, L_0x7fd86b616cd0;  1 drivers
v0x7fd86b614970_0 .net "INTER_MULHSU", 31 0, L_0x7fd86b616db0;  1 drivers
v0x7fd86b614a20_0 .net "INTER_MULHU", 31 0, L_0x7fd86b617030;  1 drivers
v0x7fd86b614b30_0 .net "INTER_OR", 31 0, L_0x7fd86b615ef0;  1 drivers
v0x7fd86b614be0_0 .net "INTER_REM", 31 0, L_0x7fd86b6173d0;  1 drivers
v0x7fd86b614c90_0 .net "INTER_REMU", 31 0, L_0x7fd86b617470;  1 drivers
v0x7fd86b614d40_0 .net "INTER_SLL", 31 0, L_0x7fd86b6161c0;  1 drivers
v0x7fd86b614df0_0 .net "INTER_SLT", 31 0, L_0x7fd86b6168b0;  1 drivers
v0x7fd86b614ea0_0 .net "INTER_SLTU", 31 0, L_0x7fd86b616af0;  1 drivers
v0x7fd86b614f50_0 .net "INTER_SRA", 31 0, L_0x7fd86b616570;  1 drivers
v0x7fd86b615000_0 .net "INTER_SRL", 31 0, L_0x7fd86b616330;  1 drivers
v0x7fd86b615190_0 .net "INTER_SUB", 0 0, L_0x7fd86b615c90;  1 drivers
v0x7fd86b615220_0 .net "INTER_XOR", 31 0, L_0x7fd86b6160b0;  1 drivers
v0x7fd86b6152c0_0 .var "RESULT", 31 0;
o0x7fd86b5323c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fd86b615370_0 .net "SELECT", 4 0, o0x7fd86b5323c8;  0 drivers
v0x7fd86b615420_0 .net *"_ivl_20", 0 0, L_0x7fd86b6167b0;  1 drivers
L_0x7fd86b563008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd86b6154c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fd86b563008;  1 drivers
L_0x7fd86b563050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd86b615570_0 .net/2u *"_ivl_24", 31 0, L_0x7fd86b563050;  1 drivers
v0x7fd86b615620_0 .net *"_ivl_28", 0 0, L_0x7fd86b616a50;  1 drivers
L_0x7fd86b563098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd86b6156c0_0 .net/2u *"_ivl_30", 31 0, L_0x7fd86b563098;  1 drivers
L_0x7fd86b5630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd86b615770_0 .net/2u *"_ivl_32", 31 0, L_0x7fd86b5630e0;  1 drivers
v0x7fd86b615820_0 .net *"_ivl_4", 31 0, L_0x7fd86b615b50;  1 drivers
E_0x7fd86b6043a0/0 .event edge, v0x7fd86b615370_0, v0x7fd86b6145d0_0, v0x7fd86b614d40_0, v0x7fd86b614df0_0;
E_0x7fd86b6043a0/1 .event edge, v0x7fd86b614ea0_0, v0x7fd86b615220_0, v0x7fd86b615000_0, v0x7fd86b614b30_0;
E_0x7fd86b6043a0/2 .event edge, v0x7fd86b614680_0, v0x7fd86b6148c0_0, v0x7fd86b614970_0, v0x7fd86b614a20_0;
E_0x7fd86b6043a0/3 .event edge, v0x7fd86b614730_0, v0x7fd86b614be0_0, v0x7fd86b614c90_0, v0x7fd86b614f50_0;
E_0x7fd86b6043a0/4 .event edge, v0x7fd86b615190_0;
E_0x7fd86b6043a0 .event/or E_0x7fd86b6043a0/0, E_0x7fd86b6043a0/1, E_0x7fd86b6043a0/2, E_0x7fd86b6043a0/3, E_0x7fd86b6043a0/4;
L_0x7fd86b615930 .delay 1 (10,10,10) L_0x7fd86b615930/d;
L_0x7fd86b615930/d .part o0x7fd86b532038, 0, 1;
L_0x7fd86b6159d0 .delay 32 (20,20,20) L_0x7fd86b6159d0/d;
L_0x7fd86b6159d0/d .arith/sum 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b615b50 .arith/sub 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b615c90 .delay 1 (20,20,20) L_0x7fd86b615c90/d;
L_0x7fd86b615c90/d .part L_0x7fd86b615b50, 0, 1;
L_0x7fd86b6161c0 .delay 32 (10,10,10) L_0x7fd86b6161c0/d;
L_0x7fd86b6161c0/d .shift/l 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b616330 .delay 32 (10,10,10) L_0x7fd86b616330/d;
L_0x7fd86b616330/d .shift/r 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b616570 .delay 32 (10,10,10) L_0x7fd86b616570/d;
L_0x7fd86b616570/d .shift/r 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b6167b0 .cmp/gt.s 32, o0x7fd86b532038, o0x7fd86b532008;
L_0x7fd86b6168b0 .delay 32 (10,10,10) L_0x7fd86b6168b0/d;
L_0x7fd86b6168b0/d .functor MUXZ 32, L_0x7fd86b563050, L_0x7fd86b563008, L_0x7fd86b6167b0, C4<>;
L_0x7fd86b616a50 .cmp/gt 32, o0x7fd86b532038, o0x7fd86b532008;
L_0x7fd86b616af0 .delay 32 (10,10,10) L_0x7fd86b616af0/d;
L_0x7fd86b616af0/d .functor MUXZ 32, L_0x7fd86b5630e0, L_0x7fd86b563098, L_0x7fd86b616a50, C4<>;
L_0x7fd86b616cd0 .delay 32 (10,10,10) L_0x7fd86b616cd0/d;
L_0x7fd86b616cd0/d .arith/mult 32, o0x7fd86b532008, o0x7fd86b532038;
L_0x7fd86b616db0 .delay 32 (10,10,10) L_0x7fd86b616db0/d;
L_0x7fd86b616db0/d .arith/mult 32, o0x7fd86b532008, o0x7fd86b532008;
L_0x7fd86b617030 .delay 32 (10,10,10) L_0x7fd86b617030/d;
L_0x7fd86b617030/d .arith/mult 32, o0x7fd86b532008, o0x7fd86b532008;
L_0x7fd86b6170d0 .delay 32 (10,10,10) L_0x7fd86b6170d0/d;
L_0x7fd86b6170d0/d .arith/div.s 32, o0x7fd86b532008, o0x7fd86b532008;
L_0x7fd86b6173d0 .delay 32 (10,10,10) L_0x7fd86b6173d0/d;
L_0x7fd86b6173d0/d .arith/mod.s 32, o0x7fd86b532008, o0x7fd86b532008;
L_0x7fd86b617470 .delay 32 (10,10,10) L_0x7fd86b617470/d;
L_0x7fd86b617470/d .arith/mod.s 32, o0x7fd86b532008, o0x7fd86b532008;
    .scope S_0x7fd86b6041c0;
T_0 ;
    %wait E_0x7fd86b6043a0;
    %load/vec4 v0x7fd86b615370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.0 ;
    %load/vec4 v0x7fd86b6145d0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.1 ;
    %load/vec4 v0x7fd86b614d40_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.2 ;
    %load/vec4 v0x7fd86b614df0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.3 ;
    %load/vec4 v0x7fd86b614ea0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.4 ;
    %load/vec4 v0x7fd86b615220_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.5 ;
    %load/vec4 v0x7fd86b615000_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.6 ;
    %load/vec4 v0x7fd86b614b30_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.7 ;
    %load/vec4 v0x7fd86b614680_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.8 ;
    %load/vec4 v0x7fd86b6148c0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.9 ;
    %load/vec4 v0x7fd86b6148c0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.10 ;
    %load/vec4 v0x7fd86b614970_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.11 ;
    %load/vec4 v0x7fd86b614a20_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.12 ;
    %load/vec4 v0x7fd86b614730_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.13 ;
    %load/vec4 v0x7fd86b614be0_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.14 ;
    %load/vec4 v0x7fd86b614c90_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.15 ;
    %load/vec4 v0x7fd86b614f50_0;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.16 ;
    %load/vec4 v0x7fd86b615190_0;
    %pad/u 32;
    %store/vec4 v0x7fd86b6152c0_0, 0, 32;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
