#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 26 22:09:59 2022
# Process ID: 241307
# Current directory: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1
# Command line: vivado -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/processor.vds
# Journal file: /home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 241540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.809 ; free physical = 114565 ; free virtual = 141496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:39]
INFO: [Synth 8-3491] module 'ROM' declared at '/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:35' bound to instance 'Mem_innstruction' of component 'ROM' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'BANC_REGISTRE' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:36' bound to instance 'Banc_Reg' of component 'BANC_REGISTRE' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:111]
INFO: [Synth 8-638] synthesizing module 'BANC_REGISTRE' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BANC_REGISTRE' (2#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:49]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'LI_DI' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (3#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:46]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'DI_EX' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:137]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'EX_Mem' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:149]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'Mem_RE' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'processor' (4#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:39]
WARNING: [Synth 8-3331] design processor has unconnected port RST
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.898 ; gain = 128.434 ; free physical = 114578 ; free virtual = 141509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.898 ; gain = 128.434 ; free physical = 114577 ; free virtual = 141509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.902 ; gain = 136.438 ; free physical = 114576 ; free virtual = 141508
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1323.918 ; gain = 152.453 ; free physical = 114568 ; free virtual = 141499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 48    
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	 256 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	 256 Input      2 Bit        Muxes := 1     
Module BANC_REGISTRE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[0] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[1] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[2] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[3] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[4] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[5] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[6] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[7] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[8] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[9] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[10] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[11] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[12] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[13] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[14] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Banc_Reg/REG_reg[15] was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element LI_DI/T_B_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element LI_DI/B_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element LI_DI/T_C_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element LI_DI/C_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element DI_EX/T_B_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element DI_EX/B_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element DI_EX/T_C_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element DI_EX/C_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element EX_Mem/T_B_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element EX_Mem/B_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element EX_Mem/T_C_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element EX_Mem/C_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Mem_RE/T_B_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element Mem_RE/B_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element Mem_RE/T_C_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element Mem_RE/C_out_reg was removed.  [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'Mem_RE/A_out_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'Mem_RE/T_A_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'EX_Mem/A_out_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'EX_Mem/T_A_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'DI_EX/A_out_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'DI_EX/T_A_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'LI_DI/A_out_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'LI_DI/T_A_reg' and it is trimmed from '8' to '4' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'Mem_RE/OP_out_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'Mem_RE/T_OP_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'EX_Mem/OP_out_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'EX_Mem/T_OP_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'DI_EX/OP_out_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'DI_EX/T_OP_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'LI_DI/OP_out_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'LI_DI/T_OP_reg' and it is trimmed from '8' to '2' bits. [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:59]
WARNING: [Synth 8-3331] design processor has unconnected port RST
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[17]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[16]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_innstruction/R_OUT_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_A_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_A_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_A_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_A_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/A_out_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/A_out_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/A_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/A_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_A_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_A_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_A_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_A_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/A_out_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/A_out_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/A_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/A_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_A_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_A_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_A_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_A_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/A_out_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/A_out_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/A_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/A_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_A_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_A_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_A_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_A_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/A_out_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/A_out_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/A_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/A_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_OP_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/T_OP_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/OP_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (LI_DI/OP_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_OP_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/T_OP_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/OP_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (DI_EX/OP_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_OP_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/T_OP_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/OP_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (EX_Mem/OP_out_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_OP_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/T_OP_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/OP_out_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_RE/OP_out_reg[0]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114438 ; free virtual = 141371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114438 ; free virtual = 141371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114438 ; free virtual = 141371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.004 ; gain = 244.539 ; free physical = 114437 ; free virtual = 141370
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.012 ; gain = 244.539 ; free physical = 114448 ; free virtual = 141381
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1498.027 ; gain = 338.207 ; free physical = 114413 ; free virtual = 141346
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1522.039 ; gain = 0.000 ; free physical = 114413 ; free virtual = 141346
INFO: [Common 17-206] Exiting Vivado at Thu May 26 22:10:37 2022...
