;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD #0, 0
	SUB #0, 0
	ADD #12, @290
	SUB 0, 10
	JMZ <121, 106
	JMZ <121, 106
	SUB #0, 0
	SUB #12, @10
	JMN 2, 100
	SUB #20, 80
	CMP 0, 10
	SUB #12, @10
	SUB #12, @10
	ADD @121, 103
	SUB 0, 10
	SLT 121, 906
	JMZ -207, @-120
	MOV -1, <-20
	JMZ -1, @-20
	SUB 0, 10
	SUB #12, @290
	SUB #12, @290
	SUB -77, <-420
	SUB #20, 80
	JMP -1, @-20
	ADD #12, @290
	SUB #0, 0
	ADD #12, @290
	SUB 0, 10
	SUB #0, 0
	JMP @112, #209
	MOV 30, 7
	MOV 30, 7
	SUB @-127, 100
	SLT 121, 906
	SLT 121, 906
	SLT 121, 906
	SLT 121, 906
	SLT 121, 906
	SLT 121, 906
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL @300, 90
	SPL @300, 90
	MOV -1, <-20
	MOV -11, <-20
