Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Mon Sep 13 18:26:40 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.399
  Arrival (ns):            7.399
  Recovery (ns):           1.395
  External Recovery (ns):   6.521
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.399
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.731          net: USER_RESETN_c
  7.399                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.399                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.567          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.327          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.671          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              6.869
  Arrival (ns):            6.869
  Recovery (ns):           1.495
  External Recovery (ns):   2.459
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        6.869
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.443          net: USER_RESETN_c
  6.869                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  6.869                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.520          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.180          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.569          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.304          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.308          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.642          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              6.944
  Arrival (ns):            8.842
  Setup (ns):              0.000
  Minimum Period (ns):     7.067
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_0_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              6.941
  Arrival (ns):            8.839
  Setup (ns):              0.000
  Minimum Period (ns):     7.064
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_3_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              6.937
  Arrival (ns):            8.835
  Setup (ns):              0.000
  Minimum Period (ns):     7.060
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_2_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              6.933
  Arrival (ns):            8.831
  Setup (ns):              0.000
  Minimum Period (ns):     7.056
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[30]:D
  Delay (ns):              6.929
  Arrival (ns):            8.827
  Setup (ns):              0.000
  Minimum Period (ns):     7.052
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  data required time                                    N/C
  data arrival time                          -        8.842
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.144          cell: ADLIB:ICB_CLKINT
  0.366                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.729                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.174          cell: ADLIB:GB
  0.903                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.362          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.265                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.323                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.575          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  1.898                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.107                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:Q (r)
               +     0.039          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst_Q
  2.146                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:D (r)
               +     0.032          cell: ADLIB:CFG4_IP_ABCD
  2.178                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/CFG_9:IPD (f)
               +     0.105          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/R_ADDR_net[1]
  2.283                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1] (r)
               +     0.765          cell: ADLIB:RAM64x12_IP
  3.048                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0] (f)
               +     0.589          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/W_last
  3.637                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/SLAVE_WLAST:C (f)
               +     0.052          cell: ADLIB:CFG3
  3.689                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/SLAVE_WLAST:Y (f)
               +     0.791          net: AXI4_Interconnect_0_AXI3mslave0_WLAST
  4.480                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i_a2:A (f)
               +     0.050          cell: ADLIB:CFG2
  4.530                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBErrorReg_d_0_sqmuxa_1_i_a2:Y (r)
               +     0.305          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_2_sqmuxa
  4.835                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa:B (r)
               +     0.200          cell: ADLIB:CFG4
  5.035                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa:Y (r)
               +     0.056          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_1_sqmuxa_Z
  5.091                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa:A (r)
               +     0.053          cell: ADLIB:CFG2
  5.144                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa:Y (r)
               +     1.182          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_i_0
  6.326                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[0]:D (r)
               +     0.171          cell: ADLIB:CFG4
  6.497                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[0]:Y (r)
               +     0.911          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_Z[0]
  7.408                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]:B (r)
               +     0.247          cell: ADLIB:ARI1_CC
  7.655                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]:P (f)
               +     0.014          net: NET_CC_CONFIG7240
  7.669                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_0:P[0] (f)
               +     0.323          cell: ADLIB:CC_CONFIG
  7.992                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO7238
  7.992                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_1:CI (f)
               +     0.223          cell: ADLIB:CC_CONFIG
  8.215                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_1:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG7335
  8.215                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNINL3MK[23]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  8.277                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNINL3MK[23]:S (r)
               +     0.365          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/N_372
  8.642                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[23]:A (r)
               +     0.171          cell: ADLIB:CFG3
  8.813                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[23]:Y (r)
               +     0.029          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d_Z[23]
  8.842                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D (r)
                                    
  8.842                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.325          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1:Y (f)
               +     0.494          net: PF_CCC_C2_0_OUT0_FABCLK_0
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:CLK (r)
               +     0.093          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[3]:ALn
  Delay (ns):              3.036
  Arrival (ns):            4.881
  Recovery (ns):           0.196
  Minimum Period (ns):     3.300
  Skew (ns):               0.068
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[2]:ALn
  Delay (ns):              3.036
  Arrival (ns):            4.881
  Recovery (ns):           0.196
  Minimum Period (ns):     3.300
  Skew (ns):               0.068
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[1]:ALn
  Delay (ns):              3.035
  Arrival (ns):            4.880
  Recovery (ns):           0.196
  Minimum Period (ns):     3.299
  Skew (ns):               0.068
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[0]:ALn
  Delay (ns):              3.035
  Arrival (ns):            4.880
  Recovery (ns):           0.196
  Minimum Period (ns):     3.299
  Skew (ns):               0.068
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoFull:ALn
  Delay (ns):              3.035
  Arrival (ns):            4.880
  Recovery (ns):           0.196
  Minimum Period (ns):     3.299
  Skew (ns):               0.068
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[3]:ALn
  data required time                                    N/C
  data arrival time                          -        4.881
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.144          cell: ADLIB:ICB_CLKINT
  0.366                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.729                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.174          cell: ADLIB:GB
  0.903                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.360          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.263                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.321                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.524          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  1.845                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.054                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.827          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.881                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[3]:ALn (r)
                                    
  4.881                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.326          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.495          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[3]:CLK (r)
               +     0.093          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrAddr[3]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[60]:EN
  Delay (ns):              6.142
  Arrival (ns):            7.982
  Setup (ns):              0.128
  Minimum Period (ns):     6.375
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[57]:EN
  Delay (ns):              6.142
  Arrival (ns):            7.982
  Setup (ns):              0.128
  Minimum Period (ns):     6.375
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[61]:EN
  Delay (ns):              6.141
  Arrival (ns):            7.981
  Setup (ns):              0.128
  Minimum Period (ns):     6.374
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[54]:EN
  Delay (ns):              6.141
  Arrival (ns):            7.981
  Setup (ns):              0.128
  Minimum Period (ns):     6.374
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[9]:EN
  Delay (ns):              6.083
  Arrival (ns):            7.923
  Setup (ns):              0.136
  Minimum Period (ns):     6.326
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[60]:EN
  data required time                                    N/C
  data arrival time                          -        7.982
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.206                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.143          cell: ADLIB:ICB_CLKINT
  0.349                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.712                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  0.885                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.370          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.255                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.313                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.527          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  1.840                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.041                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:Q (r)
               +     0.739          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/DERR_RVALID
  2.780                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.reqQual/slaveValidQual_1[5]:A (r)
               +     0.156          cell: ADLIB:CFG3
  2.936                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.reqQual/slaveValidQual_1[5]:Y (r)
               +     0.491          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/slaveValidQual[5]
  3.427                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2:D (r)
               +     0.200          cell: ADLIB:CFG4
  3.627                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2:Y (r)
               +     0.588          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_Z
  4.215                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_0_RNIBR311:A (r)
               +     0.053          cell: ADLIB:CFG3
  4.268                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_0_RNIBR311:Y (r)
               +     0.254          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/slaveValidQual_pmux
  4.522                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/arbEnable_0:B (r)
               +     0.078          cell: ADLIB:CFG3
  4.600                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/arbEnable_0:Y (r)
               +     0.381          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/N_140
  4.981                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0_a4_0[3]:C (r)
               +     0.156          cell: ADLIB:CFG4
  5.137                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0_a4_0[3]:Y (r)
               +     0.065          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/N_115
  5.202                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0[3]:C (r)
               +     0.053          cell: ADLIB:CFG4
  5.255                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0[3]:Y (r)
               +     0.345          net: AXI4_Interconnect_0/AXI4_Interconnect_0/slaveRREADY[3]
  5.600                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/currState_RNI28GH[1]:D (r)
               +     0.078          cell: ADLIB:CFG4
  5.678                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/currState_RNI28GH[1]:Y (r)
               +     2.304          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/N_167_i
  7.982                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[60]:EN (r)
                                    
  7.982                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.473          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[60]:CLK (r)
               +     0.088          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/sDat[60]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[27]:ALn
  Delay (ns):              3.336
  Arrival (ns):            5.202
  Recovery (ns):           0.209
  Minimum Period (ns):     3.667
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[26]:ALn
  Delay (ns):              3.336
  Arrival (ns):            5.202
  Recovery (ns):           0.209
  Minimum Period (ns):     3.667
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[29]:ALn
  Delay (ns):              3.335
  Arrival (ns):            5.201
  Recovery (ns):           0.209
  Minimum Period (ns):     3.666
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI110l_Z[31]:ALn
  Delay (ns):              3.335
  Arrival (ns):            5.201
  Recovery (ns):           0.209
  Minimum Period (ns):     3.666
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI0O1l_Z[26]:ALn
  Delay (ns):              3.335
  Arrival (ns):            5.201
  Recovery (ns):           0.209
  Minimum Period (ns):     3.666
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[27]:ALn
  data required time                                    N/C
  data arrival time                          -        5.202
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.206                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.143          cell: ADLIB:ICB_CLKINT
  0.349                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.712                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  0.885                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.369          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.254                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.058          cell: ADLIB:RGB
  1.312                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.554          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  1.866                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.075                        PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.993          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  4.068                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.130          cell: ADLIB:GB
  4.198                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.359          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  4.557                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  4.615                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:Y (f)
               +     0.587          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1_rgb_net_1
  5.202                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[27]:ALn (r)
                                    
  5.202                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:Y (r)
               +     0.326          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1:Y (f)
               +     0.500          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[27]:CLK (r)
               +     0.069          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[27]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_15_rep:ALn
  Delay (ns):              6.402
  Arrival (ns):            6.402
  Recovery (ns):           0.209
  External Recovery (ns):   4.938
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_15:ALn
  Delay (ns):              6.401
  Arrival (ns):            6.401
  Recovery (ns):           0.209
  External Recovery (ns):   4.937
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_11:ALn
  Delay (ns):              6.401
  Arrival (ns):            6.401
  Recovery (ns):           0.209
  External Recovery (ns):   4.937
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_12:ALn
  Delay (ns):              6.401
  Arrival (ns):            6.401
  Recovery (ns):           0.209
  External Recovery (ns):   4.936
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_10:ALn
  Delay (ns):              6.401
  Arrival (ns):            6.401
  Recovery (ns):           0.209
  External Recovery (ns):   4.936
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_RESET_0/PF_RESET_0/dff_15_rep:ALn
  data required time                                    N/C
  data arrival time                          -        6.402
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     2.254          net: USER_RESETN_c
  3.922                        PF_RESET_0/PF_RESET_0/un1_D:A (r)
               +     0.120          cell: ADLIB:CFG4
  4.042                        PF_RESET_0/PF_RESET_0/un1_D:Y (r)
               +     2.360          net: PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i
  6.402                        PF_RESET_0/PF_RESET_0/dff_15_rep:ALn (r)
                                    
  6.402                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.333          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.490          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  N/C                          PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_RESET_0/PF_RESET_0/dff_15_rep:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[18]:EN
  Delay (ns):              5.224
  Arrival (ns):            7.546
  Setup (ns):              0.136
  Minimum Period (ns):     5.606
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[16]:EN
  Delay (ns):              5.224
  Arrival (ns):            7.546
  Setup (ns):              0.136
  Minimum Period (ns):     5.606
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[1]:EN
  Delay (ns):              5.223
  Arrival (ns):            7.545
  Setup (ns):              0.136
  Minimum Period (ns):     5.605
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[0]:EN
  Delay (ns):              5.206
  Arrival (ns):            7.528
  Setup (ns):              0.136
  Minimum Period (ns):     5.589
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[17]:EN
  Delay (ns):              5.206
  Arrival (ns):            7.528
  Setup (ns):              0.136
  Minimum Period (ns):     5.588
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[18]:EN
  data required time                                    N/C
  data arrival time                          -        7.546
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.503          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  0.503                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.650                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  0.999                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.169          cell: ADLIB:GB
  1.168                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.357          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  1.525                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.583                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:Y (f)
               +     0.739          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0_rgb_net_1
  2.322                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.074          cell: ADLIB:RAM1K20_IP
  4.396                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[12] (f)
               +     0.747          net: si5344a_config_0/cfg_mem_rdata[10]
  5.143                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_8_0:B (f)
               +     0.116          cell: ADLIB:CFG4
  5.259                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_8_0:Y (f)
               +     0.338          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_8
  5.597                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_16:B (f)
               +     0.085          cell: ADLIB:CFG4
  5.682                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_16:Y (f)
               +     0.242          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_16_Z
  5.924                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:C (f)
               +     0.193          cell: ADLIB:CFG4
  6.117                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:Y (f)
               +     0.320          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_Z
  6.437                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:B (f)
               +     0.123          cell: ADLIB:CFG4
  6.560                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:Y (r)
               +     0.164          net: si5344a_config_0/cfg_state_9_sqmuxa_2
  6.724                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:C (r)
               +     0.171          cell: ADLIB:CFG3
  6.895                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:Y (r)
               +     0.651          net: si5344a_config_0/cfg_state_9_sqmuxa
  7.546                        si5344a_config_0/cfg_mem_rdata_ff[18]:EN (r)
                                    
  7.546                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.458          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:Y (f)
               +     0.485          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0_rgb_net_1
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[18]:CLK (r)
               +     0.162          
  N/C                          clock reconvergence pessimism
               -     0.136          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[18]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              3.065
  Arrival (ns):            3.065
  Setup (ns):              0.000
  External Setup (ns):     1.144
  Operating Conditions: slow_lv_ht

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              3.062
  Arrival (ns):            3.062
  Setup (ns):              0.000
  External Setup (ns):     1.141
  Operating Conditions: slow_lv_ht

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[16]:D
  Delay (ns):              2.815
  Arrival (ns):            2.815
  Setup (ns):              0.000
  External Setup (ns):     0.894
  Operating Conditions: slow_lv_ht

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:D
  Delay (ns):              2.647
  Arrival (ns):            2.647
  Setup (ns):              0.000
  External Setup (ns):     0.728
  Operating Conditions: slow_lv_ht

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:D
  Delay (ns):              2.637
  Arrival (ns):            2.637
  Setup (ns):              0.000
  External Setup (ns):     0.718
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[18]:D
  data required time                                    N/C
  data arrival time                          -        3.065
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (r)
               +     1.322          cell: ADLIB:IOPAD_BI
  1.322                        BIBUF_1/U_IOPAD:Y (r)
               +     0.000          net: BIBUF_1/YIN
  1.322                        BIBUF_1/U_IOBI:YIN (r)
               +     0.346          cell: ADLIB:IOBI_IB_OB_EB
  1.668                        BIBUF_1/U_IOBI:Y (r)
               +     1.125          net: BIBUF_1_Y
  2.793                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts[18]:A (r)
               +     0.247          cell: ADLIB:CFG4
  3.040                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts[18]:Y (f)
               +     0.025          net: si5344a_config_0/i2c_state_nss[6]
  3.065                        si5344a_config_0/i2c_state[18]:D (f)
                                    
  3.065                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.458          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:Y (f)
               +     0.492          net: PF_CCC_C2_0_OUT2_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[18]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[18]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state_fast[13]:CLK
  To:   I2C_SDA
  Delay (ns):              7.157
  Arrival (ns):            9.311
  Clock to Out (ns):       9.311
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state_fast[1]:CLK
  To:   I2C_SDA
  Delay (ns):              7.018
  Arrival (ns):            9.165
  Clock to Out (ns):       9.165
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state_fast[6]:CLK
  To:   I2C_SDA
  Delay (ns):              6.973
  Arrival (ns):            9.121
  Clock to Out (ns):       9.121
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[15]:CLK
  To:   I2C_SDA
  Delay (ns):              6.914
  Arrival (ns):            9.052
  Clock to Out (ns):       9.052
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_clock_divider[0]:CLK
  To:   I2C_SCL
  Delay (ns):              6.726
  Arrival (ns):            8.868
  Clock to Out (ns):       8.868
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state_fast[13]:CLK
  To: I2C_SDA
  data required time                                    N/C
  data arrival time                          -        9.311
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.503          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  0.503                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.650                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  0.999                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.169          cell: ADLIB:GB
  1.168                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.356          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  1.524                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.582                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:Y (f)
               +     0.572          net: PF_CCC_C2_0_OUT2_FABCLK_0
  2.154                        si5344a_config_0/i2c_state_fast[13]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  2.348                        si5344a_config_0/i2c_state_fast[13]:Q (f)
               +     0.344          net: si5344a_config_0/i2c_state_fast_Z[13]
  2.692                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.g0_1_0:A (f)
               +     0.136          cell: ADLIB:CFG3
  2.828                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.g0_1_0:Y (r)
               +     0.138          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/g0_1_0
  2.966                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.g0:D (r)
               +     0.156          cell: ADLIB:CFG4
  3.122                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.g0:Y (r)
               +     0.730          net: si5344a_config_0/N_715_i
  3.852                        si5344a_config_0/wdata_shift_reg_RNIA0931[7]:C (r)
               +     0.238          cell: ADLIB:CFG4
  4.090                        si5344a_config_0/wdata_shift_reg_RNIA0931[7]:Y (r)
               +     0.126          net: G_10_0_a2_1
  4.216                        INV_1_RNO_0:C (r)
               +     0.120          cell: ADLIB:CFG4
  4.336                        INV_1_RNO_0:Y (r)
               +     0.160          net: G_10_0_1_0
  4.496                        INV_1_RNO:C (r)
               +     0.286          cell: ADLIB:CFG4
  4.782                        INV_1_RNO:Y (f)
               +     0.128          net: si5344a_config_0_SI5344A_SDAO
  4.910                        INV_1:A (f)
               +     0.123          cell: ADLIB:CFG1
  5.033                        INV_1:Y (r)
               +     0.831          net: INV_1_Y
  5.864                        BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  6.074                        BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  6.074                        BIBUF_1/U_IOPAD:E (r)
               +     3.237          cell: ADLIB:IOPAD_BI
  9.311                        BIBUF_1/U_IOPAD:PAD (r)
                                    
  9.311                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          I2C_SDA (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

