###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sat May  2 20:18:13 2020
#  Design:            mtm_Alu
#  Command:           report_clock_trees -summary -out_file ./timingReports/07_clock_tree_summary.txt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                        12      1094.861       0.157
Inverters                       0         0.000       0.000
Integrated Clock Gates          0         0.000       0.000
Non-Integrated Clock Gates      0         0.000       0.000
Clock Logic                     0         0.000       0.000
All                            12      1094.861       0.157
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      870.210
Leaf      3996.600
Total     4866.810
--------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.157    0.108    0.265
Leaf     1.354    0.523    1.876
Total    1.511    0.630    2.141
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 300     1.354     0.005       0.000      0.005    0.005
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                    Over Target
--------------------------------------------------------------------------------------------------------------------
Trunk       0.300       3       0.187       0.013      0.175    0.200    {1 <= 0.180ns, 2 <= 0.240ns}         -
Leaf        0.300      10       0.264       0.017      0.245    0.292    {10 <= 0.300ns}                      -
--------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------
Name          Type      Inst     Inst Area 
                        Count    (um^2)
-------------------------------------------
UCL_BUF8_2    buffer     12       1094.861
-------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk1           300         0        0       0           0           0        0       12      0        0         0          5        34    285.76    1455.53    1094.861   0.630  1.511  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   300         0        0       0           0           0        0       12      0        0         0          5         4        34      30     285.760    145.553    1094.861   0.630  1.511
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   87.680   151.527  285.760  55.984
Source-sink manhattan distance (um)  89.860   137.791  236.120  48.520
Source-sink resistance (Ohm)         53.490    92.982  145.553  26.746
-----------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk1                0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                               Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
----------------------------------------------------------------------------------------------------------------------------------------
clk1        WC_dc:setup.early     0.291          0.272         0.200          0.200      ignored          -      ignored          -
clk1        WC_dc:setup.late      0.292          0.272         0.200          0.200      explicit      0.300     explicit      0.300
clk1        BC_dc:hold.early      0.173          0.141         0.200          0.200      ignored          -      ignored          -
clk1        BC_dc:hold.late       0.173          0.141         0.200          0.200      ignored          -      ignored          -
----------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -0.696        -0.356       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner WC_dc:setup.late

Top Underslews:

-------------------------------------------------------------------
Driving node                                         Underslew (ns)
-------------------------------------------------------------------
CTS_ccl_a_BUF_clk1_G0_L1_1                               -0.125
CTS_ccl_a_BUF_clk1_G0_L1_2                               -0.115
clk1                                                     -0.100
CTS_ccl_a_BUF_clk1_G0_L2_9                               -0.055
CTS_ccl_a_BUF_clk1_G0_L2_7                               -0.054
CTS_ccl_a_BUF_clk1_G0_L2_10                              -0.048
CTS_ccl_a_BUF_clk1_G0_L2_5                               -0.048
CTS_ccl_a_BUF_clk1_G0_L2_8                               -0.038
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk1_G0_L2_6        -0.036
u_mtm_Alu_deserializer/CTS_ccl_a_BUF_clk1_G0_L2_3        -0.031
-------------------------------------------------------------------

