; ModuleID = 'tmp/onedim.opt.bc'
source_filename = "LLVMDialectModule"

@__airrt_shim_location_data = internal constant [1024 x i64] [i64 18, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 11, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 10, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 7, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 18, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 10, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 11, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 7, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 10, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 10, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 7, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 7, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0]
@__airrt_shim_channel_data = internal constant [1024 x i64] [i64 2, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 2, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 2, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 2, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 3, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 3, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 3, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 3, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 1, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 1, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0]
@__airrt_shim_descriptor = internal constant { ptr, ptr } { ptr @__airrt_shim_location_data, ptr @__airrt_shim_channel_data }
@__airrt_string_herd_0 = internal constant [6 x i8] c"herd_0"
@__airrt_herd_descriptor = constant { i64, ptr, ptr } { i64 6, ptr @__airrt_string_herd_0, ptr @__airrt_shim_descriptor }
@__airrt_string_segment_0 = internal constant [9 x i8] c"segment_0"
@__airrt_segment_herd_descriptors = internal constant [1 x ptr] [ptr @__airrt_herd_descriptor]
@__airrt_segment_descriptor = constant { i64, ptr, i64, ptr } { i64 9, ptr @__airrt_string_segment_0, i64 1, ptr @__airrt_segment_herd_descriptors }
@__airrt_module_segment_descriptors = internal constant [1 x ptr] [ptr @__airrt_segment_descriptor]
@__airrt_module_descriptor = local_unnamed_addr constant { i64, ptr } { i64 1, ptr @__airrt_module_segment_descriptors }

; Function Attrs: mustprogress nofree nounwind willreturn allockind("alloc,uninitialized") allocsize(0) memory(inaccessiblemem: readwrite)
declare noalias noundef ptr @malloc(i64 noundef) local_unnamed_addr #0

declare i64 @_mlir_ciface___airrt_segment_load(ptr) local_unnamed_addr

declare i64 @_mlir_ciface___airrt_herd_load(ptr) local_unnamed_addr

define void @forward(ptr %0, ptr %1, i64 %2, i64 %3, i64 %4, i64 %5, i64 %6, ptr %7, ptr %8, i64 %9, i64 %10, i64 %11, i64 %12, i64 %13, ptr nocapture readnone %14, ptr nocapture writeonly %15, i64 %16, i64 %17, i64 %18, i64 %19, i64 %20) local_unnamed_addr {
.preheader:
  %21 = alloca { ptr, ptr, i64, [2 x i64], [2 x i64] }, align 8
  %22 = alloca { ptr, ptr, i64, [2 x i64], [2 x i64] }, align 8
  %23 = alloca { ptr, ptr, i64, [2 x i64], [2 x i64] }, align 8
  %24 = alloca { ptr, ptr, i64, [2 x i64], [2 x i64] }, align 8
  %25 = alloca { ptr, ptr, i64, [2 x i64], [2 x i64] }, align 8
  %26 = tail call dereferenceable_or_null(16384) ptr @malloc(i64 16384)
  %.fca.1.gep.i5 = getelementptr inbounds i8, ptr %24, i64 8
  %.fca.2.gep.i6 = getelementptr inbounds i8, ptr %24, i64 16
  %.fca.3.0.gep.i7 = getelementptr inbounds i8, ptr %24, i64 24
  %.fca.3.1.gep.i8 = getelementptr inbounds i8, ptr %24, i64 32
  %.fca.4.0.gep.i9 = getelementptr inbounds i8, ptr %24, i64 40
  %.fca.4.1.gep.i10 = getelementptr inbounds i8, ptr %24, i64 48
  %.fca.1.gep.i = getelementptr inbounds i8, ptr %25, i64 8
  %.fca.2.gep.i = getelementptr inbounds i8, ptr %25, i64 16
  %.fca.3.0.gep.i = getelementptr inbounds i8, ptr %25, i64 24
  %.fca.3.1.gep.i = getelementptr inbounds i8, ptr %25, i64 32
  %.fca.4.0.gep.i = getelementptr inbounds i8, ptr %25, i64 40
  %.fca.4.1.gep.i = getelementptr inbounds i8, ptr %25, i64 48
  %.fca.1.gep.i17 = getelementptr inbounds i8, ptr %22, i64 8
  %.fca.2.gep.i18 = getelementptr inbounds i8, ptr %22, i64 16
  %.fca.3.0.gep.i19 = getelementptr inbounds i8, ptr %22, i64 24
  %.fca.3.1.gep.i20 = getelementptr inbounds i8, ptr %22, i64 32
  %.fca.4.0.gep.i21 = getelementptr inbounds i8, ptr %22, i64 40
  %.fca.4.1.gep.i22 = getelementptr inbounds i8, ptr %22, i64 48
  %.fca.1.gep.i11 = getelementptr inbounds i8, ptr %23, i64 8
  %.fca.2.gep.i12 = getelementptr inbounds i8, ptr %23, i64 16
  %.fca.3.0.gep.i13 = getelementptr inbounds i8, ptr %23, i64 24
  %.fca.3.1.gep.i14 = getelementptr inbounds i8, ptr %23, i64 32
  %.fca.4.0.gep.i15 = getelementptr inbounds i8, ptr %23, i64 40
  %.fca.4.1.gep.i16 = getelementptr inbounds i8, ptr %23, i64 48
  %.fca.1.gep.i23 = getelementptr inbounds i8, ptr %21, i64 8
  %.fca.2.gep.i24 = getelementptr inbounds i8, ptr %21, i64 16
  %.fca.3.0.gep.i25 = getelementptr inbounds i8, ptr %21, i64 24
  %.fca.3.1.gep.i26 = getelementptr inbounds i8, ptr %21, i64 32
  %.fca.4.0.gep.i27 = getelementptr inbounds i8, ptr %21, i64 40
  %.fca.4.1.gep.i28 = getelementptr inbounds i8, ptr %21, i64 48
  %27 = tail call i64 @_mlir_ciface___airrt_segment_load(ptr nonnull @__airrt_string_segment_0)
  %28 = tail call i64 @_mlir_ciface___airrt_herd_load(ptr nonnull @__airrt_string_herd_0)
  br label %29

29:                                               ; preds = %.preheader, %57
  %30 = phi i64 [ 0, %.preheader ], [ %62, %57 ]
  %31 = and i64 %30, 1
  %32 = shl nuw nsw i64 %30, 4
  %33 = and i64 %32, 32
  %34 = call ptr @_mlir_ciface___airrt_wait_all_1_0()
  %35 = icmp ult i64 %30, 2
  %36 = icmp eq i64 %31, 0
  %37 = call ptr @_mlir_ciface___airrt_wait_all_1_1(ptr %34)
  %38 = alloca i32, align 4
  br i1 %35, label %39, label %40

39:                                               ; preds = %29
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %25)
  store ptr %0, ptr %25, align 8
  store ptr %1, ptr %.fca.1.gep.i, align 8
  store i64 %2, ptr %.fca.2.gep.i, align 8
  store i64 %3, ptr %.fca.3.0.gep.i, align 8
  store i64 %4, ptr %.fca.3.1.gep.i, align 8
  store i64 %5, ptr %.fca.4.0.gep.i, align 8
  store i64 %6, ptr %.fca.4.1.gep.i, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %38, i32 1, i64 %30, i64 0, ptr nonnull %25, i64 0, i64 0, i64 0, i64 0, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %25)
  br label %41

40:                                               ; preds = %29
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %24)
  store ptr %0, ptr %24, align 8
  store ptr %1, ptr %.fca.1.gep.i5, align 8
  store i64 %2, ptr %.fca.2.gep.i6, align 8
  store i64 %3, ptr %.fca.3.0.gep.i7, align 8
  store i64 %4, ptr %.fca.3.1.gep.i8, align 8
  store i64 %5, ptr %.fca.4.0.gep.i9, align 8
  store i64 %6, ptr %.fca.4.1.gep.i10, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %38, i32 2, i64 %30, i64 0, ptr nonnull %24, i64 0, i64 0, i64 32, i64 0, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %24)
  br label %41

41:                                               ; preds = %39, %40
  %42 = call ptr @_mlir_ciface___airrt_wait_all_1_1(ptr %34)
  %43 = alloca i32, align 4
  br i1 %36, label %44, label %45

44:                                               ; preds = %41
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %23)
  store ptr %7, ptr %23, align 8
  store ptr %8, ptr %.fca.1.gep.i11, align 8
  store i64 %9, ptr %.fca.2.gep.i12, align 8
  store i64 %10, ptr %.fca.3.0.gep.i13, align 8
  store i64 %11, ptr %.fca.3.1.gep.i14, align 8
  store i64 %12, ptr %.fca.4.0.gep.i15, align 8
  store i64 %13, ptr %.fca.4.1.gep.i16, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %43, i32 3, i64 %30, i64 0, ptr nonnull %23, i64 0, i64 0, i64 0, i64 0, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %23)
  br label %46

45:                                               ; preds = %41
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %22)
  store ptr %7, ptr %22, align 8
  store ptr %8, ptr %.fca.1.gep.i17, align 8
  store i64 %9, ptr %.fca.2.gep.i18, align 8
  store i64 %10, ptr %.fca.3.0.gep.i19, align 8
  store i64 %11, ptr %.fca.3.1.gep.i20, align 8
  store i64 %12, ptr %.fca.4.0.gep.i21, align 8
  store i64 %13, ptr %.fca.4.1.gep.i22, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %43, i32 4, i64 %30, i64 0, ptr nonnull %22, i64 0, i64 0, i64 0, i64 32, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %22)
  br label %46

46:                                               ; preds = %44, %45
  call void @_mlir_ciface___airrt_wait_all_0_2(ptr nonnull %43, ptr nonnull %38)
  %47 = call ptr @_mlir_ciface___airrt_wait_all_1_0()
  %48 = call ptr @_mlir_ciface___airrt_wait_all_1_1(ptr %47)
  %49 = alloca i32, align 4
  br i1 %35, label %51, label %50

50:                                               ; preds = %46
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %24)
  store ptr %0, ptr %24, align 8
  store ptr %1, ptr %.fca.1.gep.i5, align 8
  store i64 %2, ptr %.fca.2.gep.i6, align 8
  store i64 %3, ptr %.fca.3.0.gep.i7, align 8
  store i64 %4, ptr %.fca.3.1.gep.i8, align 8
  store i64 %5, ptr %.fca.4.0.gep.i9, align 8
  store i64 %6, ptr %.fca.4.1.gep.i10, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %49, i32 2, i64 %30, i64 0, ptr nonnull %24, i64 0, i64 0, i64 32, i64 32, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %24)
  br label %52

51:                                               ; preds = %46
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %25)
  store ptr %0, ptr %25, align 8
  store ptr %1, ptr %.fca.1.gep.i, align 8
  store i64 %2, ptr %.fca.2.gep.i, align 8
  store i64 %3, ptr %.fca.3.0.gep.i, align 8
  store i64 %4, ptr %.fca.3.1.gep.i, align 8
  store i64 %5, ptr %.fca.4.0.gep.i, align 8
  store i64 %6, ptr %.fca.4.1.gep.i, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %49, i32 1, i64 %30, i64 0, ptr nonnull %25, i64 0, i64 0, i64 0, i64 32, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %25)
  br label %52

52:                                               ; preds = %51, %50
  %53 = call ptr @_mlir_ciface___airrt_wait_all_1_1(ptr %47)
  %54 = alloca i32, align 4
  br i1 %36, label %56, label %55

55:                                               ; preds = %52
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %22)
  store ptr %7, ptr %22, align 8
  store ptr %8, ptr %.fca.1.gep.i17, align 8
  store i64 %9, ptr %.fca.2.gep.i18, align 8
  store i64 %10, ptr %.fca.3.0.gep.i19, align 8
  store i64 %11, ptr %.fca.3.1.gep.i20, align 8
  store i64 %12, ptr %.fca.4.0.gep.i21, align 8
  store i64 %13, ptr %.fca.4.1.gep.i22, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %54, i32 4, i64 %30, i64 0, ptr nonnull %22, i64 0, i64 0, i64 32, i64 32, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %22)
  br label %57

56:                                               ; preds = %52
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %23)
  store ptr %7, ptr %23, align 8
  store ptr %8, ptr %.fca.1.gep.i11, align 8
  store i64 %9, ptr %.fca.2.gep.i12, align 8
  store i64 %10, ptr %.fca.3.0.gep.i13, align 8
  store i64 %11, ptr %.fca.3.1.gep.i14, align 8
  store i64 %12, ptr %.fca.4.0.gep.i15, align 8
  store i64 %13, ptr %.fca.4.1.gep.i16, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %54, i32 3, i64 %30, i64 0, ptr nonnull %23, i64 0, i64 0, i64 32, i64 0, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %23)
  br label %57

57:                                               ; preds = %56, %55
  call void @_mlir_ciface___airrt_wait_all_0_2(ptr nonnull %54, ptr nonnull %49)
  %58 = call ptr @_mlir_ciface___airrt_wait_all_1_0()
  %59 = shl nuw nsw i64 %31, 5
  %60 = call ptr @_mlir_ciface___airrt_wait_all_1_1(ptr %58)
  %61 = alloca i32, align 4
  call void @llvm.lifetime.start.p0(i64 56, ptr nonnull %21)
  store ptr %26, ptr %21, align 8
  store ptr %26, ptr %.fca.1.gep.i23, align 8
  store i64 0, ptr %.fca.2.gep.i24, align 8
  store i64 64, ptr %.fca.3.0.gep.i25, align 8
  store i64 64, ptr %.fca.3.1.gep.i26, align 8
  store i64 64, ptr %.fca.4.0.gep.i27, align 8
  store i64 1, ptr %.fca.4.1.gep.i28, align 8
  call void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr nonnull %61, i32 5, i64 %30, i64 0, ptr nonnull %21, i64 0, i64 0, i64 %33, i64 %59, i64 1, i64 1, i64 32, i64 32, i64 0, i64 0, i64 64)
  call void @llvm.lifetime.end.p0(i64 56, ptr nonnull %21)
  call void @_mlir_ciface___airrt_wait_all_0_1(ptr nonnull %61)
  %62 = add nuw nsw i64 %30, 1
  %63 = icmp ult i64 %30, 3
  br i1 %63, label %29, label %.critedge

.critedge:                                        ; preds = %57
  %64 = getelementptr i32, ptr %15, i64 %16
  call void @llvm.memcpy.p0.p0.i64(ptr noundef nonnull align 1 dereferenceable(16384) %64, ptr noundef nonnull align 1 dereferenceable(16384) %26, i64 16384, i1 false)
  ret void
}

define void @_mlir_ciface_forward(ptr nocapture readonly %0, ptr nocapture readonly %1, ptr nocapture readonly %2) local_unnamed_addr {
  %.unpack = load ptr, ptr %0, align 8
  %.elt1 = getelementptr inbounds i8, ptr %0, i64 8
  %.unpack2 = load ptr, ptr %.elt1, align 8
  %.elt3 = getelementptr inbounds i8, ptr %0, i64 16
  %.unpack4 = load i64, ptr %.elt3, align 8
  %.elt5 = getelementptr inbounds i8, ptr %0, i64 24
  %.unpack6.unpack = load i64, ptr %.elt5, align 8
  %.unpack6.elt9 = getelementptr inbounds i8, ptr %0, i64 32
  %.unpack6.unpack10 = load i64, ptr %.unpack6.elt9, align 8
  %.elt7 = getelementptr inbounds i8, ptr %0, i64 40
  %.unpack8.unpack = load i64, ptr %.elt7, align 8
  %.unpack8.elt12 = getelementptr inbounds i8, ptr %0, i64 48
  %.unpack8.unpack13 = load i64, ptr %.unpack8.elt12, align 8
  %.unpack15 = load ptr, ptr %1, align 8
  %.elt16 = getelementptr inbounds i8, ptr %1, i64 8
  %.unpack17 = load ptr, ptr %.elt16, align 8
  %.elt18 = getelementptr inbounds i8, ptr %1, i64 16
  %.unpack19 = load i64, ptr %.elt18, align 8
  %.elt20 = getelementptr inbounds i8, ptr %1, i64 24
  %.unpack21.unpack = load i64, ptr %.elt20, align 8
  %.unpack21.elt24 = getelementptr inbounds i8, ptr %1, i64 32
  %.unpack21.unpack25 = load i64, ptr %.unpack21.elt24, align 8
  %.elt22 = getelementptr inbounds i8, ptr %1, i64 40
  %.unpack23.unpack = load i64, ptr %.elt22, align 8
  %.unpack23.elt27 = getelementptr inbounds i8, ptr %1, i64 48
  %.unpack23.unpack28 = load i64, ptr %.unpack23.elt27, align 8
  %.elt31 = getelementptr inbounds i8, ptr %2, i64 8
  %.unpack32 = load ptr, ptr %.elt31, align 8
  %.elt33 = getelementptr inbounds i8, ptr %2, i64 16
  %.unpack34 = load i64, ptr %.elt33, align 8
  tail call void @forward(ptr %.unpack, ptr %.unpack2, i64 %.unpack4, i64 %.unpack6.unpack, i64 %.unpack6.unpack10, i64 %.unpack8.unpack, i64 %.unpack8.unpack13, ptr %.unpack15, ptr %.unpack17, i64 %.unpack19, i64 %.unpack21.unpack, i64 %.unpack21.unpack25, i64 %.unpack23.unpack, i64 %.unpack23.unpack28, ptr poison, ptr %.unpack32, i64 %.unpack34, i64 poison, i64 poison, i64 poison, i64 poison)
  ret void
}

declare ptr @_mlir_ciface___airrt_wait_all_1_0() local_unnamed_addr

declare ptr @_mlir_ciface___airrt_wait_all_1_1(ptr) local_unnamed_addr

declare void @_mlir_ciface___airrt_dma_nd_memcpy_2d0i32(ptr, i32, i64, i64, ptr, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64) local_unnamed_addr

declare void @_mlir_ciface___airrt_wait_all_0_2(ptr, ptr) local_unnamed_addr

declare void @_mlir_ciface___airrt_wait_all_0_1(ptr) local_unnamed_addr

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #1

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #2

attributes #0 = { mustprogress nofree nounwind willreturn allockind("alloc,uninitialized") allocsize(0) memory(inaccessiblemem: readwrite) "alloc-family"="malloc" }
attributes #1 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #2 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }

!llvm.module.flags = !{!0}

!0 = !{i32 2, !"Debug Info Version", i32 3}
