INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_assignment2/project_assignment2.srcs/sim_1/new/counter_mod_9_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_9_test
