# RTL2GDS RISC-V VSD Tape-Out Program – Krishna's Log

Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** in the RISC-V SoC tapeout program, from RTL design to GDSII.

---

## 📅 Week 0 — Environment Setup & Tool Installation

**Objective:** Prepare the development environment with essential open-source EDA tools.

### 🛠 Tools Installed

| Tool | Purpose | Status |
|------|---------|--------|
| Yosys          | RTL Synthesis & Logic Optimization |
| Icarus Verilog | RTL Simulation  | 
| GTKWave        | Waveform Viewer | 
| Ngspice        | Analog & Mixed-Signal Simulation | 
| Magic VLSI     | Layout Design & DRC Verification | 
| Docker         | Containerization Platform   | 
| OpenLane       | Automated RTL-to-GDSII Flow |

### ✅ Key Learnings
- Completed installation of all required open-source EDA tools.
- Verified tool versions and basic functionality.
- Configured Docker-based OpenLane environment for automated RTL-to-GDSII flow.
- Prepared the system for upcoming RTL design and synthesis tasks.

---

## 🏁 Program Overview

| Aspect | Details |
|--------|---------|
| Learning Path | RTL → Synthesis → Physical Design → Tapeout          |
| Tools Focus   | Open-source EDA tools (Yosys, Magic, OpenLane, etc.) |
| Collaboration | Part of India’s RISC-V tapeout program               |
| Participants  | 3500+ contributing to real-world SoC design          |

---

## 📈 Weekly Progress Tracker

| Week | Status |
|------|--------|
| Week 0 |  Tools Setup |
| Week 1 |  Upcoming    |
| Week 2 |  Upcoming    |

---

## 🔗 Useful Links
- [VSD Program Website](https://vsdiat.vlsisystemdesign.com/)  
- [RISC-V International](https://riscv.org/)  
- [Efabless Platform](https://efabless.com/)  

**👨‍💻 Participant:** Krishna 
