[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_result",
    "sources":[
      "~alu|alu>io_op",
      "~alu|alu>io_data1",
      "~alu|alu>io_data2"
    ]
  }
]