

================================================================
== Vivado HLS Report for 'hls_2DFilter'
================================================================
* Date:           Sun Dec 16 17:14:00 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.587|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  925921|  925921|  925921|  925921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L1      |  925920|  925920|      1286|          -|          -|   720|    no    |
        | + L2     |    1283|    1283|         5|          1|          1|  1280|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     410|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        0|      -|     300|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     300|     573|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_0_0_va_U  |hls_2DFilter_lineeOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |line_buffer_1_0_va_U  |hls_2DFilter_lineeOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                      |        2|  0|   0|  2560|   16|     2|        20480|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_199_p2                   |     +    |      0|  0|  18|          11|           1|
    |row_1_fu_181_p2                   |     +    |      0|  0|  17|          10|           1|
    |tmp2_fu_256_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp3_fu_325_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp_4_i_fu_401_p2                 |     +    |      0|  0|  17|          10|          10|
    |x_mag_2_1_2_i_fu_302_p2           |     +    |      0|  0|  19|           8|           8|
    |x_mag_2_2_2_i_fu_320_p2           |     +    |      0|  0|  19|           8|           8|
    |y_mag_2_2_2_i_fu_331_p2           |     +    |      0|  0|  19|           8|           8|
    |neg_i1_i_fu_378_p2                |     -    |      0|  0|  16|           1|           9|
    |neg_i_i_fu_352_p2                 |     -    |      0|  0|  16|           1|           9|
    |tmp_12_0_1_i_fu_232_p2            |     -    |      0|  0|  19|           1|           8|
    |x_mag_2_0_2_i_fu_244_p2           |     -    |      0|  0|  15|           8|           8|
    |x_mag_2_1_1_i_fu_292_p2           |     -    |      0|  0|  19|           8|           8|
    |x_mag_2_2_i_fu_308_p2             |     -    |      0|  0|  19|           8|           8|
    |y_mag_2_0_1_i_fu_238_p2           |     -    |      0|  0|  19|           8|           8|
    |y_mag_2_0_2_i_fu_250_p2           |     -    |      0|  0|  19|           8|           8|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_413_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_417_p2                   |    and   |      0|  0|   2|           1|           1|
    |abscond_i2_i_fu_384_p2            |   icmp   |      0|  0|  11|           8|           1|
    |abscond_i_i_fu_358_p2             |   icmp   |      0|  0|  11|           8|           1|
    |exitcond1_fu_193_p2               |   icmp   |      0|  0|  13|          11|          11|
    |exitcond2_fu_175_p2               |   icmp   |      0|  0|  13|          10|          10|
    |tmp_4_fu_187_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |tmp_5_i_fu_407_p2                 |   icmp   |      0|  0|  13|          10|           7|
    |tmp_8_fu_211_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |abs_i3_i_fu_389_p3                |  select  |      0|  0|   9|           1|           9|
    |abs_i_i_fu_363_p3                 |  select  |      0|  0|   9|           1|           9|
    |output_mat_data_stre_din          |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 410|         192|         178|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |col_reg_164                 |   9|          2|   11|         22|
    |input_mat_data_strea_blk_n  |   9|          2|    1|          2|
    |output_mat_data_stre_blk_n  |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |row_reg_153                 |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  99|         21|   28|         59|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IN_WINDOW_val_1_val_1_reg_507  |   8|   0|    8|          0|
    |IN_WINDOW_val_1_val_2_reg_518  |   8|   0|    8|          0|
    |IN_WINDOW_val_1_val_fu_90      |   8|   0|    8|          0|
    |IN_WINDOW_val_val_0_1_fu_74    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_0_s_fu_78    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_1_1_fu_86    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_2_1_fu_82    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_2_s_fu_94    |   8|   0|    8|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |col_reg_164                    |  11|   0|   11|          0|
    |exitcond1_reg_481              |   1|   0|    1|          0|
    |line_buffer_0_0_va_1_reg_490   |  11|   0|   11|          0|
    |line_buffer_1_0_va_1_reg_496   |  11|   0|   11|          0|
    |row_1_reg_471                  |  10|   0|   10|          0|
    |row_reg_153                    |  10|   0|   10|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp2_reg_528                   |   8|   0|    8|          0|
    |tmp_12_reg_512                 |   8|   0|    8|          0|
    |tmp_4_reg_476                  |   1|   0|    1|          0|
    |tmp_5_i_reg_545                |   1|   0|    1|          0|
    |tmp_8_reg_502                  |   1|   0|    1|          0|
    |x_mag_2_0_2_i_reg_523          |   8|   0|    8|          0|
    |x_mag_2_2_2_i_reg_533          |   8|   0|    8|          0|
    |y_mag_2_2_2_i_reg_539          |   8|   0|    8|          0|
    |exitcond1_reg_481              |  64|  32|    1|          0|
    |tmp_8_reg_502                  |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 300|  64|  174|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_out                     | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_write                   | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|input_mat_data_strea_dout     |  in |    8|   ap_fifo  | input_mat_data_strea |    pointer   |
|input_mat_data_strea_empty_n  |  in |    1|   ap_fifo  | input_mat_data_strea |    pointer   |
|input_mat_data_strea_read     | out |    1|   ap_fifo  | input_mat_data_strea |    pointer   |
|output_mat_data_stre_din      | out |    8|   ap_fifo  | output_mat_data_stre |    pointer   |
|output_mat_data_stre_full_n   |  in |    1|   ap_fifo  | output_mat_data_stre |    pointer   |
|output_mat_data_stre_write    | out |    1|   ap_fifo  | output_mat_data_stre |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

