Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[11:24:33.275825] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/genus_21.17/share/license/license.dat

Version: 21.17-s066_1, built Wed Mar 15 01:43:30 PDT 2023
Options: -legacy_ui -overwrite -files scripts/genCompile.tcl -log logs/genCompile.log 
Date:    Thu May 08 11:24:33 2025
Host:    pc-klas2-9.esat.kuleuven.be (x86_64 w/Linux 5.14.0-503.40.1.el9_5.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12500 18432KB) (15848904KB)
PID:     12853
OS:      Rocky Linux release 9.5 (Blue Onyx)


[11:24:33.021523] Periodic Lic check successful
[11:24:33.021528] Feature usage summary:
[11:24:33.021528] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (5 seconds elapsed).

#@ Processing -files option
@genus 1> source scripts/genCompile.tcl

[11:24:39.053577] Periodic Lic check successful
[11:24:39.053585] Feature usage summary:
[11:24:39.053585] Genus_Synthesis
[11:24:39.053586] Genus_Low_Power_Opt
Checking out license: Genus_Low_Power_Opt
Started reading power intent file(s) '../DesignDataIn/cpf/sparc_exu_alu.cpf'...
===============================================================================
Checking file(s) '../DesignDataIn/cpf/sparc_exu_alu.cpf' with CPF linter (version: 18.10-d331 dated:10.09.2018).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) '../DesignDataIn/cpf/sparc_exu_alu.cpf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================================
Started loading library commands in CPF file(s)...
==================================================

Threads Configured:6

Reading library /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/01_SYNTHESIS/../Library/timing/slow_vdd1v0_basicCells_lvt.lib
  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  Appending library. [LBR-3]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is '/libraries/library_domains/gpdk045_wc_lib'.

Threads Configured:6

Reading library /users/students/r0926826/kuleuven/6/DDIC/ALU_flow/01_SYNTHESIS/../Library/timing/fast_vdd1v0_basicCells_lvt.lib
  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  Appending library. [LBR-3]: 1
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells_lvt.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Completed loading library commands in CPF file(s) (runtime:2.00s memory_usage:221.93M peak_memory:399.55M).
===========================================================================================================
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ../DesignDataIn/src/
	case ({sel1,sel0}) // synopsys infer_mux
	                                       |
Warning : Unrecognized Synthesis pragma_name found in HDL. [VLOGPT-502]
        : Pragma 'synopsys infer_mux' in file '../DesignDataIn/src/./common/swrvr_clib.v' on line 543, column 41.
        : Synthesis pragmas are specially-formatted comments or attributes in the HDL that tell Genus how to synthesize the HDL.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Library has 648 usable logic and 168 usable sequential lib-cells.
  Library has 648 usable logic and 168 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'sparc_exu_alu' from file '../DesignDataIn/src/./rtl/sparc_exu_alu.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'dp_mux2es_SIZE64' in file '../DesignDataIn/src/./common/swrvr_dlib.v' on line 39.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'mux4ds_SIZE64' in file '../DesignDataIn/src/./common/swrvr_clib.v' on line 637.
Warning : Empty port expression. [CDFG-436]
        : In module 'sparc_exu_alu' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 46.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'nsleep_out' in module 'sparc_exu_aluspr' in file '../DesignDataIn/src/./rtl/sparc_exu_aluspr.v' on line 40, column 18, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'si' of instance 'sub_dff_sw' of module 'dff_SIZE64' in file '../DesignDataIn/src/./rtl/sparc_exu_aluaddsub.v' on line 79, column 24, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'si' of instance 'sub_dff_lo' of module 'dff_SIZE64' in file '../DesignDataIn/src/./rtl/sparc_exu_aluaddsub.v' on line 82, column 24, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'so' in module 'sparc_exu_aluaddsub' in file '../DesignDataIn/src/./rtl/sparc_exu_aluaddsub.v' on line 61, column 31, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'nsleep_out' in module 'sparc_exu_aluaddsub' in file '../DesignDataIn/src/./rtl/sparc_exu_aluaddsub.v' on line 61, column 27, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'si' of instance 'addsub' of module 'sparc_exu_aluaddsub' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 135, column 30, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'save' of instance 'addsub' of module 'sparc_exu_aluaddsub' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 135, column 30, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'npower_on' of instance 'addsub' of module 'sparc_exu_aluaddsub' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 135, column 30, hid = 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'clk' of instance 'invert_d2e' of module 'dff' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 155, column 18, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'si' of instance 'invert_d2e' of module 'dff' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 155, column 18, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'so' in module 'sparc_exu_alu' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 74, column 31, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'nsleep_out' in module 'sparc_exu_alu' in file '../DesignDataIn/src/./rtl/sparc_exu_alu.v' on line 74, column 27, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'sparc_exu_alu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: sparc_exu_alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: sparc_exu_alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
  Uniquified instance: output_mux, and its subdesign name is: mux4ds_SIZE64_1
  Uniquified instance: output_mux/mux_dout_637_3, and its subdesign name is: mux_10_1
  Uniquified instance: output_mux/ctl_637_1, and its subdesign name is: case_box_7_1
  Uniquified instance: output_mux/mux_dout_637_2, and its subdesign name is: mux_1
  Uniquified instance: output_mux/ctl_637_2, and its subdesign name is: case_box_1
  Uniquified instance: zcompmux, and its subdesign name is: dp_mux2es_SIZE64_1
  Uniquified instance: zcompmux/mux_dout_39_11, and its subdesign name is: bmux_4
  Uniquified instance: logic/rs2_data_buf, and its subdesign name is: dp_buffer_SIZE64_1
  Uniquified instance: addsub/mux_adder_pipe_115_15, and its subdesign name is: bmux_3
  Uniquified instance: addsub/adder/add_56_34, and its subdesign name is: add_unsigned_3_1
  Uniquified instance: addsub/adder/add_56_16, and its subdesign name is: add_unsigned_1
  Uniquified instance: addsub/sub_dff_lo, and its subdesign name is: dff_SIZE64_1
  Uniquified instance: addsub/sub_dff_lo/mux_56_19, and its subdesign name is: bmux_2
  Uniquified instance: addsub/sub_dff_sw/mux_56_19, and its subdesign name is: bmux_1
  Uniquified instance: regzcmp/highcmp, and its subdesign name is: sparc_exu_aluor32_1
  Setting attribute of design 'sparc_exu_alu': 'lp_clock_gating_cell' = /libraries/library_domains/gpdk045_wc_lib/slow_vdd1v0/libcells/TLATNCAX4
  Setting attribute of root '/': 'lp_toggle_rate_unit' = /ns
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
  Setting attribute of port 'cen': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'naddsub_on': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'se': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'si': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[63]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[62]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[61]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[60]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[59]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[58]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[57]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[56]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[55]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[54]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[53]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[52]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[51]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[50]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[49]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[48]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[47]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[46]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[45]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[44]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[43]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[42]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[41]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[40]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[39]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[38]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[37]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[36]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[35]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[34]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[33]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[32]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[31]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[30]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[29]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[28]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[27]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[26]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[25]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[24]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[23]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[22]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[21]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[20]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[19]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[18]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[17]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[16]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[15]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[14]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[13]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[12]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[11]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[10]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[9]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[8]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[7]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[6]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[5]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[4]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[3]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[2]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[1]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs1_data_e[0]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[63]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[62]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[61]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[60]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[59]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[58]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[57]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[56]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[55]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[54]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[53]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[52]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[51]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[50]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[49]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[48]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[47]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[46]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[45]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[44]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[43]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[42]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[41]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[40]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[39]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[38]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[37]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[36]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[35]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[34]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[33]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[32]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[31]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[30]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[29]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[28]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[27]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[26]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[25]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[24]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[23]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[22]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[21]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[20]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[19]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[18]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[17]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[16]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[15]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[14]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[13]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[12]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[11]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[10]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[9]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[8]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[7]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[6]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[5]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[4]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[3]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[2]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[1]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs2_data_e_l[0]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[63]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[62]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[61]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[60]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[59]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[58]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[57]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[56]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[55]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[54]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[53]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[52]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[51]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[50]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[49]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[48]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[47]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[46]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[45]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[44]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[43]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[42]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[41]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[40]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[39]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[38]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[37]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[36]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[35]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[34]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[33]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[32]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[31]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[30]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[29]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[28]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[27]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[26]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[25]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[24]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[23]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[22]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[21]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[20]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[19]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[18]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[17]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[16]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[15]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[14]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[13]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[12]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[11]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[10]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[9]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[8]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[7]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[6]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[5]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[4]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[3]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[2]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[1]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rs3_data_e[0]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[63]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[62]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[61]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[60]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[59]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[58]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[57]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[56]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[55]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[54]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[53]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[52]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[51]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[50]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[49]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[48]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[47]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[46]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[45]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[44]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[43]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[42]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[41]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[40]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[39]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[38]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[37]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[36]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[35]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[34]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[33]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[32]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[31]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[30]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[29]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[28]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[27]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[26]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[25]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[24]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[23]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[22]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[21]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[20]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[19]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[18]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[17]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[16]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[15]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[14]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[13]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[12]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[11]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[10]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[9]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[8]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[7]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[6]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[5]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[4]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[3]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[2]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[1]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'byp_alu_rcc_data_e[0]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_cin_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ifu_exu_invert_d': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_log_sel_and_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_log_sel_or_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_log_sel_xor_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_log_sel_move_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_out_sel_sum_e_l': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_out_sel_rs3_e_l': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_out_sel_shift_e_l': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_out_sel_logic_e_l': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[63]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[62]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[61]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[60]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[59]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[58]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[57]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[56]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[55]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[54]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[53]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[52]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[51]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[50]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[49]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[48]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[47]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[46]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[45]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[44]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[43]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[42]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[41]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[40]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[39]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[38]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[37]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[36]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[35]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[34]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[33]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[32]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[31]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[30]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[29]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[28]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[27]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[26]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[25]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[24]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[23]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[22]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[21]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[20]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[19]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[18]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[17]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[16]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[15]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[14]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[13]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[12]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[11]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[10]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[9]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[8]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[7]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[6]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[5]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[4]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[3]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[2]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[1]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'shft_alu_shift_out_e[0]': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ecl_alu_sethi_inst_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'ifu_lsu_casa_e': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'npower_on': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'nsleep_in': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'save': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'nrestore': 'lp_asserted_probability' = 0.35000
  Setting attribute of port 'cen': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'naddsub_on': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'se': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'si': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[63]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[62]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[61]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[60]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[59]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[58]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[57]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[56]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[55]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[54]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[53]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[52]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[51]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[50]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[49]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[48]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[47]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[46]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[45]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[44]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[43]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[42]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[41]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[40]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[39]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[38]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[37]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[36]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[35]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[34]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[33]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[32]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[31]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[30]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[29]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[28]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[27]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[26]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[25]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[24]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[23]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[22]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[21]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[20]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[19]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[18]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[17]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[16]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[15]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[14]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[13]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[12]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[11]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[10]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[9]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[8]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[7]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[6]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[5]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[4]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[3]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[2]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[1]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs1_data_e[0]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[63]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[62]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[61]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[60]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[59]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[58]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[57]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[56]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[55]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[54]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[53]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[52]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[51]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[50]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[49]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[48]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[47]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[46]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[45]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[44]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[43]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[42]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[41]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[40]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[39]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[38]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[37]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[36]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[35]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[34]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[33]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[32]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[31]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[30]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[29]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[28]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[27]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[26]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[25]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[24]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[23]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[22]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[21]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[20]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[19]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[18]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[17]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[16]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[15]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[14]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[13]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[12]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[11]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[10]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[9]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[8]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[7]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[6]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[5]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[4]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[3]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[2]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[1]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs2_data_e_l[0]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[63]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[62]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[61]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[60]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[59]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[58]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[57]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[56]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[55]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[54]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[53]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[52]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[51]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[50]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[49]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[48]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[47]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[46]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[45]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[44]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[43]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[42]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[41]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[40]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[39]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[38]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[37]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[36]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[35]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[34]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[33]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[32]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[31]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[30]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[29]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[28]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[27]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[26]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[25]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[24]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[23]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[22]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[21]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[20]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[19]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[18]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[17]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[16]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[15]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[14]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[13]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[12]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[11]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[10]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[9]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[8]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[7]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[6]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[5]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[4]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[3]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[2]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[1]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rs3_data_e[0]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[63]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[62]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[61]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[60]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[59]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[58]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[57]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[56]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[55]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[54]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[53]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[52]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[51]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[50]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[49]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[48]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[47]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[46]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[45]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[44]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[43]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[42]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[41]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[40]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[39]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[38]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[37]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[36]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[35]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[34]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[33]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[32]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[31]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[30]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[29]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[28]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[27]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[26]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[25]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[24]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[23]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[22]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[21]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[20]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[19]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[18]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[17]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[16]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[15]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[14]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[13]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[12]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[11]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[10]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[9]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[8]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[7]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[6]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[5]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[4]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[3]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[2]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[1]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'byp_alu_rcc_data_e[0]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_cin_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ifu_exu_invert_d': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_log_sel_and_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_log_sel_or_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_log_sel_xor_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_log_sel_move_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_out_sel_sum_e_l': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_out_sel_rs3_e_l': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_out_sel_shift_e_l': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_out_sel_logic_e_l': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[63]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[62]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[61]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[60]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[59]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[58]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[57]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[56]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[55]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[54]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[53]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[52]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[51]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[50]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[49]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[48]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[47]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[46]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[45]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[44]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[43]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[42]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[41]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[40]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[39]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[38]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[37]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[36]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[35]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[34]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[33]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[32]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[31]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[30]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[29]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[28]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[27]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[26]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[25]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[24]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[23]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[22]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[21]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[20]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[19]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[18]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[17]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[16]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[15]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[14]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[13]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[12]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[11]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[10]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[9]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[8]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[7]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[6]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[5]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[4]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[3]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[2]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[1]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'shft_alu_shift_out_e[0]': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ecl_alu_sethi_inst_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'ifu_lsu_casa_e': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'npower_on': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'nsleep_in': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'save': 'lp_asserted_toggle_rate' = 0.5
  Setting attribute of port 'nrestore': 'lp_asserted_toggle_rate' = 0.5
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'leakage_power_effort', object type: 'root'
        : This attribute is obsolete. Use design_power_effort attribute instead.
  Setting attribute of root '/': 'leakage_power_effort' = medium
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'lp_power_optimization_weight', object type: 'design'
        : This attribute is obsolete. Use opt_leakage_to_dynamic_ratio attribute instead.
Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 0.95, the total power of 'NAND2XLLVT' is being computed as:
	  Total Power = (Leakage Power * 0.95) + (Dynamic Power * (1 - 0.95))
	  Leakage Power:     0.0695220000 nW
	  Dynamic Power:   220.4366640000 nW
	  Total Power:      11.0878791000 nW
	  Leakage Power is contributing 0.596% to the Total Power.
        : Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.
  Setting attribute of design 'sparc_exu_alu': 'lp_power_optimization_weight' = 0.95
Started checking and loading power intent for design sparc_exu_alu...
=====================================================================
Checking and loading file : ../DesignDataIn/cpf/sparc_exu_alu.cpf
Completed checking and loading power intent for design sparc_exu_alu (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==========================================================================================================================
Started applying power intent constraints on design '/designs/sparc_exu_alu'...
===============================================================================
Completed applying power intent constraints on design '/designs/sparc_exu_alu' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================================
Started checking operating conditions of nominal conditions...
==============================================================
Warning : Specified voltage not in inferred voltage range of library set. [CPF-391]
        : The voltage specified for nominal condition 'vdd_0100' is '1.000-1.000V', while the operating voltage range inferred from the operating conditions of the libraries in the library set 'gpdk045_wc_lib' is '0.899999-0.900001V'.
        : Make sure that the voltage specified in the 'create_nominal_condition' CPF command and the library set specified in the 'update_nominal_condition' CPF command are correct.
Completed checking operating conditions of nominal conditions (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
===================================================================================================================
Started reading sdc file(s) in CPF file(s)...
=============================================
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_registers"            - successful      4 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "group_path"               - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      3 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.02)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
Completed reading sdc file(s) in CPF file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Started inserting low power cells...
====================================
Info    : No isolation rules defined. [CPI-502]
        : Design: '/designs/sparc_exu_alu'.
==========================================
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
=================================================
Info    : No level shifter rules defined. [CPI-503]
        : Design: '/designs/sparc_exu_alu'.
Info    : Completed isolation cell insertion. [CPI-517]
        : 0 isolation cells inserted.
Info    : Completed level shifter insertion. [CPI-518]
        : 0 level shifter cells inserted.
Merge cell summary: 0
  ls_followed_by_iso_merge 0
  iso_followed_by_ls_merge 0
Completed inserting low power cells (runtime  0.00).
====================================================
Warning : The 'express' value for this attribute is obsolete. [MAP-39]
        : Detected deprecated value for 'syn_map_effort'.
        : Use 'low' instead.
  Setting attribute of root '/': 'syn_map_effort' = express
PBS_Express-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Express-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:24:41 (May08) |  547.2 MB | PBS_Express-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 3187 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         4.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         5.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_dout_637_2 
SOP DEBUG : Module= mux4ds_SIZE64, Cluster= ctl_637_2, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_637_2.
Number of non-ctl's : 1
mux_dout_637_2 
SOP DEBUG : Module= mux4ds_SIZE64_1, Cluster= ctl_637_2, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_637_2.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'sparc_exu_alu':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'sparc_exu_alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_5_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_5_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_5_0_c0 in sparc_exu_alu: area: 7833060850 ,dp = 21 mux = 4 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_5_0_c1 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c2 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c3 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c4 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c5 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c6 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_5_0_c7 in sparc_exu_alu: area: 7711607700 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_5_0_c6 in sparc_exu_alu: area: 6343591450 ,dp = 4 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 6343591450.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_5_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       7833060850         6343591450         6343591450         6343591450         6343591450         6343591450         6343591450         7711607700  
##>            WNS         +1979.40           +2250.90           +2250.90           +2250.90           +2250.90           +2250.90           +2250.90           +2696.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  2  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_5_0_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             7833060850 (       )    107376161.80 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             7833060850 (  +0.00)    107376161.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             7833060850 (  +0.00)    107376161.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7323224550 (  -6.51)    107376163.40 (   +1.60)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             7323224550 (  +0.00)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7323224550 (  +0.00)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START             7323224550 (  +0.00)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)              (na,csaa) and_en_v2 --> en_mux
##>                                  END             7409976800 (  +1.18)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             7323224550 (  -6.51)    107376163.40 (   +1.60)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             7323224550 (  +0.00)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             7323224550 (  +0.00)    107376163.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             7323224550 (  +0.00)    214748364.70 (+107372201.30)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 ( -11.04)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6514426650 ( -16.83)    214748364.70 (+107372202.90)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             6514426650 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  -2.62)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6343591450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             6343591450 (  +0.00)     2250.90 (-214746113.80)          0 (       0)                    0 (  +0.00)              
##>                                  END             6343591450 (  +0.00)     2250.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_5_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_5_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'sparc_exu_alu'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: sparc_exu_alu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: sparc_exu_alu, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.074s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        74.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                Message Text                                                                                                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |    2 |Bitwidth mismatch in assignment.                                                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For  |
|             |        |      | example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit          |
|             |        |      | assignment.                                                                                                                                                                                                  |
| CDFG-436    |Warning |    1 |Empty port expression.                                                                                                                                                                                        |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                                                         |
| CDFG-500    |Info    |    9 |Unused module input port.                                                                                                                                                                                     |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                            |
| CDFG-769    |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                                                          |
| CPF-391     |Warning |    1 |Specified voltage not in inferred voltage range of library set.                                                                                                                                               |
|             |        |      |Make sure that the voltage specified in the 'create_nominal_condition' CPF command and the library set specified in the 'update_nominal_condition' CPF command are correct.                                   |
| CPI-502     |Info    |    1 |No isolation rules defined.                                                                                                                                                                                   |
| CPI-503     |Info    |    1 |No level shifter rules defined.                                                                                                                                                                               |
| CPI-517     |Info    |    1 |Completed isolation cell insertion.                                                                                                                                                                           |
| CPI-518     |Info    |    1 |Completed level shifter insertion.                                                                                                                                                                            |
| CWD-19      |Info    |   28 |An implementation was inferred.                                                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-2      |Info    |   14 |Elaborating Subdesign.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| ELABUTL-123 |Warning |    5 |Undriven module output port.                                                                                                                                                                                  |
| ELABUTL-124 |Warning |    6 |Unconnected instance input port detected.                                                                                                                                                                     |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                            |
|             |        |      | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are |
|             |        |      | controlled by attribute 'hdl_unconnected_value', the default value is 0.                                                                                                                                     |
| ELABUTL-127 |Warning |    1 |Undriven module input port.                                                                                                                                                                                   |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                            |
|             |        |      | ' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute              |
|             |        |      | 'hdl_unconnected_value', the default value is 0.                                                                                                                                                             |
| ELABUTL-132 |Info    |   13 |Unused instance port.                                                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                  |
| GLO-51      |Info    |   10 |Hierarchical instance automatically ungrouped.                                                                                                                                                                |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent   |
|             |        |      | individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                               |
| LBR-3       |Info    |    2 |Appending library.                                                                                                                                                                                            |
|             |        |      |Appending libraries will overwrite some of the characteristics of the library.                                                                                                                                |
| LBR-9       |Warning |   44 |Library cell has no output pins defined.                                                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will    |
|             |        |      | mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. |
|             |        |      | If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus |
|             |        |      | will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| LBR-41      |Info    |    4 |An output library pin lacks a function attribute.                                                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                   |
| LBR-109     |Info    |    1 |Set default library domain.                                                                                                                                                                                   |
| LBR-155     |Info    | 1056 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                    |
| LBR-162     |Info    |  496 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                      |
| LBR-412     |Info    |    2 |Created nominal operating condition.                                                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| LBR-518     |Info    |    4 |Missing a function attribute in the output pin definition.                                                                                                                                                    |
| MAP-39      |Warning |    1 |The 'express' value for this attribute is obsolete.                                                                                                                                                           |
|             |        |      |Use 'low' instead.                                                                                                                                                                                            |
| MAP-300     |Warning |    1 |Design size is too small for express mapping.                                                                                                                                                                 |
|             |        |      |Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.                                                                                                     |
| PA-7        |Info    |    1 |Resetting power analysis results.                                                                                                                                                                             |
|             |        |      |All computed switching activities are removed.                                                                                                                                                                |
| POPT-502    |Warning |    1 |Total power has skewed contributions from leakage and dynamic power.                                                                                                                                          |
|             |        |      |Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the |
|             |        |      | design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is   |
|             |        |      | expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust      |
|             |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.                                                                        |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                     |
| TUI-32      |Warning |    3 |This attribute will be obsolete in a next major release.                                                                                                                                                      |
| VLOGPT-502  |Warning |    1 |Unrecognized Synthesis pragma_name found in HDL.                                                                                                                                                              |
|             |        |      |Synthesis pragmas are specially-formatted comments or attributes in the HDL that tell Genus how to synthesize the HDL.                                                                                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 0.95, the total power of 'NAND2XLLVT' is being computed as:
	  Total Power = (Leakage Power * 0.95) + (Dynamic Power * (1 - 0.95))
	  Leakage Power:     0.0695220000 nW
	  Dynamic Power:   220.4366640000 nW
	  Total Power:      11.0878791000 nW
	  Leakage Power is contributing 0.596% to the Total Power.
Mapper: Libraries have:
	domain gpdk045_wc_lib: 648 combo usable cells and 168 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        64		 33%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      129		 67%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        193		100%
Total CG Modules                        1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-34   |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                                                              |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical     |
|          |        |      | instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the       |
|          |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                                         |
| GLO-51   |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                                                   |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent      |
|          |        |      | individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                  |
| POPT-17  |Info    |    8 |The user specified clock-gating integrated cell will override the 'lp_clock_gating_control_point' and 'lp_clock_gating_style' settings.                                                                          |
| POPT-96  |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                                                  |
|          |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                                                  |
| POPT-502 |Warning |    1 |Total power has skewed contributions from leakage and dynamic power.                                                                                                                                             |
|          |        |      |Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the    |
|          |        |      | design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is      |
|          |        |      | expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust         |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.                                                                           |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'RCLK' target slack:   113 ps
Target path end-point (Port: sparc_exu_alu/alu_ecl_cout32_e)

Cost Group 'reg2out' target slack:   113 ps
Target path end-point (Port: sparc_exu_alu/alu_ecl_cout32_e)

Cost Group 'in2reg' target slack:   114 ps
Target path end-point (Pin: addsub_adder_pipe_reg[63]/d)

Cost Group 'reg2reg' target slack:   114 ps
Target path end-point (Pin: addsub_adder_pipe_reg[63]/d)

Cost Group 'cg_enable_group_RCLK' target slack:   110 ps
Target path end-point (Pin: RC_CG_HIER_INST0/RC_CGIC_INST/E (TLATNCAX4/E))

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 4806        0 

              Cost Group            Target    Slack    Diff.  Constr.
---------------------------------------------------------------------
                  in2reg               114       24              4000 
                 reg2reg               114       85              4000 
                    RCLK               113     1966              4000 
                 reg2out               113     2469              4000 
    cg_enable_group_RCLK               110     3625              4000 


Test connection status for design: sparc_exu_alu
================================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   193        100.0
Excluded from State Retention     193        100.0
    - Will not convert            193        100.0
      - Preserved                   0          0.0
      - Power intent excluded     193        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Express-Global Mapping - Elapsed_Time 13, CPU_Time 13.395515000000003
stamp 'PBS_Express-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:24:41 (May08) |  547.2 MB | PBS_Express-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:18) |  00:00:13(00:00:13) | 100.0(100.0) |   11:24:54 (May08) |  961.5 MB | PBS_Express-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>======================= Cadence Confidential (Express) =======================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>E:Initial                            8         -         -      3187     16885       547
##>E:Pre Cleanup                        0         -         -         -         -         -
##>E:Setup                              0         -         -         -         -         -
##>E:Launch ST                          0         -         -         -         -         -
##>E:Design Partition                   0         -         -         -         -         -
##>E:Create Partition Netlists          0         -         -         -         -         -
##>E:Init Power                         0         -         -         -         -         -
##>E:Budgeting                          0         -         -         -         -         -
##>E:Derenv-DB                          0         -         -         -         -         -
##>E:Debug Outputs                      0         -         -         -         -         -
##>E:ST loading                         0         -         -         -         -         -
##>E:Distributed                        0         -         -         -         -         -
##>E:Timer                              0         -         -         -         -         -
##>E:Assembly                           0         -         -         -         -         -
##>E:DFT                                0         -         -         -         -         -
##>E:Const Prop                         0         -         -      2427      4399       961
##>E:Cleanup                            0         -         -         -         -         -
##>E:Misc                              13
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       21
##>========================================================================================
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           May 08 2025  11:24:54 am
  Module:                 sparc_exu_alu
  Library domain:         gpdk045_wc_lib
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         gpdk045_bc_lib
    Domain index:         1
    Technology library:   fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Cost Group   : 'in2reg' (path_group 'alu.sdc_line_9')
Timing slack :      24ps 
Start-point  : byp_alu_rs2_data_e_l[0]
End-point    : addsub_adder_pipe_reg[63]/D
Mode         : 0100_mode

Error: report_power is missing an argument for option -detail.
Unrecognized option of report_power: -detail -1
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : sparc_exu_alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : lp_asserted
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Info   : PWRA-0002 Started 'average' power computation from attr values.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  41% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=0, Error=0, Fatal=0
Instance: /sparc_exu_alu
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     3.44561e-08  1.23968e-04  3.73612e-06  1.27738e-04  24.98%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     1.65255e-07  2.51545e-04  1.24566e-04  3.76275e-04  73.58%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     1.67010e-10  1.23571e-06  6.13170e-06  7.36757e-06   1.44%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     1.99878e-07  3.76748e-04  1.34433e-04  5.11381e-04 100.00%
  Percentage           0.04%       73.67%       26.29%      100.00% 100.00%
  -------------------------------------------------------------------------
  Setting attribute of root '/': 'syn_opt_effort' = high
Warning : Attribute 'power_library' is not set. [POPT-505]
        : Library domain 'gpdk045_wc_lib' has no power library domain assigned.
        : The attribute 'power_library' should be set for a library domain if leakage power optimization is enabled. Often timing libraries do not have the correct PVT conditions for the worst leakage power; hence the leakage power difference between the different Vth cell types is smaller than in the worst case leakage PVT. It is therefore recommended to use different libraries for timing and power optimization. See also "Low Power Implementation" guideline.
Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 0.95, the total power of 'NAND2XLLVT' is being computed as:
	  Total Power = (Leakage Power * 0.95) + (Dynamic Power * (1 - 0.95))
	  Leakage Power:     0.0695220000 nW
	  Dynamic Power:   220.4366640000 nW
	  Total Power:      11.0878791000 nW
	  Leakage Power is contributing 0.596% to the Total Power.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'sparc_exu_alu' using 'high' effort.

Test connection status for design: sparc_exu_alu
================================================
Connected 0 out of 0 clock-gating instances.
  Decloning clock-gating logic from /designs/sparc_exu_alu
Forcing hierarchical CG on for clock_gating declone -hier
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                  4400        0         0         0        0        195 
-------------------------------------------------------------------------------
 const_prop                 4400        0         0         0        0        195 
 simp_cc_inputs             4399        0         0         0        0        194 
-------------------------------------------------------------------------------
 hi_fo_buf                  4399        0         0         0        0        194 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                 4399        0         0         0        0        194 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   4399        0         0         0        0        194 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   4399        0         0         0        0        194 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                 4399        0         0         0        0        194 
 p_rem_buf                  4165        0         0         0        0        145 
 p_rem_inv                  3852        0         0         0        0        114 
 p_merge_bi                 3830        0         0         0        0        111 
 io_phase                   3829        0         0         0        0        111 
 gate_comp                  3829        0         0         0        0        110 
 glob_power                 4006        0         0         0        0         74 
 power_down                 4013        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf       133  (      132 /      133 )  0.19
       p_rem_inv       212  (      212 /      212 )  0.23
      p_merge_bi        32  (       30 /       30 )  0.09
        io_phase         5  (        2 /        2 )  0.01
       gate_comp        69  (        1 /        1 )  0.21
       gcomp_mog        17  (        0 /        0 )  0.09
      glob_power       104  (       80 /      104 )  0.16
      power_down       106  (       58 /       58 )  0.36
      size_n_buf         1  (        0 /        0 )  0.01
       p_rem_buf         1  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
      p_merge_bi         2  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                 4013        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   4013        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   4013        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                 4013        0         0         0        0         66 
 glob_power                 4014        0         0         0        0         66 
 power_down                 4012        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         1  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
      p_merge_bi         2  (        0 /        0 )  0.00
        io_phase         3  (        0 /        0 )  0.01
       gate_comp        67  (        0 /        0 )  0.21
       gcomp_mog        17  (        0 /        0 )  0.10
      glob_power        60  (        6 /       60 )  0.07
      power_down        69  (        4 /        5 )  0.19
      size_n_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                 4012        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
         ao_bufs         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4012        0         0         0        0         66 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info    |    2 |Resetting power analysis results.                                                                                                                                                                                |
|          |        |      |All computed switching activities are removed.                                                                                                                                                                   |
| POPT-51  |Info    |    1 |Could not declone clock-gating instances.                                                                                                                                                                        |
|          |        |      |The design should have 2 or more clock-gating instances for decloning.                                                                                                                                           |
| POPT-96  |Info    |    1 |One or more cost groups were automatically created for clock gate enable paths.                                                                                                                                  |
|          |        |      |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                                                                  |
| POPT-502 |Warning |    1 |Total power has skewed contributions from leakage and dynamic power.                                                                                                                                             |
|          |        |      |Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the    |
|          |        |      | design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is      |
|          |        |      | expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust         |
|          |        |      | 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.                                                                           |
| POPT-505 |Warning |    1 |Attribute 'power_library' is not set.                                                                                                                                                                            |
|          |        |      |The attribute 'power_library' should be set for a library domain if leakage power optimization is enabled. Often timing libraries do not have the correct PVT conditions for the worst leakage power; hence the  |
|          |        |      | leakage power difference between the different Vth cell types is smaller than in the worst case leakage PVT. It is therefore recommended to use different libraries for timing and power optimization. See also |
|          |        |      | 'Low Power Implementation' guideline.                                                                                                                                                                           |
| RPT-16   |Info    |    1 |Joules engine is used.                                                                                                                                                                                           |
| SYNTH-7  |Info    |    1 |Incrementally optimizing.                                                                                                                                                                                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'sparc_exu_alu'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           May 08 2025  11:24:57 am
  Module:                 sparc_exu_alu
  Library domain:         gpdk045_wc_lib
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         gpdk045_bc_lib
    Domain index:         1
    Technology library:   fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Cost Group   : 'reg2reg' (path_group 'alu.sdc_line_8')
Timing slack :       3ps 
Start-point  : addsub_sub_dff_sw/q_reg[0]/CK
End-point    : addsub_adder_pipe_reg[63]/D
Mode         : 0100_mode

Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist sparc_exu_alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : lp_asserted
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Info   : PWRA-0002 Started 'average' power computation from attr values.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=0, Error=0, Fatal=0
Output file: reports/PowerAfterOpt.rpt


Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Output file: ./reports/compile.power.rpt
WARNING: This version of the tool is 785 days old.
legacy_genus:/> win
invalid command name "win"
legacy_genus:/> win
invalid command name "win"

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 108s, ST: 32s, FG: 32s, CPU: 5.2%}, MEM {curr: 1.5G, peak: 1.6G, phys curr: 0.9G, phys peak: 0.9G}, SYS {load: 0.3, cpu: 12, total: 15.1G, free: 9.3G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 109s, ST: 32s, FG: 32s, CPU: 5.2%}, MEM {curr: 1.5G, peak: 1.6G, phys curr: 0.9G, phys peak: 0.9G}, SYS {load: 0.3, cpu: 12, total: 15.1G, free: 9.3G}
Abnormal exit.
