$date
  Sat Feb 10 18:10:38 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module lcm_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " rst_tb $end
$var reg 1 # start_tb $end
$var reg 8 $ num1_tb[7:0] $end
$var reg 8 % num2_tb[7:0] $end
$var reg 16 & outputval_tb[15:0] $end
$var reg 1 ' done_tb $end
$scope module gcd_instance $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var reg 1 * start $end
$var reg 8 + num1[7:0] $end
$var reg 8 , num2[7:0] $end
$var reg 16 - outputval[15:0] $end
$var reg 1 . done $end
$comment currentstate is not handled $end
$comment nextstate is not handled $end
$var reg 8 / a[7:0] $end
$var reg 8 0 b[7:0] $end
$var reg 16 1 temp[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00001100 $
b00010110 %
bUUUUUUUUUUUUUUUU &
0'
0(
1)
0*
b00001100 +
b00010110 ,
bUUUUUUUUUUUUUUUU -
0.
bUUUUUUUU /
bUUUUUUUU 0
bUUUUUUUUUUUUUUUU 1
#5000000
1!
1(
#10000000
0!
0"
1#
b00000110 $
0(
0)
1*
b00000110 +
b00000110 /
b00010110 0
bXXXXXXXXXXXXXXXX 1
#15000000
1!
1(
#20000000
0!
0(
#25000000
1!
1(
#30000000
0!
0(
#35000000
1!
1(
#40000000
0!
0(
#45000000
1!
1(
#50000000
0!
0(
#55000000
1!
1(
#60000000
0!
0(
#65000000
1!
1(
#70000000
0!
0(
#75000000
1!
1(
#80000000
0!
0(
#85000000
1!
1(
#90000000
0!
0(
#95000000
1!
1(
#100000000
