#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e6a9144d90 .scope module, "pipelined_alu_tb" "pipelined_alu_tb" 2 2;
 .timescale 0 0;
v000001e6a91b1440_0 .var "alu_control", 5 0;
v000001e6a91b18a0_0 .var "alu_src", 0 0;
v000001e6a91b13a0_0 .var "ex_mem_alu_result_in", 31 0;
v000001e6a91b20c0_0 .var "forwardA", 1 0;
v000001e6a91b1bc0_0 .var "forwardB", 1 0;
v000001e6a91b2660_0 .var "imm_val_r", 31 0;
v000001e6a91b25c0_0 .var "mem_wb_result_in", 31 0;
v000001e6a91b2480_0 .var "read_data1_in", 31 0;
v000001e6a91b14e0_0 .var "read_data2_in", 31 0;
v000001e6a91b1d00_0 .net "result", 31 0, v000001e6a91b1a80_0;  1 drivers
v000001e6a91b2700_0 .var "shamt", 4 0;
S_000001e6a91454c0 .scope module, "uut" "pipelined_alu" 2 13, 3 2 0, S_000001e6a9144d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1_in";
    .port_info 1 /INPUT 32 "read_data2_in";
    .port_info 2 /INPUT 32 "ex_mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_wb_result_in";
    .port_info 4 /INPUT 2 "forwardA";
    .port_info 5 /INPUT 2 "forwardB";
    .port_info 6 /INPUT 6 "alu_control";
    .port_info 7 /INPUT 32 "imm_val_r";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 1 "alu_src";
    .port_info 10 /OUTPUT 32 "result";
L_000001e6a91b3768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6a915f790_0 .net/2u *"_ivl_0", 1 0, L_000001e6a91b3768;  1 drivers
v000001e6a915ed90_0 .net *"_ivl_10", 0 0, L_000001e6a91b1260;  1 drivers
v000001e6a915eed0_0 .net *"_ivl_12", 31 0, L_000001e6a91b1800;  1 drivers
v000001e6a915ee30_0 .net *"_ivl_14", 31 0, L_000001e6a91b0cc0;  1 drivers
L_000001e6a91b3840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6a915eb10_0 .net/2u *"_ivl_18", 1 0, L_000001e6a91b3840;  1 drivers
v000001e6a915f0b0_0 .net *"_ivl_2", 0 0, L_000001e6a91b16c0;  1 drivers
v000001e6a915f470_0 .net *"_ivl_20", 0 0, L_000001e6a91b1da0;  1 drivers
L_000001e6a91b3888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e6a915f970_0 .net/2u *"_ivl_22", 1 0, L_000001e6a91b3888;  1 drivers
v000001e6a915f3d0_0 .net *"_ivl_24", 0 0, L_000001e6a91b1580;  1 drivers
L_000001e6a91b38d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e6a915ef70_0 .net/2u *"_ivl_26", 1 0, L_000001e6a91b38d0;  1 drivers
v000001e6a915f010_0 .net *"_ivl_28", 0 0, L_000001e6a91b27a0;  1 drivers
v000001e6a915f830_0 .net *"_ivl_30", 31 0, L_000001e6a91b1300;  1 drivers
v000001e6a915f5b0_0 .net *"_ivl_32", 31 0, L_000001e6a91b28e0;  1 drivers
L_000001e6a91b37b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e6a915f150_0 .net/2u *"_ivl_4", 1 0, L_000001e6a91b37b0;  1 drivers
v000001e6a915f290_0 .net *"_ivl_6", 0 0, L_000001e6a91b11c0;  1 drivers
L_000001e6a91b37f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e6a915f510_0 .net/2u *"_ivl_8", 1 0, L_000001e6a91b37f8;  1 drivers
v000001e6a915ebb0_0 .net "alu_control", 5 0, v000001e6a91b1440_0;  1 drivers
v000001e6a915ecf0_0 .net "alu_src", 0 0, v000001e6a91b18a0_0;  1 drivers
v000001e6a915f6f0_0 .net "ex_mem_alu_result_in", 31 0, v000001e6a91b13a0_0;  1 drivers
v000001e6a915f650_0 .net "final_src2", 31 0, L_000001e6a91b1120;  1 drivers
v000001e6a915f1f0_0 .net "forwardA", 1 0, v000001e6a91b20c0_0;  1 drivers
v000001e6a915f8d0_0 .net "forwardB", 1 0, v000001e6a91b1bc0_0;  1 drivers
v000001e6a915f330_0 .net "forwarded_src1", 31 0, L_000001e6a91b0d60;  1 drivers
v000001e6a915ea70_0 .net "forwarded_src2_reg", 31 0, L_000001e6a91b1e40;  1 drivers
v000001e6a915ec50_0 .net "imm_val_r", 31 0, v000001e6a91b2660_0;  1 drivers
v000001e6a91b0b80_0 .net "mem_wb_result_in", 31 0, v000001e6a91b25c0_0;  1 drivers
v000001e6a91b0c20_0 .net "read_data1_in", 31 0, v000001e6a91b2480_0;  1 drivers
v000001e6a91b1b20_0 .net "read_data2_in", 31 0, v000001e6a91b14e0_0;  1 drivers
v000001e6a91b1a80_0 .var "result", 31 0;
v000001e6a91b2020_0 .net "shamt", 4 0, v000001e6a91b2700_0;  1 drivers
E_000001e6a913cd30/0 .event anyedge, v000001e6a915ebb0_0, v000001e6a915f330_0, v000001e6a915f650_0, v000001e6a915ec50_0;
E_000001e6a913cd30/1 .event anyedge, v000001e6a91b2020_0, v000001e6a915ea70_0;
E_000001e6a913cd30 .event/or E_000001e6a913cd30/0, E_000001e6a913cd30/1;
L_000001e6a91b16c0 .cmp/eq 2, v000001e6a91b20c0_0, L_000001e6a91b3768;
L_000001e6a91b11c0 .cmp/eq 2, v000001e6a91b20c0_0, L_000001e6a91b37b0;
L_000001e6a91b1260 .cmp/eq 2, v000001e6a91b20c0_0, L_000001e6a91b37f8;
L_000001e6a91b1800 .functor MUXZ 32, v000001e6a91b2480_0, v000001e6a91b13a0_0, L_000001e6a91b1260, C4<>;
L_000001e6a91b0cc0 .functor MUXZ 32, L_000001e6a91b1800, v000001e6a91b25c0_0, L_000001e6a91b11c0, C4<>;
L_000001e6a91b0d60 .functor MUXZ 32, L_000001e6a91b0cc0, v000001e6a91b2480_0, L_000001e6a91b16c0, C4<>;
L_000001e6a91b1da0 .cmp/eq 2, v000001e6a91b1bc0_0, L_000001e6a91b3840;
L_000001e6a91b1580 .cmp/eq 2, v000001e6a91b1bc0_0, L_000001e6a91b3888;
L_000001e6a91b27a0 .cmp/eq 2, v000001e6a91b1bc0_0, L_000001e6a91b38d0;
L_000001e6a91b1300 .functor MUXZ 32, v000001e6a91b14e0_0, v000001e6a91b13a0_0, L_000001e6a91b27a0, C4<>;
L_000001e6a91b28e0 .functor MUXZ 32, L_000001e6a91b1300, v000001e6a91b25c0_0, L_000001e6a91b1580, C4<>;
L_000001e6a91b1e40 .functor MUXZ 32, L_000001e6a91b28e0, v000001e6a91b14e0_0, L_000001e6a91b1da0, C4<>;
L_000001e6a91b1120 .functor MUXZ 32, L_000001e6a91b1e40, v000001e6a91b2660_0, v000001e6a91b18a0_0, C4<>;
    .scope S_000001e6a91454c0;
T_0 ;
    %wait E_000001e6a913cd30;
    %load/vec4 v000001e6a915ebb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.0 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.1 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %sub;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.2 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.3 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.38, 8;
T_0.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.38, 8;
 ; End of false expr.
    %blend;
T_0.38;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.4 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.40, 8;
T_0.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.40, 8;
 ; End of false expr.
    %blend;
T_0.40;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.5 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %xor;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.6 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.7 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.8 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %or;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.9 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915f650_0;
    %and;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.10 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.11 ;
    %load/vec4 v000001e6a915f330_0;
    %ix/getv 4, v000001e6a91b2020_0;
    %shiftl 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.12 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.42, 8;
T_0.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.42, 8;
 ; End of false expr.
    %blend;
T_0.42;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.13 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.43, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.44, 8;
T_0.43 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.44, 8;
 ; End of false expr.
    %blend;
T_0.44;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.14 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %xor;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.15 ;
    %load/vec4 v000001e6a915f330_0;
    %ix/getv 4, v000001e6a91b2020_0;
    %shiftr 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.16 ;
    %load/vec4 v000001e6a915f330_0;
    %ix/getv 4, v000001e6a91b2020_0;
    %shiftr/s 4;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.17 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %or;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.18 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %and;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.19 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.20 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.21 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.22 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.23 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.24 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.25 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.26 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.27 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ea70_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.28 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ea70_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.29 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ea70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.50, 8;
T_0.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.50, 8;
 ; End of false expr.
    %blend;
T_0.50;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.30 ;
    %load/vec4 v000001e6a915ea70_0;
    %load/vec4 v000001e6a915f330_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.52, 8;
T_0.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.52, 8;
 ; End of false expr.
    %blend;
T_0.52;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.31 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ea70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.54, 8;
T_0.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.54, 8;
 ; End of false expr.
    %blend;
T_0.54;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.32 ;
    %load/vec4 v000001e6a915ea70_0;
    %load/vec4 v000001e6a915f330_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.55, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.56, 8;
T_0.55 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.56, 8;
 ; End of false expr.
    %blend;
T_0.56;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.33 ;
    %load/vec4 v000001e6a915ec50_0;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.34 ;
    %load/vec4 v000001e6a915f330_0;
    %load/vec4 v000001e6a915ec50_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001e6a91b1a80_0, 0, 32;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e6a9144d90;
T_1 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001e6a91b2480_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001e6a91b14e0_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001e6a91b13a0_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001e6a91b25c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a91b20c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a91b1bc0_0, 0, 2;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001e6a91b1440_0, 0, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001e6a91b2660_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001e6a91b2700_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a91b18a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 43 "$display", "=== Test Case 1: No forwarding ADD ===" {0 0 0};
    %vpi_call 2 44 "$display", "Result: %h (Expected: 30)", v000001e6a91b1d00_0 {0 0 0};
    %vpi_call 2 47 "$display", "\012=== Test Case 2: Forward EX/MEM to src1 ===" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e6a91b20c0_0, 0, 2;
    %delay 1, 0;
    %vpi_call 2 50 "$display", "Result: %h (Expected: 120)", v000001e6a91b1d00_0 {0 0 0};
    %vpi_call 2 53 "$display", "\012=== Test Case 3: Forward MEM/WB to src2 ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a91b20c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e6a91b1bc0_0, 0, 2;
    %delay 1, 0;
    %vpi_call 2 57 "$display", "Result: %h (Expected: 210)", v000001e6a91b1d00_0 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== Test Case 4: ADDI with immediate ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a91b1bc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a91b18a0_0, 0, 1;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001e6a91b1440_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 65 "$display", "Result: %h (Expected: 15)", v000001e6a91b1d00_0 {0 0 0};
    %vpi_call 2 68 "$display", "\012=== Test Case 5: BEQ with forwarding ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a91b18a0_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001e6a91b1440_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e6a91b20c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e6a91b1bc0_0, 0, 2;
    %delay 1, 0;
    %vpi_call 2 74 "$display", "Result: %h (Expected: 1 - equal)", v000001e6a91b1d00_0 {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
