\hypertarget{group__TIM__AutoReloadPreload}{}\doxysection{TIM Auto-\/\+Reload Preload}
\label{group__TIM__AutoReloadPreload}\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
Collaboration diagram for TIM Auto-\/\+Reload Preload\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__AutoReloadPreload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}{TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__TIM__AutoReloadPreload_gaaa36f0c74b1d1ec83b0c105bfedfa309}{TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__TIM__AutoReloadPreload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}\label{group__TIM__AutoReloadPreload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}} 
\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}!TIM\_AUTORELOAD\_PRELOAD\_DISABLE@{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}}
\index{TIM\_AUTORELOAD\_PRELOAD\_DISABLE@{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}!TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
\doxysubsubsection{\texorpdfstring{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}{TIM\_AUTORELOAD\_PRELOAD\_DISABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+DISABLE~0x00000000U}

TIMx\+\_\+\+ARR register is not buffered \mbox{\Hypertarget{group__TIM__AutoReloadPreload_gaaa36f0c74b1d1ec83b0c105bfedfa309}\label{group__TIM__AutoReloadPreload_gaaa36f0c74b1d1ec83b0c105bfedfa309}} 
\index{TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}!TIM\_AUTORELOAD\_PRELOAD\_ENABLE@{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}}
\index{TIM\_AUTORELOAD\_PRELOAD\_ENABLE@{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}!TIM Auto-\/Reload Preload@{TIM Auto-\/Reload Preload}}
\doxysubsubsection{\texorpdfstring{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}{TIM\_AUTORELOAD\_PRELOAD\_ENABLE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+AUTORELOAD\+\_\+\+PRELOAD\+\_\+\+ENABLE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}}

TIMx\+\_\+\+ARR register is buffered 