<stg><name>SIGMOID</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %tmp_2 = fcmp_olt  i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %bitcast_ln12 = bitcast i32 %x_read

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="32">
<![CDATA[
entry:5 %trunc_ln12 = trunc i32 %bitcast_ln12

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %icmp_ln12 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:7 %icmp_ln12_1 = icmp_eq  i23 %trunc_ln12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %or_ln12 = or i1 %icmp_ln12_1, i1 %icmp_ln12

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %tmp_2 = fcmp_olt  i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %and_ln12 = and i1 %or_ln12, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %xor_ln12 = xor i32 %bitcast_ln12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %bitcast_ln12_1 = bitcast i32 %xor_ln12

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %temp = select i1 %and_ln12, i32 %bitcast_ln12_1, i32 %x_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %bitcast_ln13 = bitcast i32 %temp

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
entry:16 %trunc_ln13 = trunc i32 %bitcast_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %icmp_ln13 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:18 %icmp_ln13_1 = icmp_eq  i23 %trunc_ln13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %tmp_4 = fcmp_ogt  i32 %temp, i32 6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
entry:22 %tmp = fpext i32 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %tmp_6 = fcmp_ogt  i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %tmp_4 = fcmp_ogt  i32 %temp, i32 6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
entry:22 %tmp = fpext i32 %temp

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %tmp_6 = fcmp_ogt  i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %p_op = dmul i64 %tmp, i64 42.5

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %p_op = dmul i64 %tmp, i64 42.5

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %p_op = dmul i64 %tmp, i64 42.5

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %p_op = dmul i64 %tmp, i64 42.5

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %and_ln13 = and i1 %or_ln13, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
entry:24 %bitcast_ln459 = bitcast i64 %p_op

]]></Node>
<StgValue><ssdm name="bitcast_ln459"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %data = select i1 %and_ln13, i64 4643176031446892544, i64 %bitcast_ln459

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:26 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="52" op_0_bw="64">
<![CDATA[
entry:28 %trunc_ln505 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln505"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
entry:29 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="137" op_0_bw="54">
<![CDATA[
entry:30 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
entry:31 %zext_ln486 = zext i11 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln486"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:32 %add_ln486 = add i12 %zext_ln486, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:33 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:34 %sub_ln18 = sub i11 1023, i11 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="11">
<![CDATA[
entry:35 %sext_ln18 = sext i11 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:36 %select_ln18 = select i1 %tmp_303, i12 %sext_ln18, i12 %add_ln486

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
entry:37 %sext_ln18_1 = sext i12 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="137" op_0_bw="32">
<![CDATA[
entry:38 %zext_ln18 = zext i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
entry:39 %lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
entry:40 %shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:43 %val = select i1 %tmp_303, i8 %tmp_s, i8 %tmp_152

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %result_2 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:45 %result = select i1 %xs_sign, i8 %result_2, i8 %val

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
entry:48 %zext_ln15_1 = zext i8 %result

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %sigmoidLUT_1_addr = getelementptr i32 %sigmoidLUT_1, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="sigmoidLUT_1_addr"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
entry:50 %sigmoidLUT_1_load = load i8 %sigmoidLUT_1_addr

]]></Node>
<StgValue><ssdm name="sigmoidLUT_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln9 = specmemcore void @_ssdm_op_SpecMemCore, i32 %sigmoidLUT_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln9"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:47 %and_ln15 = and i1 %or_ln12, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
entry:50 %sigmoidLUT_1_load = load i8 %sigmoidLUT_1_addr

]]></Node>
<StgValue><ssdm name="sigmoidLUT_1_load"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:51 %bitcast_ln15 = bitcast i32 %sigmoidLUT_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %xor_ln15 = xor i32 %bitcast_ln15, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:53 %bitcast_ln15_1 = bitcast i32 %xor_ln15

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:54 %select_ln15 = select i1 %and_ln15, i32 %sigmoidLUT_1_load, i32 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32">
<![CDATA[
entry:55 %ret_ln15 = ret i32 %select_ln15

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="94" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="95" name="sigmoidLUT_1" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="sigmoidLUT_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.float" to="x_read" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="x" to="x_read" fromId="94" toId="11">
</dataflow>
<dataflow id="99" from="x_read" to="tmp_2" fromId="11" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_100" to="tmp_2" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="x_read" to="bitcast_ln12" fromId="11" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="bitcast_ln12" to="tmp_1" fromId="13" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_1" fromId="106" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_108" to="tmp_1" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="bitcast_ln12" to="trunc_ln12" fromId="13" toId="15">
</dataflow>
<dataflow id="111" from="tmp_1" to="icmp_ln12" fromId="14" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln12" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="trunc_ln12" to="icmp_ln12_1" fromId="15" toId="17">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln12_1" fromId="115" toId="17">
</dataflow>
<dataflow id="117" from="icmp_ln12_1" to="or_ln12" fromId="17" toId="18">
</dataflow>
<dataflow id="118" from="icmp_ln12" to="or_ln12" fromId="16" toId="18">
</dataflow>
<dataflow id="119" from="x_read" to="tmp_2" fromId="11" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_100" to="tmp_2" fromId="100" toId="19">
</dataflow>
<dataflow id="121" from="or_ln12" to="and_ln12" fromId="18" toId="20">
</dataflow>
<dataflow id="122" from="tmp_2" to="and_ln12" fromId="19" toId="20">
</dataflow>
<dataflow id="123" from="bitcast_ln12" to="xor_ln12" fromId="13" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_124" to="xor_ln12" fromId="124" toId="21">
</dataflow>
<dataflow id="126" from="xor_ln12" to="bitcast_ln12_1" fromId="21" toId="22">
</dataflow>
<dataflow id="127" from="and_ln12" to="temp" fromId="20" toId="23">
</dataflow>
<dataflow id="128" from="bitcast_ln12_1" to="temp" fromId="22" toId="23">
</dataflow>
<dataflow id="129" from="x_read" to="temp" fromId="11" toId="23">
</dataflow>
<dataflow id="130" from="temp" to="bitcast_ln13" fromId="23" toId="24">
</dataflow>
<dataflow id="131" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_3" fromId="103" toId="25">
</dataflow>
<dataflow id="132" from="bitcast_ln13" to="tmp_3" fromId="24" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_106" to="tmp_3" fromId="106" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_108" to="tmp_3" fromId="108" toId="25">
</dataflow>
<dataflow id="135" from="bitcast_ln13" to="trunc_ln13" fromId="24" toId="26">
</dataflow>
<dataflow id="136" from="tmp_3" to="icmp_ln13" fromId="25" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_112" to="icmp_ln13" fromId="112" toId="27">
</dataflow>
<dataflow id="138" from="trunc_ln13" to="icmp_ln13_1" fromId="26" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_115" to="icmp_ln13_1" fromId="115" toId="28">
</dataflow>
<dataflow id="140" from="temp" to="tmp_4" fromId="23" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_141" to="tmp_4" fromId="141" toId="29">
</dataflow>
<dataflow id="143" from="temp" to="tmp" fromId="23" toId="30">
</dataflow>
<dataflow id="144" from="x_read" to="tmp_6" fromId="11" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_100" to="tmp_6" fromId="100" toId="31">
</dataflow>
<dataflow id="146" from="temp" to="tmp_4" fromId="23" toId="32">
</dataflow>
<dataflow id="147" from="StgValue_141" to="tmp_4" fromId="141" toId="32">
</dataflow>
<dataflow id="148" from="temp" to="tmp" fromId="23" toId="33">
</dataflow>
<dataflow id="149" from="x_read" to="tmp_6" fromId="11" toId="34">
</dataflow>
<dataflow id="150" from="StgValue_100" to="tmp_6" fromId="100" toId="34">
</dataflow>
<dataflow id="151" from="tmp" to="p_op" fromId="33" toId="35">
</dataflow>
<dataflow id="153" from="StgValue_152" to="p_op" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="tmp" to="p_op" fromId="33" toId="36">
</dataflow>
<dataflow id="155" from="StgValue_152" to="p_op" fromId="152" toId="36">
</dataflow>
<dataflow id="156" from="tmp" to="p_op" fromId="33" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_152" to="p_op" fromId="152" toId="37">
</dataflow>
<dataflow id="158" from="tmp" to="p_op" fromId="33" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_152" to="p_op" fromId="152" toId="38">
</dataflow>
<dataflow id="160" from="icmp_ln13_1" to="or_ln13" fromId="28" toId="39">
</dataflow>
<dataflow id="161" from="icmp_ln13" to="or_ln13" fromId="27" toId="39">
</dataflow>
<dataflow id="162" from="or_ln13" to="and_ln13" fromId="39" toId="40">
</dataflow>
<dataflow id="163" from="tmp_4" to="and_ln13" fromId="32" toId="40">
</dataflow>
<dataflow id="164" from="p_op" to="bitcast_ln459" fromId="38" toId="41">
</dataflow>
<dataflow id="165" from="and_ln13" to="data" fromId="40" toId="42">
</dataflow>
<dataflow id="167" from="StgValue_166" to="data" fromId="166" toId="42">
</dataflow>
<dataflow id="168" from="bitcast_ln459" to="data" fromId="41" toId="42">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitSelect.i1.i64.i32" to="xs_sign" fromId="169" toId="43">
</dataflow>
<dataflow id="171" from="data" to="xs_sign" fromId="42" toId="43">
</dataflow>
<dataflow id="173" from="StgValue_172" to="xs_sign" fromId="172" toId="43">
</dataflow>
<dataflow id="175" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="xs_exp" fromId="174" toId="44">
</dataflow>
<dataflow id="176" from="data" to="xs_exp" fromId="42" toId="44">
</dataflow>
<dataflow id="178" from="StgValue_177" to="xs_exp" fromId="177" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_179" to="xs_exp" fromId="179" toId="44">
</dataflow>
<dataflow id="181" from="data" to="trunc_ln505" fromId="42" toId="45">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i54.i1.i52.i1" to="mantissa" fromId="182" toId="46">
</dataflow>
<dataflow id="185" from="StgValue_184" to="mantissa" fromId="184" toId="46">
</dataflow>
<dataflow id="186" from="trunc_ln505" to="mantissa" fromId="45" toId="46">
</dataflow>
<dataflow id="188" from="StgValue_187" to="mantissa" fromId="187" toId="46">
</dataflow>
<dataflow id="189" from="mantissa" to="zext_ln15" fromId="46" toId="47">
</dataflow>
<dataflow id="190" from="xs_exp" to="zext_ln486" fromId="44" toId="48">
</dataflow>
<dataflow id="191" from="zext_ln486" to="add_ln486" fromId="48" toId="49">
</dataflow>
<dataflow id="193" from="StgValue_192" to="add_ln486" fromId="192" toId="49">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_303" fromId="194" toId="50">
</dataflow>
<dataflow id="196" from="add_ln486" to="tmp_303" fromId="49" toId="50">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_303" fromId="197" toId="50">
</dataflow>
<dataflow id="200" from="StgValue_199" to="sub_ln18" fromId="199" toId="51">
</dataflow>
<dataflow id="201" from="xs_exp" to="sub_ln18" fromId="44" toId="51">
</dataflow>
<dataflow id="202" from="sub_ln18" to="sext_ln18" fromId="51" toId="52">
</dataflow>
<dataflow id="203" from="tmp_303" to="select_ln18" fromId="50" toId="53">
</dataflow>
<dataflow id="204" from="sext_ln18" to="select_ln18" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="add_ln486" to="select_ln18" fromId="49" toId="53">
</dataflow>
<dataflow id="206" from="select_ln18" to="sext_ln18_1" fromId="53" toId="54">
</dataflow>
<dataflow id="207" from="sext_ln18_1" to="zext_ln18" fromId="54" toId="55">
</dataflow>
<dataflow id="208" from="zext_ln15" to="lshr_ln18" fromId="47" toId="56">
</dataflow>
<dataflow id="209" from="zext_ln18" to="lshr_ln18" fromId="55" toId="56">
</dataflow>
<dataflow id="210" from="zext_ln15" to="shl_ln18" fromId="47" toId="57">
</dataflow>
<dataflow id="211" from="zext_ln18" to="shl_ln18" fromId="55" toId="57">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i8.i137.i32.i32" to="tmp_s" fromId="212" toId="58">
</dataflow>
<dataflow id="214" from="lshr_ln18" to="tmp_s" fromId="56" toId="58">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp_s" fromId="215" toId="58">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_s" fromId="217" toId="58">
</dataflow>
<dataflow id="219" from="_ssdm_op_PartSelect.i8.i137.i32.i32" to="tmp_152" fromId="212" toId="59">
</dataflow>
<dataflow id="220" from="shl_ln18" to="tmp_152" fromId="57" toId="59">
</dataflow>
<dataflow id="221" from="StgValue_215" to="tmp_152" fromId="215" toId="59">
</dataflow>
<dataflow id="222" from="StgValue_217" to="tmp_152" fromId="217" toId="59">
</dataflow>
<dataflow id="223" from="tmp_303" to="val" fromId="50" toId="60">
</dataflow>
<dataflow id="224" from="tmp_s" to="val" fromId="58" toId="60">
</dataflow>
<dataflow id="225" from="tmp_152" to="val" fromId="59" toId="60">
</dataflow>
<dataflow id="227" from="StgValue_226" to="result_2" fromId="226" toId="61">
</dataflow>
<dataflow id="228" from="val" to="result_2" fromId="60" toId="61">
</dataflow>
<dataflow id="229" from="xs_sign" to="result" fromId="43" toId="62">
</dataflow>
<dataflow id="230" from="result_2" to="result" fromId="61" toId="62">
</dataflow>
<dataflow id="231" from="val" to="result" fromId="60" toId="62">
</dataflow>
<dataflow id="232" from="result" to="zext_ln15_1" fromId="62" toId="63">
</dataflow>
<dataflow id="233" from="sigmoidLUT_1" to="sigmoidLUT_1_addr" fromId="95" toId="64">
</dataflow>
<dataflow id="235" from="StgValue_234" to="sigmoidLUT_1_addr" fromId="234" toId="64">
</dataflow>
<dataflow id="236" from="zext_ln15_1" to="sigmoidLUT_1_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="237" from="sigmoidLUT_1_addr" to="sigmoidLUT_1_load" fromId="64" toId="65">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="238" toId="66">
</dataflow>
<dataflow id="241" from="StgValue_240" to="specpipeline_ln10" fromId="240" toId="66">
</dataflow>
<dataflow id="243" from="StgValue_242" to="specpipeline_ln10" fromId="242" toId="66">
</dataflow>
<dataflow id="244" from="StgValue_242" to="specpipeline_ln10" fromId="242" toId="66">
</dataflow>
<dataflow id="245" from="StgValue_242" to="specpipeline_ln10" fromId="242" toId="66">
</dataflow>
<dataflow id="247" from="empty_0" to="specpipeline_ln10" fromId="246" toId="66">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecMemCore" to="specmemcore_ln9" fromId="248" toId="67">
</dataflow>
<dataflow id="250" from="sigmoidLUT_1" to="specmemcore_ln9" fromId="95" toId="67">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specmemcore_ln9" fromId="251" toId="67">
</dataflow>
<dataflow id="254" from="StgValue_253" to="specmemcore_ln9" fromId="253" toId="67">
</dataflow>
<dataflow id="256" from="StgValue_255" to="specmemcore_ln9" fromId="255" toId="67">
</dataflow>
<dataflow id="257" from="or_ln12" to="and_ln15" fromId="18" toId="68">
</dataflow>
<dataflow id="258" from="tmp_6" to="and_ln15" fromId="34" toId="68">
</dataflow>
<dataflow id="259" from="sigmoidLUT_1_addr" to="sigmoidLUT_1_load" fromId="64" toId="69">
</dataflow>
<dataflow id="260" from="sigmoidLUT_1_load" to="bitcast_ln15" fromId="69" toId="70">
</dataflow>
<dataflow id="261" from="bitcast_ln15" to="xor_ln15" fromId="70" toId="71">
</dataflow>
<dataflow id="262" from="StgValue_124" to="xor_ln15" fromId="124" toId="71">
</dataflow>
<dataflow id="263" from="xor_ln15" to="bitcast_ln15_1" fromId="71" toId="72">
</dataflow>
<dataflow id="264" from="and_ln15" to="select_ln15" fromId="68" toId="73">
</dataflow>
<dataflow id="265" from="sigmoidLUT_1_load" to="select_ln15" fromId="69" toId="73">
</dataflow>
<dataflow id="266" from="bitcast_ln15_1" to="select_ln15" fromId="72" toId="73">
</dataflow>
<dataflow id="267" from="select_ln15" to="ret_ln15" fromId="73" toId="74">
</dataflow>
</dataflows>


</stg>
