<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_a86d4ce481749dafe8c531dc11abd870.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_565696936a2f7994e047f8d0ce5b8d3d.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32g4xx_hal_tim_ex.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM HAL Extended module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32g4xx__hal__def_8h_source.html">stm32g4xx_hal_def.h</a>&quot;</code><br />
</div>
<p><a href="stm32g4xx__hal__tim__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor Configuration Structure definition.  <a href="struct_t_i_m___hall_sensor___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_ex___break_input_config_type_def.html">TIMEx_BreakInputConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Break/Break2 input configuration.  <a href="struct_t_i_m_ex___break_input_config_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_ex___encoder_index_config_type_def.html">TIMEx_EncoderIndexConfigTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Encoder index configuration.  <a href="struct_t_i_m_ex___encoder_index_config_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d16e8c8e368bedc159f97422e26b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:ga734d16e8c8e368bedc159f97422e26b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae662a215feb62712e6cd97811b3f5a54"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gae662a215feb62712e6cd97811b3f5a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfa0efe0573ed3a791d66b1865b1a47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gafbfa0efe0573ed3a791d66b1865b1a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ADC1 analog watchdog 1 */</td></tr>
<tr class="separator:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5007933efeaae07c745062ffc2776"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ADC1 analog watchdog 2 */</td></tr>
<tr class="separator:ga4ee5007933efeaae07c745062ffc2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM1_ETR_ADC1_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>)                     /* !&lt; ADC1 analog watchdog 3 */</td></tr>
<tr class="separator:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                          /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                          /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebace8dc3011c91277d5bc1ec1172ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                    /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:ga6ebace8dc3011c91277d5bc1ec1172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718c2456a50642eaeb08a6fb56e3fe1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                          /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:ga718c2456a50642eaeb08a6fb56e3fe1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1d8c092fb4ef7aa93cb811ba3cac9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_TIM3_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                          /* !&lt; ETR input is connected to TIM3 ETR */</td></tr>
<tr class="separator:ga2b1d8c092fb4ef7aa93cb811ba3cac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0ef92ad06f4e9726682e4b167a2573"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_TIM4_ETR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                    /* !&lt; ETR input is connected to TIM4 ETR */</td></tr>
<tr class="separator:gaed0ef92ad06f4e9726682e4b167a2573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM2_ETR_LSE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ETR input is connected to LSE */</td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86579b249d2c04a99c8412a8c72af97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:gad86579b249d2c04a99c8412a8c72af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:gaea6cbaddf4da816fd4afd13ad7953079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcfb45b95c1c0255ac3f0c92a3345c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gacdcfb45b95c1c0255ac3f0c92a3345c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab710fa0adce70a5a02d7b1fc850874b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gab710fa0adce70a5a02d7b1fc850874b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019c696a789f1220a17ff09965ad10b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gaf019c696a789f1220a17ff09965ad10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d17b0710b33c9fc8b96739bed09ad4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_TIM2_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ETR input is connected to TIM2 ETR */</td></tr>
<tr class="separator:ga32d17b0710b33c9fc8b96739bed09ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ade95155428261d2736688d6cd330ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_TIM4_ETR</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to TIM4 ETR */</td></tr>
<tr class="separator:ga1ade95155428261d2736688d6cd330ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796b569b4baaf9dfca5665a8bce8d6ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD1</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ADC2 analog watchdog 1 */</td></tr>
<tr class="separator:ga796b569b4baaf9dfca5665a8bce8d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4badc824eacc763b268ef294ddc267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>)                     /* !&lt; ADC2 analog watchdog 2 */</td></tr>
<tr class="separator:ga8d4badc824eacc763b268ef294ddc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7498522a8bb8ed603ef6aa405b4813"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM3_ETR_ADC2_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>) /* !&lt; ADC2 analog watchdog 3 */</td></tr>
<tr class="separator:ga1b7498522a8bb8ed603ef6aa405b4813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca8878b9a4b6437708b4d1fde72e77a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                 /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:ga9ca8878b9a4b6437708b4d1fde72e77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28eaa1bf82b5bc7e465a067f2ec8e1f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                           /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:ga28eaa1bf82b5bc7e465a067f2ec8e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bffa9a17774669001ec313b07c66e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                           /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gaa5bffa9a17774669001ec313b07c66e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c35ec7306e672c21ed9e10b97ece950"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                     /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:ga5c35ec7306e672c21ed9e10b97ece950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a055a9cda877443b8e3ec914b76735"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                           /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gac7a055a9cda877443b8e3ec914b76735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04dd3273e839170e9743eafd30239ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM4_ETR_TIM3_ETR</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                           /* !&lt; ETR input is connected to TIM3 ETR */</td></tr>
<tr class="separator:gae04dd3273e839170e9743eafd30239ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_GPIO</b>&#160;&#160;&#160;0x00000000U                                                  /* !&lt; ETR input is connected to GPIO */</td></tr>
<tr class="separator:gabcec3c5e9dad306b68d34e5b9257a281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                            /* !&lt; ETR input is connected to COMP1_OUT */</td></tr>
<tr class="separator:gadcbcb76d19c2ccb5ae46fdc7e7d88f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                            /* !&lt; ETR input is connected to COMP2_OUT */</td></tr>
<tr class="separator:gae93f8a76facb81f8d962bb7c88dc25f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e4977be6b9080e699bb37b50192c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                      /* !&lt; ETR input is connected to COMP3_OUT */</td></tr>
<tr class="separator:gab61e4977be6b9080e699bb37b50192c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2850a4798d6eb74737cf86b7b5a28c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_COMP4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga891aa4abfb026ec12d7e78366c57861c">TIM1_AF1_ETRSEL_2</a>                                            /* !&lt; ETR input is connected to COMP4_OUT */</td></tr>
<tr class="separator:gab2850a4798d6eb74737cf86b7b5a28c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a832c5903108f2a06208c58585f7579"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a>                                            /* !&lt; ADC2 analog watchdog 1 */</td></tr>
<tr class="separator:ga7a832c5903108f2a06208c58585f7579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c7be84fda65b37b00a8896b98775c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD2</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>)                      /* !&lt; ADC2 analog watchdog 2 */</td></tr>
<tr class="separator:gae0c7be84fda65b37b00a8896b98775c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_TIM8_ETR_ADC2_AWD3</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b00c39efe4c62ef0c7391da38f4d93e">TIM1_AF1_ETRSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>)                      /* !&lt; ADC2 analog watchdog 3 */</td></tr>
<tr class="separator:ga02c57d201dbc0416eed0e333a6347b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729a1c5fd937111405416cb6dc216162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input.html#ga729a1c5fd937111405416cb6dc216162">TIM_BREAKINPUT_BRK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga729a1c5fd937111405416cb6dc216162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2473abcbfc87ad498da670688ae3573d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input.html#ga2473abcbfc87ad498da670688ae3573d">TIM_BREAKINPUT_BRK2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga2473abcbfc87ad498da670688ae3573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_BKIN</b>&#160;&#160;&#160;0x00000001U                               /* !&lt; An external source (GPIO) is connected to the BKIN pin  */</td></tr>
<tr class="separator:ga7c925e5a7769a9c0d3bbd15bde096985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea744fc5a6aa81792611805716d82757"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP1</b>&#160;&#160;&#160;0x00000002U                               /* !&lt; The COMP1 output is connected to the break input */</td></tr>
<tr class="separator:gaea744fc5a6aa81792611805716d82757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d172367f5a3845adfda70f2c9de4f46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP2</b>&#160;&#160;&#160;0x00000004U                               /* !&lt; The COMP2 output is connected to the break input */</td></tr>
<tr class="separator:ga0d172367f5a3845adfda70f2c9de4f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce2d9678dddaff8006148270806ef35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP3</b>&#160;&#160;&#160;0x00000008U                               /* !&lt; The COMP3 output is connected to the break input */</td></tr>
<tr class="separator:gacce2d9678dddaff8006148270806ef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacc14ba751a630b6b5bcae6a34565c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BREAKINPUTSOURCE_COMP4</b>&#160;&#160;&#160;0x00000010U                               /* !&lt; The COMP4 output is connected to the break input */</td></tr>
<tr class="separator:gadacc14ba751a630b6b5bcae6a34565c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95a5b76d66c123e6234803f73dcafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input___source___enable.html#gaa95a5b76d66c123e6234803f73dcafdb">TIM_BREAKINPUTSOURCE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa95a5b76d66c123e6234803f73dcafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input___source___enable.html#gaf955feb94df5918b6392c0b0a5dbfc45">TIM_BREAKINPUTSOURCE_ENABLE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gaf955feb94df5918b6392c0b0a5dbfc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e8fc7221fa7e194acb39794b803334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input___source___polarity.html#ga74e8fc7221fa7e194acb39794b803334">TIM_BREAKINPUTSOURCE_POLARITY_LOW</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga74e8fc7221fa7e194acb39794b803334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0157e9dfd27513767399b58ec78e0693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___break___input___source___polarity.html#ga0157e9dfd27513767399b58ec78e0693">TIM_BREAKINPUTSOURCE_POLARITY_HIGH</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0157e9dfd27513767399b58ec78e0693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4d3d7a7e977f98110d2833d2feb7236a">TIM_TIM1_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabba4a562a6e0f83acf57807e50de0de4">TIM_TIM1_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28c6d277312ed0904a36829c602941b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac28c6d277312ed0904a36829c602941b">TIM_TIM1_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gac28c6d277312ed0904a36829c602941b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743788d1e2024f22d1cc14ff8272f0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga743788d1e2024f22d1cc14ff8272f0bf">TIM_TIM1_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga743788d1e2024f22d1cc14ff8272f0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33443b569453c14926b05ea3a6db61aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga33443b569453c14926b05ea3a6db61aa">TIM_TIM1_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga33443b569453c14926b05ea3a6db61aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba52ec19e1202eb6b305ca3f07c22e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaba52ec19e1202eb6b305ca3f07c22e82">TIM_TIM2_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaba52ec19e1202eb6b305ca3f07c22e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297d42d20c3ae181399abbf9946b20da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga297d42d20c3ae181399abbf9946b20da">TIM_TIM2_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:ga297d42d20c3ae181399abbf9946b20da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a29a6bd7cd522a5fcf13e92700f65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa5a29a6bd7cd522a5fcf13e92700f65b">TIM_TIM2_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gaa5a29a6bd7cd522a5fcf13e92700f65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab819be631023923e5a311e0396743063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab819be631023923e5a311e0396743063">TIM_TIM2_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gab819be631023923e5a311e0396743063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2032dbf90d003682a5b7721bf4206d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2032dbf90d003682a5b7721bf4206d7f">TIM_TIM2_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga2032dbf90d003682a5b7721bf4206d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9917b3418ac9ce3278ecc15e4616d32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga9917b3418ac9ce3278ecc15e4616d32f">TIM_TIM2_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9917b3418ac9ce3278ecc15e4616d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92867c510c12106a02cf721154ef2d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga92867c510c12106a02cf721154ef2d87">TIM_TIM2_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga92867c510c12106a02cf721154ef2d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad394d8563cf5329c547ca74c1a1a5ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad394d8563cf5329c547ca74c1a1a5ff9">TIM_TIM2_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gad394d8563cf5329c547ca74c1a1a5ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45aac57557b0e4a70160614fb9c99b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga45aac57557b0e4a70160614fb9c99b14">TIM_TIM2_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga45aac57557b0e4a70160614fb9c99b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324a1b61ca7a5d82b49dd7de05aa1bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga324a1b61ca7a5d82b49dd7de05aa1bbb">TIM_TIM2_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:ga324a1b61ca7a5d82b49dd7de05aa1bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d7ad2af644b37f6164b463ae4c0936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga88d7ad2af644b37f6164b463ae4c0936">TIM_TIM2_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga88d7ad2af644b37f6164b463ae4c0936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac22d1705e1b12fdf77beb9a906450a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga3ac22d1705e1b12fdf77beb9a906450a">TIM_TIM2_TI3_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td></tr>
<tr class="separator:ga3ac22d1705e1b12fdf77beb9a906450a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga11cd0b8d94b5ab46488aa3f2c3769d1f">TIM_TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga10665a31da680e9c23ff66b4e9f85b1e">TIM_TIM2_TI4_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0b9c7718f9609776afdbb0ebcc3832">TIM_TISEL_TI4SEL_0</a></td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d384c8a9c0687b64290b54c256a5152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4d384c8a9c0687b64290b54c256a5152">TIM_TIM2_TI4_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6106b6c27078a60113e888b0142ccb8">TIM_TISEL_TI4SEL_1</a></td></tr>
<tr class="separator:ga4d384c8a9c0687b64290b54c256a5152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e965c08be4bb981520165b1febf6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga43e965c08be4bb981520165b1febf6c5">TIM_TIM3_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga43e965c08be4bb981520165b1febf6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad862ada9f9f69885f4f891cac338eb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad862ada9f9f69885f4f891cac338eb20">TIM_TIM3_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gad862ada9f9f69885f4f891cac338eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga6d1cab356ab9db2d3a65327992bdf97f">TIM_TIM3_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga6d1cab356ab9db2d3a65327992bdf97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9a52604f2a65a5592fc024560b436c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5f9a52604f2a65a5592fc024560b436c">TIM_TIM3_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga5f9a52604f2a65a5592fc024560b436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d78d7bb6d6962a911c136a23d9445f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac3d78d7bb6d6962a911c136a23d9445f">TIM_TIM3_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:gac3d78d7bb6d6962a911c136a23d9445f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cbd573205cbdabf84ed444e0eb902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga21cbd573205cbdabf84ed444e0eb902f">TIM_TIM3_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga21cbd573205cbdabf84ed444e0eb902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f93cac069e400c8d9bb9af970977eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4f93cac069e400c8d9bb9af970977eec">TIM_TIM3_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga4f93cac069e400c8d9bb9af970977eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a23c850df3c7222417a6c8f32ae621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga38a23c850df3c7222417a6c8f32ae621">TIM_TIM3_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:ga38a23c850df3c7222417a6c8f32ae621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16148d7818bf680a7cd0f2b1ff692f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga16148d7818bf680a7cd0f2b1ff692f2e">TIM_TIM3_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga16148d7818bf680a7cd0f2b1ff692f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8f1ae4220f5dd69bc3bf2f5462e4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaef8f1ae4220f5dd69bc3bf2f5462e4ce">TIM_TIM3_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:gaef8f1ae4220f5dd69bc3bf2f5462e4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5689d7007ce94e0e3780e71f3a6fd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5689d7007ce94e0e3780e71f3a6fd503">TIM_TIM3_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5689d7007ce94e0e3780e71f3a6fd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d8d59aba827d94e7a903af2f6d0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga093d8d59aba827d94e7a903af2f6d0d3">TIM_TIM3_TI3_COMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac14728f104fbc694ec8e7b6113b8e590">TIM_TISEL_TI3SEL_0</a></td></tr>
<tr class="separator:ga093d8d59aba827d94e7a903af2f6d0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175ac2e0a958b42eceb850f926e5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gad175ac2e0a958b42eceb850f926e5f47">TIM_TIM4_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad175ac2e0a958b42eceb850f926e5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa209533b49ad3bffa420879a008242de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa209533b49ad3bffa420879a008242de">TIM_TIM4_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gaa209533b49ad3bffa420879a008242de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad77b6f9022b3068b10844cac2dee81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaad77b6f9022b3068b10844cac2dee81b">TIM_TIM4_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gaad77b6f9022b3068b10844cac2dee81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d3d472926cbef59268c6670f933518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga10d3d472926cbef59268c6670f933518">TIM_TIM4_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga10d3d472926cbef59268c6670f933518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c21a83ef29f263fd94c46db85c41498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga8c21a83ef29f263fd94c46db85c41498">TIM_TIM4_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga8c21a83ef29f263fd94c46db85c41498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d620a4673e4c833bcb6c68bb315176a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0d620a4673e4c833bcb6c68bb315176a">TIM_TIM4_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d620a4673e4c833bcb6c68bb315176a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c214d9bce44a6339eeddc22da19e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf2c214d9bce44a6339eeddc22da19e3d">TIM_TIM4_TI2_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:gaf2c214d9bce44a6339eeddc22da19e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69c46abc4c1aa8e3e1d3fb86a2f298c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac69c46abc4c1aa8e3e1d3fb86a2f298c">TIM_TIM4_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gac69c46abc4c1aa8e3e1d3fb86a2f298c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd192feba617c3f59a65fc667c5e405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0fd192feba617c3f59a65fc667c5e405">TIM_TIM4_TI2_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a>)</td></tr>
<tr class="separator:ga0fd192feba617c3f59a65fc667c5e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a637f6a8701a1c8a6a87cb6e5cdaa51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga4a637f6a8701a1c8a6a87cb6e5cdaa51">TIM_TIM4_TI2_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bae0418da1fc241616cd59ecba7f1a5">TIM_TISEL_TI2SEL_2</a></td></tr>
<tr class="separator:ga4a637f6a8701a1c8a6a87cb6e5cdaa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2494217c2b9886ca845dc9388807bdfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2494217c2b9886ca845dc9388807bdfb">TIM_TIM4_TI3_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2494217c2b9886ca845dc9388807bdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0338209bd4cd1c3ff082cb74e3d8a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf0338209bd4cd1c3ff082cb74e3d8a9a">TIM_TIM4_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf0338209bd4cd1c3ff082cb74e3d8a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga94308cf0e1eebb9a46fdd9c907b41cf5">TIM_TIM8_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga94308cf0e1eebb9a46fdd9c907b41cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdb14b508d430b80ba64a668d9f2405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga7fdb14b508d430b80ba64a668d9f2405">TIM_TIM8_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:ga7fdb14b508d430b80ba64a668d9f2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226e4035e59e5d1a566d7d673f858f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga226e4035e59e5d1a566d7d673f858f35">TIM_TIM8_TI1_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga226e4035e59e5d1a566d7d673f858f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65420317729edcc852dbd2cd4aea87f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga65420317729edcc852dbd2cd4aea87f8">TIM_TIM8_TI1_COMP3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga65420317729edcc852dbd2cd4aea87f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4e44fe08481186b6a47c669b309672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2a4e44fe08481186b6a47c669b309672">TIM_TIM8_TI1_COMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga2a4e44fe08481186b6a47c669b309672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga203fd51591dbc76d09a12d1ca4e539a1">TIM_TIM15_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa4c2e53cddd14314fdebbd630ce8298d">TIM_TIM15_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a></td></tr>
<tr class="separator:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a70fa150827f39acaba4fdade80f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga2a70fa150827f39acaba4fdade80f5a0">TIM_TIM15_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga2a70fa150827f39acaba4fdade80f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8338edf62b75ebb73301bf51edb04f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga8338edf62b75ebb73301bf51edb04f20">TIM_TIM15_TI1_COMP2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga8338edf62b75ebb73301bf51edb04f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gac24fe62f6e315b6bf3315b70e808ef81">TIM_TIM15_TI2_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac24fe62f6e315b6bf3315b70e808ef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2f069a7fc5f0e8cd9146d51e9b78ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga3d2f069a7fc5f0e8cd9146d51e9b78ad">TIM_TIM15_TI2_COMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18532138f0c7423e6acb642933937cbb">TIM_TISEL_TI2SEL_0</a></td></tr>
<tr class="separator:ga3d2f069a7fc5f0e8cd9146d51e9b78ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab532bb9cc01cc9d4583ca6ff4451e69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab532bb9cc01cc9d4583ca6ff4451e69f">TIM_TIM15_TI2_COMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac432d94cbea0fec68e3cf56c8b25a532">TIM_TISEL_TI2SEL_1</a></td></tr>
<tr class="separator:gab532bb9cc01cc9d4583ca6ff4451e69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaf4435f9a5d0eb16d1b2b1192ad004392">TIM_TIM16_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bc044f79d7109db1af730b0ed0055c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab8bc044f79d7109db1af730b0ed0055c">TIM_TIM16_TI1_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:gab8bc044f79d7109db1af730b0ed0055c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982f81d7f356923b7221876c968502ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga982f81d7f356923b7221876c968502ea">TIM_TIM16_TI1_HSE_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:ga982f81d7f356923b7221876c968502ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5564d44b0d80f2e9166bf6664754dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga5564d44b0d80f2e9166bf6664754dcbd">TIM_TIM16_TI1_RTC_WK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:ga5564d44b0d80f2e9166bf6664754dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabff23fbb0cd0a7f09de517b0469038b0">TIM_TIM16_TI1_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga671abe85f9feb1fcee7c2bf05e9245cd">TIM_TIM16_TI1_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97c8da0527e5686a80a50f906225e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gab97c8da0527e5686a80a50f906225e02">TIM_TIM17_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab97c8da0527e5686a80a50f906225e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga1d6fcc0f18c7208728ea9702d2caf434">TIM_TIM17_TI1_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a></td></tr>
<tr class="separator:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade89ce181580dcf5f8ead760316be575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gade89ce181580dcf5f8ead760316be575">TIM_TIM17_TI1_HSE_32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gade89ce181580dcf5f8ead760316be575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4a6aad239d0e801969b7d6d2fcffa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gabb4a6aad239d0e801969b7d6d2fcffa6">TIM_TIM17_TI1_RTC_WK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a></td></tr>
<tr class="separator:gabb4a6aad239d0e801969b7d6d2fcffa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63aa07424e5b0702d3ced813b940bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#gaa63aa07424e5b0702d3ced813b940bf1">TIM_TIM17_TI1_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac8352e91e70524bf299ae524b17fc4b2">TIM_TISEL_TI1SEL_0</a>)</td></tr>
<tr class="separator:gaa63aa07424e5b0702d3ced813b940bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c76c99e11c528d9ce59e1ccb02dbbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___timer___input___selection.html#ga0c76c99e11c528d9ce59e1ccb02dbbfb">TIM_TIM17_TI1_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcab70466ce0c2bf5b052ef9963d0c7">TIM_TISEL_TI1SEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gad452efbdd8b96c975f09b1c10eb43c90">TIM_TISEL_TI1SEL_1</a>)</td></tr>
<tr class="separator:ga0c76c99e11c528d9ce59e1ccb02dbbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0344ce0270cb7f4db9913955c8b3dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___s_m_s___preload___enable.html#gac0344ce0270cb7f4db9913955c8b3dd0">TIM_SMS_PRELOAD_SOURCE_UPDATE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac0344ce0270cb7f4db9913955c8b3dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbf792653e42d042fa5f0683eb69160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___s_m_s___preload___enable.html#gafcbf792653e42d042fa5f0683eb69160">TIM_SMS_PRELOAD_SOURCE_INDEX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a></td></tr>
<tr class="separator:gafcbf792653e42d042fa5f0683eb69160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b212de3ae176d0c159a0d67abc0ca10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#ga2b212de3ae176d0c159a0d67abc0ca10">TIM_ENCODERINDEX_POSITION_00</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2b212de3ae176d0c159a0d67abc0ca10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214beeffa0566fa33727fd4aec41c2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#ga214beeffa0566fa33727fd4aec41c2d4">TIM_ENCODERINDEX_POSITION_01</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41fe8a5e015ddb958b98dcd02b78b2d2">TIM_ECR_IPOS_0</a></td></tr>
<tr class="separator:ga214beeffa0566fa33727fd4aec41c2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada94ecf6f59ed81d91e79e342bf93d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#gada94ecf6f59ed81d91e79e342bf93d53">TIM_ENCODERINDEX_POSITION_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa068888571c719dac35f866f5c61697">TIM_ECR_IPOS_1</a></td></tr>
<tr class="separator:gada94ecf6f59ed81d91e79e342bf93d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2425708892dd17996e66a729b30a014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#gaf2425708892dd17996e66a729b30a014">TIM_ENCODERINDEX_POSITION_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa068888571c719dac35f866f5c61697">TIM_ECR_IPOS_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga41fe8a5e015ddb958b98dcd02b78b2d2">TIM_ECR_IPOS_0</a>)</td></tr>
<tr class="separator:gaf2425708892dd17996e66a729b30a014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad507349838800972399958081645e648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#gad507349838800972399958081645e648">TIM_ENCODERINDEX_POSITION_0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad507349838800972399958081645e648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b32076f982434dbed55b0e6d6e41c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___position.html#ga4b32076f982434dbed55b0e6d6e41c06">TIM_ENCODERINDEX_POSITION_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41fe8a5e015ddb958b98dcd02b78b2d2">TIM_ECR_IPOS_0</a></td></tr>
<tr class="separator:ga4b32076f982434dbed55b0e6d6e41c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a373e0096631bc7637a18b45174215b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___direction.html#ga7a373e0096631bc7637a18b45174215b">TIM_ENCODERINDEX_DIRECTION_UP_DOWN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7a373e0096631bc7637a18b45174215b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb6ca5f117ef12f07c7d0a07a742414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___direction.html#ga2eb6ca5f117ef12f07c7d0a07a742414">TIM_ENCODERINDEX_DIRECTION_UP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab616550d42bcf7468396f449034aa462">TIM_ECR_IDIR_0</a></td></tr>
<tr class="separator:ga2eb6ca5f117ef12f07c7d0a07a742414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18067192d482513163c167c50cb0a378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___direction.html#ga18067192d482513163c167c50cb0a378">TIM_ENCODERINDEX_DIRECTION_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb994c4f808b47a0bc49a967c69102fd">TIM_ECR_IDIR_1</a></td></tr>
<tr class="separator:ga18067192d482513163c167c50cb0a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbee509c4999add9dd1f5918d2a9abcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___polarity.html#gadbee509c4999add9dd1f5918d2a9abcb">TIM_ENCODERINDEX_POLARITY_INVERTED</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___polarity.html#ga42652ff688f0042659f8304ae08abfa6">TIM_ETRPOLARITY_INVERTED</a></td></tr>
<tr class="separator:gadbee509c4999add9dd1f5918d2a9abcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3709570ed16cfe4489717f8958f0ca7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___polarity.html#ga3709570ed16cfe4489717f8958f0ca7d">TIM_ENCODERINDEX_POLARITY_NONINVERTED</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___polarity.html#ga7fa7c43245b25564414b2e191d5d8b14">TIM_ETRPOLARITY_NONINVERTED</a></td></tr>
<tr class="separator:ga3709570ed16cfe4489717f8958f0ca7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7df0dc4f6881c6261ede944ddc641b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___prescaler.html#gae7df0dc4f6881c6261ede944ddc641b1">TIM_ENCODERINDEX_PRESCALER_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___prescaler.html#gabead5364c62645592e42545ba09ab88a">TIM_ETRPRESCALER_DIV1</a></td></tr>
<tr class="separator:gae7df0dc4f6881c6261ede944ddc641b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf70fa7f9f9502dd24ec418773ab482f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___prescaler.html#gacf70fa7f9f9502dd24ec418773ab482f">TIM_ENCODERINDEX_PRESCALER_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___prescaler.html#gaf7fe49f67bdb6b33b9b41953fee75680">TIM_ETRPRESCALER_DIV2</a></td></tr>
<tr class="separator:gacf70fa7f9f9502dd24ec418773ab482f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad560c629517ec5f56b32176ddd5101c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___prescaler.html#gad560c629517ec5f56b32176ddd5101c2">TIM_ENCODERINDEX_PRESCALER_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___prescaler.html#gaa09da30c3cd28f1fe6b6f3f599a5212c">TIM_ETRPRESCALER_DIV4</a></td></tr>
<tr class="separator:gad560c629517ec5f56b32176ddd5101c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccdccdee523f67876f830c8c6abda3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___encoder___index___prescaler.html#ga3ccdccdee523f67876f830c8c6abda3a">TIM_ENCODERINDEX_PRESCALER_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___t_i_m___e_t_r___prescaler.html#ga834e38200874cced108379b17a24d0b7">TIM_ETRPRESCALER_DIV8</a></td></tr>
<tr class="separator:ga3ccdccdee523f67876f830c8c6abda3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387fd2a264748c993642c9e819d7680c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga387fd2a264748c993642c9e819d7680c">__HAL_TIM_CALC_PSC</a>(__TIMCLK__,  __CNTCLK__)&#160;&#160;&#160;  ((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U</td></tr>
<tr class="memdesc:ga387fd2a264748c993642c9e819d7680c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the prescaler value to achieve the required counter clock frequency.  <a href="group___t_i_m_ex___exported___macros.html#ga387fd2a264748c993642c9e819d7680c">More...</a><br /></td></tr>
<tr class="separator:ga387fd2a264748c993642c9e819d7680c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4a0aa35725e4f8837987452730f4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#gaae4a0aa35725e4f8837987452730f4b6">__HAL_TIM_CALC_PERIOD</a>(__TIMCLK__,  __PSC__,  __FREQ__)&#160;&#160;&#160;  (((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U</td></tr>
<tr class="memdesc:gaae4a0aa35725e4f8837987452730f4b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required output signal frequency.  <a href="group___t_i_m_ex___exported___macros.html#gaae4a0aa35725e4f8837987452730f4b6">More...</a><br /></td></tr>
<tr class="separator:gaae4a0aa35725e4f8837987452730f4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ac43175c1c810736565f73b82c8f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga82ac43175c1c810736565f73b82c8f81">__HAL_TIM_CALC_PERIOD_DITHER</a>(__TIMCLK__,  __PSC__,  __FREQ__)</td></tr>
<tr class="memdesc:ga82ac43175c1c810736565f73b82c8f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value, with dithering feature enabled, to achieve the required output signal frequency.  <a href="group___t_i_m_ex___exported___macros.html#ga82ac43175c1c810736565f73b82c8f81">More...</a><br /></td></tr>
<tr class="separator:ga82ac43175c1c810736565f73b82c8f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98bdecd200a44292a5860e718f00e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#gaf98bdecd200a44292a5860e718f00e0d">__HAL_TIM_CALC_PULSE</a>(__TIMCLK__,  __PSC__,  __DELAY__)</td></tr>
<tr class="memdesc:gaf98bdecd200a44292a5860e718f00e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay.  <a href="group___t_i_m_ex___exported___macros.html#gaf98bdecd200a44292a5860e718f00e0d">More...</a><br /></td></tr>
<tr class="separator:gaf98bdecd200a44292a5860e718f00e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e90ab95ebb90c1a474513a2746e8f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga9e90ab95ebb90c1a474513a2746e8f35">__HAL_TIM_CALC_PULSE_DITHER</a>(__TIMCLK__,  __PSC__,  __DELAY__)</td></tr>
<tr class="memdesc:ga9e90ab95ebb90c1a474513a2746e8f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the compare value, with dithering feature enabled, to achieve the required timer output compare active/inactive delay.  <a href="group___t_i_m_ex___exported___macros.html#ga9e90ab95ebb90c1a474513a2746e8f35">More...</a><br /></td></tr>
<tr class="separator:ga9e90ab95ebb90c1a474513a2746e8f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc665862694b5df8289bc64e393a3e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#gadc665862694b5df8289bc64e393a3e96">__HAL_TIM_CALC_PERIOD_BY_DELAY</a>(__TIMCLK__,  __PSC__,  __DELAY__,  __PULSE__)</td></tr>
<tr class="memdesc:gadc665862694b5df8289bc64e393a3e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode).  <a href="group___t_i_m_ex___exported___macros.html#gadc665862694b5df8289bc64e393a3e96">More...</a><br /></td></tr>
<tr class="separator:gadc665862694b5df8289bc64e393a3e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363488c0614ff2a86a0eb75287bcfa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___exported___macros.html#ga363488c0614ff2a86a0eb75287bcfa0b">__HAL_TIM_CALC_PERIOD_DITHER_BY_DELAY</a>(__TIMCLK__,  __PSC__,  __DELAY__,  __PULSE__)</td></tr>
<tr class="memdesc:ga363488c0614ff2a86a0eb75287bcfa0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value, with dithering feature enabled, to achieve the required pulse duration (when the timer operates in one pulse mode).  <a href="group___t_i_m_ex___exported___macros.html#ga363488c0614ff2a86a0eb75287bcfa0b">More...</a><br /></td></tr>
<tr class="separator:ga363488c0614ff2a86a0eb75287bcfa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272fd7c1bd226d1b6eb26bd21b0fc5d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_REMAP</b>(__REMAP__)&#160;&#160;&#160;((((__REMAP__) &amp; 0xFFFC3FFFU) == 0x00000000U))</td></tr>
<tr class="separator:ga272fd7c1bd226d1b6eb26bd21b0fc5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gac11038f927b530ed9ff66cbf88b5fe48">IS_TIM_BREAKINPUT</a>(__BREAKINPUT__)</td></tr>
<tr class="separator:gac11038f927b530ed9ff66cbf88b5fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga8206e59b599377ce8abb3d806ffcf5a1">IS_TIM_BREAKINPUTSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga8206e59b599377ce8abb3d806ffcf5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea36303ed2332cea12b392d987649e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gafea36303ed2332cea12b392d987649e3">IS_TIM_BREAKINPUTSOURCE_STATE</a>(__STATE__)</td></tr>
<tr class="separator:gafea36303ed2332cea12b392d987649e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga350bdeccbe405fde9ab61b83a53321ea">IS_TIM_BREAKINPUTSOURCE_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:ga350bdeccbe405fde9ab61b83a53321ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c046891b6a59d63c2623b0847524da8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TISEL</b>(__TISEL__)&#160;&#160;&#160;((((__TISEL__) &amp; 0xF0F0F0F0U) == 0x00000000U))</td></tr>
<tr class="separator:ga6c046891b6a59d63c2623b0847524da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e67be9a03f9195f57bd0c96218935b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TISEL_TIX_INSTANCE</b>(INSTANCE,  CHANNEL)&#160;&#160;&#160;  (IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) &amp;&amp; ((CHANNEL) &lt; <a class="el" href="group___t_i_m___channel.html#gae7a7e7ef775b2cce4dc5da3821c0703f">TIM_CHANNEL_5</a>))</td></tr>
<tr class="separator:ga00e67be9a03f9195f57bd0c96218935b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45aa7e0471926553d2d8d039ac8f1084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCKSOURCE_INSTANCE</b>(INSTANCE,  __CLOCK__)</td></tr>
<tr class="separator:ga45aa7e0471926553d2d8d039ac8f1084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daaf941265d7a880b86ac72e76f1fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TRIGGER_INSTANCE</b>(INSTANCE,  __SELECTION__)</td></tr>
<tr class="separator:ga9daaf941265d7a880b86ac72e76f1fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1485c149788af52a519009a5a39f0c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE</b>(INSTANCE,  __SELECTION__)</td></tr>
<tr class="separator:gac1485c149788af52a519009a5a39f0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99905b57e00e93f620f4b3067215404b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga99905b57e00e93f620f4b3067215404b">IS_TIM_OC_CHANNEL_MODE</a>(__MODE__,  __CHANNEL__)</td></tr>
<tr class="separator:ga99905b57e00e93f620f4b3067215404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0fea155a89e091dcc367e8df9f4da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gaba0fea155a89e091dcc367e8df9f4da0">IS_TIM_PULSEONCOMPARE_CHANNEL</a>(__CHANNEL__)</td></tr>
<tr class="separator:gaba0fea155a89e091dcc367e8df9f4da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7897081c4e4bfdd2f7e3b29dfc77e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_PULSEONCOMPARE_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;IS_TIM_CC3_INSTANCE(INSTANCE)</td></tr>
<tr class="separator:ga0b7897081c4e4bfdd2f7e3b29dfc77e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597ce8cc544d2b7b10a43026f74cc6a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_PULSEONCOMPARE_WIDTH</b>(__WIDTH__)&#160;&#160;&#160;((__WIDTH__) &lt;= 0xFFU)</td></tr>
<tr class="separator:ga597ce8cc544d2b7b10a43026f74cc6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01abca880a265e33dadd3389e7916830"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_PULSEONCOMPARE_WIDTHPRESCALER</b>(__PRESCALER__)&#160;&#160;&#160;((__PRESCALER__) &lt;= 0x7U)</td></tr>
<tr class="separator:ga01abca880a265e33dadd3389e7916830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d30ba9074d4b276253d737245edf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga78d30ba9074d4b276253d737245edf52">IS_TIM_SLAVE_PRELOAD_SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga78d30ba9074d4b276253d737245edf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf84063ff0ddd681ed5b24df2aff017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gaabf84063ff0ddd681ed5b24df2aff017">IS_TIM_ENCODERINDEX_POLARITY</a>(__POLARITY__)</td></tr>
<tr class="separator:gaabf84063ff0ddd681ed5b24df2aff017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9ba3574dc1e4d2c2b1504d6922ee1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga9c9ba3574dc1e4d2c2b1504d6922ee1e">IS_TIM_ENCODERINDEX_PRESCALER</a>(__PRESCALER__)</td></tr>
<tr class="separator:ga9c9ba3574dc1e4d2c2b1504d6922ee1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636a0b8a99364da956b95f7e4dc94f07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ENCODERINDEX_FILTER</b>(__FILTER__)&#160;&#160;&#160;((__FILTER__) &lt;= 0xFUL)</td></tr>
<tr class="separator:ga636a0b8a99364da956b95f7e4dc94f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053bf6ebb98a11ac8705eb6dde675a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#ga053bf6ebb98a11ac8705eb6dde675a7d">IS_TIM_ENCODERINDEX_POSITION</a>(__POSITION__)</td></tr>
<tr class="separator:ga053bf6ebb98a11ac8705eb6dde675a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefcc25b8db74409799b9fe205f06ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___private___macros.html#gafefcc25b8db74409799b9fe205f06ff2">IS_TIM_ENCODERINDEX_DIRECTION</a>(__DIRECTION__)</td></tr>
<tr class="separator:gafefcc25b8db74409799b9fe205f06ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Init</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a> *sConfig)</td></tr>
<tr class="separator:ga9edc6a00a673eb7c07b0c3cf86a95169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_DeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga61f3c18eb8fe53b65b55ec855072631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga88d9e7c4bc86e1a1190fda06e04552ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_MspDeInit</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac19734439bdfa549b7fb5d85f3c0720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9f4bfa2a4b890a2219ca927bbbb455fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga714c2a7a51f4ab61b04df84ab182eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaf3e7068c5bc6fc74e016cc8e990cbb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gac6ab7ab0cada425a8d4deb637bd2ad71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d063498f6888d61411d56380f5211"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:ga3d0d063498f6888d61411d56380f5211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab361d1aa6e0eb244886b93908beded6f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab361d1aa6e0eb244886b93908beded6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d25f544564ef28a66dca7ec150de00"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga56d25f544564ef28a66dca7ec150de00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga576cb1c3e40fc49555f232773cb2cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga2f4d7c285095d5293b81d2e11cd991af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:gabe91877781dbd7fb9fdd63262e6ea10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9eba45624d72a463fd0f950cf72964"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gacf9eba45624d72a463fd0f950cf72964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09216649456d28828492740232b275fd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OCN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga09216649456d28828492740232b275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga4f2b0bb4b66a5acd76eac4e8d32cc498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga0f2e27f3fb6d8f42d998e2071e5f0482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f0b53f6b10e6aafc6835178662c488"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga82f0b53f6b10e6aafc6835178662c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga13848e20df29fa552ef4f5b69fef20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Start_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)</td></tr>
<tr class="separator:gac525533dc108ee4915ca93d5a43cb3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_PWMN_Stop_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channel)</td></tr>
<tr class="separator:ga10afdfdc5eed2e0288ccb969f48bc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga41e254708b0215a68acb6e0836d4f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42ab805f75ecece735d600e54cabf83"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:gaf42ab805f75ecece735d600e54cabf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297a97004076cee5734510a0dece7665"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Start_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga297a97004076cee5734510a0dece7665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6f320c18f453054a5409db6b98254e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OnePulseN_Stop_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t OutputChannel)</td></tr>
<tr class="separator:ga5b6f320c18f453054a5409db6b98254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gab5802aa4b8b5a79b93b209b0277622ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f5f717a203adafb70e66451b4f0472"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_IT</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:gad9f5f717a203adafb70e66451b4f0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigCommutEvent_DMA</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t InputTrigger, uint32_t CommutationSource)</td></tr>
<tr class="separator:ga6ab2af489cfc5783e4ddd76a35edde31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_MasterConfigSynchronization</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a> *sMasterConfig)</td></tr>
<tr class="separator:ga056fd97d3be6c60dcfa12963f6ec8aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigBreakDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a> *sBreakDeadTimeConfig)</td></tr>
<tr class="separator:ga4414f3b3dcbed3f21ee3b06d6db9ffa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd64073fccb41470171d9599ffb699c"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigBreakInput</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput, <a class="el" href="struct_t_i_m_ex___break_input_config_type_def.html">TIMEx_BreakInputConfigTypeDef</a> *sBreakInputConfig)</td></tr>
<tr class="separator:ga7cd64073fccb41470171d9599ffb699c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GroupChannel5</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Channels)</td></tr>
<tr class="separator:ga8aef10325df17a0d17a3a0a7ebfae383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683118282daf3aa2e319eb8eea93af31"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_RemapConfig</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Remap)</td></tr>
<tr class="separator:ga683118282daf3aa2e319eb8eea93af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5861f4ea858df4905a2f1fdeec6321a1"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_TISelection</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t TISelection, uint32_t Channel)</td></tr>
<tr class="separator:ga5861f4ea858df4905a2f1fdeec6321a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016cb04e175f5a27ce01f9d1802c1826"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisarmBreakInput</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput)</td></tr>
<tr class="separator:ga016cb04e175f5a27ce01f9d1802c1826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97991f186d084f95ea75410f2986333a"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ReArmBreakInput</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t BreakInput)</td></tr>
<tr class="separator:ga97991f186d084f95ea75410f2986333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a63aaebd413096cdb9490bc60ff633"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DitheringEnable</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga04a63aaebd413096cdb9490bc60ff633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6c141429d23732b31776dc162d06f0"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DitheringDisable</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaaf6c141429d23732b31776dc162d06f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa06b5853d8df0b15a72f14fe739662"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_OC_ConfigPulseOnCompare</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t PulseWidthPrescaler, uint32_t PulseWidth)</td></tr>
<tr class="separator:gacaa06b5853d8df0b15a72f14fe739662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d8bfbf7922c9f0c8323a3d6ec0f52a"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigSlaveModePreload</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Source)</td></tr>
<tr class="separator:gad2d8bfbf7922c9f0c8323a3d6ec0f52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d12bc1cf45d8a94de7b7bfcc4057a6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EnableSlaveModePreload</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa2d12bc1cf45d8a94de7b7bfcc4057a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8949888b29d8771fd58f711613afd2a9"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisableSlaveModePreload</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga8949888b29d8771fd58f711613afd2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e19585845af4a5b361413f890587c4"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EnableDeadTimePreload</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga31e19585845af4a5b361413f890587c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9461b24c9178f265c2f3bbdf9d34e572"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisableDeadTimePreload</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga9461b24c9178f265c2f3bbdf9d34e572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26324e8dfdd4144a7df66d20cf382d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t Deadtime)</td></tr>
<tr class="separator:ga9b26324e8dfdd4144a7df66d20cf382d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f198a09e3b58ab3ae68014bddd6882d"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigAsymmetricalDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t FallingDeadtime)</td></tr>
<tr class="separator:ga2f198a09e3b58ab3ae68014bddd6882d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7bed96b25329f529aec6759ae5c9bf"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EnableAsymmetricalDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaae7bed96b25329f529aec6759ae5c9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa618659f21b49c8846a030a02a6f9f3f"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisableAsymmetricalDeadTime</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa618659f21b49c8846a030a02a6f9f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933027db9af73f41a50c411348f71ed"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_ConfigEncoderIndex</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, <a class="el" href="struct_t_i_m_ex___encoder_index_config_type_def.html">TIMEx_EncoderIndexConfigTypeDef</a> *sEncoderIndexConfig)</td></tr>
<tr class="separator:ga4933027db9af73f41a50c411348f71ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa376c72dde592f9f97ba4623078c89e6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EnableEncoderIndex</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa376c72dde592f9f97ba4623078c89e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ef509b9b7cb1bc1c172ecc154420f2"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisableEncoderIndex</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga75ef509b9b7cb1bc1c172ecc154420f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99a514a8da23e00a416bad52d1458f6"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EnableEncoderFirstIndex</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gab99a514a8da23e00a416bad52d1458f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ad6bfd90a6e0b96aa40ae87df82308"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32g4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DisableEncoderFirstIndex</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga44ad6bfd90a6e0b96aa40ae87df82308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaa4189b31d2c006ee33f55f8c6eeba930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_CommutHalfCpltCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga971ecdc215921771e56ed2c4944dc0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_BreakCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga2d868a55ca7c62c4a5ef85dec514402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_Break2Callback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga1efa3cf97c2c2a7b21a25b55ce2c67fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1b92504b44a1bd21b17e61ac94b7ba"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_EncoderIndexCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gaca1b92504b44a1bd21b17e61ac94b7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6665c7364b6f5d1f8c7f5c46553b2be9"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_DirectionChangeCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga6665c7364b6f5d1f8c7f5c46553b2be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed99b4f63258a3f1dff3f1b18ac0b60"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_IndexErrorCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga1ed99b4f63258a3f1dff3f1b18ac0b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe330ac7daee9e2bf8f625eec05ee784"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_TransitionErrorCallback</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:gafe330ac7daee9e2bf8f625eec05ee784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d56afa939909717370413d35311dbd"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_HallSensor_GetState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim)</td></tr>
<tr class="separator:ga69d56afa939909717370413d35311dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="group___t_i_m___exported___types.html#ga1a70fcbe9952e18af5c890e216a15f34">HAL_TIM_ChannelStateTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_TIMEx_GetChannelNState</b> (<a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> *htim, uint32_t ChannelN)</td></tr>
<tr class="separator:ga8869a865ab7b9572e5ff29ef920080a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:gaf473fa38254d62a74a006a781fe0aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>TIMEx_DMACommutationHalfCplt</b> (<a class="el" href="group___d_m_a___exported___types.html#ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr class="separator:ga65b7244a1ee94cf20081543377ba8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of TIM HAL Extended module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2019 STMicroelectronics. All rights reserved.</p>
<p >This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
