/***************************** Include Files *********************************/
#include "xparameters.h"
#include "xaxidma.h"
#include "xil_exception.h"
#include "xdebug.h"
#include "xintc.h"
#include "xdebug.h"
#include <stdio.h>
#include <string.h>
#include <math.h>
#include "xil_cache.h"
#include "platform.h"
#include "xuartlite.h"
#include "microblaze_sleep.h"
#include "xuartlite_l.h"

#ifndef DEBUG
extern void xil_printf(const char *format, ...);
#endif

/******************** Constant Definitions **********************************/

//Device hardware build related constants.
#define DMA_DEV_ID			XPAR_AXIDMA_0_DEVICE_ID
#define UART_DEV_ID 		XPAR_AXI_UARTLITE_0_DEVICE_ID
#define DDR_BASE_ADDR		XPAR_MIG7SERIES_0_BASEADDR
#define MEM_BASE_ADDR		(DDR_BASE_ADDR + 0x1000000)
#define RX_INTR_ID			XPAR_INTC_0_AXIDMA_0_S2MM_INTROUT_VEC_ID
#define TX_INTR_ID			XPAR_INTC_0_AXIDMA_0_MM2S_INTROUT_VEC_ID

#define RX_BD_SPACE_BASE	(MEM_BASE_ADDR)
#define RX_BD_SPACE_HIGH	(MEM_BASE_ADDR + 0x0000FFFF)
#define TX_BD_SPACE_BASE	(MEM_BASE_ADDR + 0x00010000)
#define TX_BD_SPACE_HIGH	(MEM_BASE_ADDR + 0x0001FFFF)
#define TX_BUFFER_BASE		(MEM_BASE_ADDR + 0x00100000)
#define RX_BUFFER_BASE		(MEM_BASE_ADDR + 0x00300000)
#define RX_BUFFER_HIGH		(MEM_BASE_ADDR + 0x004FFFFF)
#define INTC_DEVICE_ID      XPAR_INTC_0_DEVICE_ID

//UART reception.
#define TRANSMIT			0xEE
#define TRAMA_MASK 			0xF0
#define TRAMA_INIT			0xB0
#define TRAMA_END			0x50

//Timeout loop counter for reset
#define RESET_TIMEOUT_COUNTER	    10000

//Interrupt
#define INTC						XIntc
#define INTC_HANDLER				XIntc_InterruptHandler

//Mixeo
#define rows                        42
#define columns                     42
#define orig_rows					40
#define orig_columns				40

//Dma transmission
#define NUMBER_OF_BDS_PER_PKT		1
#define NUMBER_OF_PKTS_TO_TRANSFER 	1
#define NUMBER_OF_BDS_TO_TRANSFER	(NUMBER_OF_PKTS_TO_TRANSFER * NUMBER_OF_BDS_PER_PKT)
#define COALESCING_COUNT			1
#define DELAY_TIMER_COUNT			10

//Buffer and Buffer Descriptor related constant definition
#define MAX_PKT_LEN_TX				0x1900 //0x52c
#define MAX_PKT_LEN_RX				0x1900
#define MARK_UNCACHEABLE        	0x701

/************************** Function Prototypes ******************************/
//Initialize
void       initUART(void);
static int initDMA(void);

//DMA use
	//Set up
static int  RxSetup(XAxiDma * AxiDmaInstPtr);
static int  TxSetup(XAxiDma * AxiDmaInstPtr);
static void TxCallBack(XAxiDma_BdRing * TxRingPtr);
static void RxCallBack(XAxiDma_BdRing * RxRingPtr);
static void TxIntrHandler(void *Callback);
static void RxIntrHandler(void *Callback);
static int  SetupIntrSystem(INTC * IntcInstancePtr, XAxiDma * AxiDmaPtr, u16 TxIntrId, u16 RxIntrId);
static void DisableIntrSystem(INTC * IntcInstancePtr, u16 TxIntrId, u16 RxIntrId);

	//Work
static int GetTrama(void);
static int SendPacket(XAxiDma * AxiDmaInstPtr);
static int ReturnData(int Length);
void delay(void);
void ResetAxi(void);


/************************** Variable Definitions *****************************/

XUartLite		uart_module	;
XAxiDma 		AxiDma;
static 			INTC Intc;

//Flags
volatile int 	TxDone;
volatile int 	RxDone;
volatile int 	Error;
volatile int 	ValidTrama;

//Image size
u32 			numCols;
u32 			numRows;
u32				size;

//packets for dma
u32 			transferCounter;

//Buffer for transmit packet. Must be 32-bit aligned to be used by DMA.
u32 *Packet =   (u32 *) TX_BUFFER_BASE;

//Trama
unsigned char 	recv_data;
unsigned char 	send_data;
unsigned char 	init_transmission;

//Contador
int 			transm_processed = 0;

//Image size
u8 				transmission_init;
u8 				transmission_end1;
u8 				transmission_end2;


/******************************* Main ****************************************/

int main(void){

	int Status;
	int tramaFlag;
	int returnLength;

	init_platform();
	initUART();

	returnLength	= rows * columns * 4;

	print("Entering main\r\n");
	print("Send header\r\n");
	tramaFlag = GetTrama();
	Status 	  = initDMA();

	if (Status==XST_SUCCESS){
		xil_printf("Correct DMA configuration \r\n");
	}

	if (tramaFlag == XST_SUCCESS){
		print("Send Image\r\n");
		Status=SendPacket(&AxiDma);
		if(Status==XST_SUCCESS){
			Status=ReturnData(returnLength);
			if(Status==XST_SUCCESS){
				print("Returned data\r\n");
			}
			else{
				print("Failed to send data\r\n");
			}
		}
		else{
			print("Failed to send Packet\r\n");
		}
		DisableIntrSystem(&Intc, TX_INTR_ID, RX_INTR_ID);
	}
	return 0;
}


/******************************* Functions ***********************************/
//Initialize UART
void initUART(void){
	XUartLite_Initialize(&uart_module, UART_DEV_ID);
	XUartLite_ResetFifos(&uart_module);
	return;
}

//Initialize DMA
static int initDMA(void){
	int Status;
	XAxiDma_Config *Config;

	//Search initial configuration(can be found in xaxidma_g.c)
	Config = XAxiDma_LookupConfig(DMA_DEV_ID);
	if (!Config) {
		xil_printf("No configuration found for %d\r\n", DMA_DEV_ID);
		return XST_FAILURE;
	}

	//Initialize DMA engine with the found configuration
	XAxiDma_CfgInitialize(&AxiDma, Config);
	if(!XAxiDma_HasSg(&AxiDma)) {
		xil_printf("Device configured as Simple mode \r\n");
		return XST_FAILURE;
	}

	//Set up TX/RX channels to be ready to transmit and receive packets
	Status = TxSetup(&AxiDma);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed TX setup\r\n");
		return XST_FAILURE;
	}

	Status = RxSetup(&AxiDma);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed RX setup\r\n");
		return XST_FAILURE;
	}

	//Initialize interrupt system
	Status = SetupIntrSystem(&Intc, &AxiDma, TX_INTR_ID, RX_INTR_ID);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed intr setup\r\n");
		return XST_FAILURE;
	}

	//Initialize flags before start transfer
	TxDone    = 0;
	RxDone    = 0;
	Error     = 0;
	ValidTrama= 0;

	return XST_SUCCESS;
}

//Initialize Rx
static int RxSetup(XAxiDma * AxiDmaInstPtr)
{
	XAxiDma_BdRing *RxRingPtr;
	int Status;
	XAxiDma_Bd BdTemplate;
	XAxiDma_Bd *BdPtr;
	XAxiDma_Bd *BdCurPtr;
	int BdCount;
	int FreeBdCount;
	UINTPTR RxBufferPtr;
	int Index;

	RxRingPtr = XAxiDma_GetRxRing(&AxiDma);

	/* Disable all RX interrupts before RxBD space setup */
	XAxiDma_BdRingIntDisable(RxRingPtr, XAXIDMA_IRQ_ALL_MASK);

	/* Setup Rx BD space */
	BdCount = XAxiDma_BdRingCntCalc(XAXIDMA_BD_MINIMUM_ALIGNMENT,
				RX_BD_SPACE_HIGH - RX_BD_SPACE_BASE + 1);

	Status = XAxiDma_BdRingCreate(RxRingPtr, RX_BD_SPACE_BASE,
					RX_BD_SPACE_BASE,
					XAXIDMA_BD_MINIMUM_ALIGNMENT, BdCount);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx bd create failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	/*
	 * Setup a BD template for the Rx channel. Then copy it to every RX BD.
	 */
	XAxiDma_BdClear(&BdTemplate);
	Status = XAxiDma_BdRingClone(RxRingPtr, &BdTemplate);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx bd clone failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	/* Attach buffers to RxBD ring so we are ready to receive packets */
	FreeBdCount = XAxiDma_BdRingGetFreeCnt(RxRingPtr);

	Status = XAxiDma_BdRingAlloc(RxRingPtr, FreeBdCount, &BdPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx bd alloc failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	BdCurPtr = BdPtr;
	RxBufferPtr = RX_BUFFER_BASE;

	for (Index = 0; Index < FreeBdCount; Index++) {

		Status = XAxiDma_BdSetBufAddr(BdCurPtr, RxBufferPtr);
		if (Status != XST_SUCCESS) {
			xil_printf("Rx set buffer addr %x on BD %x failed %d\r\n",
			(unsigned int)RxBufferPtr,
			(UINTPTR)BdCurPtr, Status);

			return XST_FAILURE;
		}

		Status = XAxiDma_BdSetLength(BdCurPtr, MAX_PKT_LEN_RX,
					RxRingPtr->MaxTransferLen);
		if (Status != XST_SUCCESS) {
			xil_printf("Rx set length %d on BD %x failed %d\r\n",
			    MAX_PKT_LEN_RX, (UINTPTR)BdCurPtr, Status);

			return XST_FAILURE;
		}

		/* Receive BDs do not need to set anything for the control
		 * The hardware will set the SOF/EOF bits per stream status
		 */
		XAxiDma_BdSetCtrl(BdCurPtr, 0);

		XAxiDma_BdSetId(BdCurPtr, RxBufferPtr);

		RxBufferPtr += MAX_PKT_LEN_RX;
		BdCurPtr = (XAxiDma_Bd *)XAxiDma_BdRingNext(RxRingPtr, BdCurPtr);
	}

	/*
	 * Set the coalescing threshold, so only one receive interrupt
	 * occurs for this example
	 *
	 * If you would like to have multiple interrupts to happen, change
	 * the COALESCING_COUNT to be a smaller value
	 */
	Status = XAxiDma_BdRingSetCoalesce(RxRingPtr, COALESCING_COUNT,
			DELAY_TIMER_COUNT);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx set coalesce failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	Status = XAxiDma_BdRingToHw(RxRingPtr, FreeBdCount, BdPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx ToHw failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	/* Enable all RX interrupts */
	XAxiDma_BdRingIntEnable(RxRingPtr, XAXIDMA_IRQ_ALL_MASK);

	/* Start RX DMA channel */
	Status = XAxiDma_BdRingStart(RxRingPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Rx start BD ring failed with %d\r\n", Status);
		return XST_FAILURE;
	}

	return XST_SUCCESS;
}


//Initialize Tx
static int TxSetup(XAxiDma * AxiDmaInstPtr)
{
	XAxiDma_BdRing *TxRingPtr = XAxiDma_GetTxRing(&AxiDma);
	XAxiDma_Bd BdTemplate;
	int Status;
	u32 BdCount;

	/* Disable all TX interrupts before TxBD space setup */
	XAxiDma_BdRingIntDisable(TxRingPtr, XAXIDMA_IRQ_ALL_MASK);

	/* Setup TxBD space  */
	BdCount = XAxiDma_BdRingCntCalc(XAXIDMA_BD_MINIMUM_ALIGNMENT,
			(UINTPTR)TX_BD_SPACE_HIGH - (UINTPTR)TX_BD_SPACE_BASE + 1);

	Status = XAxiDma_BdRingCreate(TxRingPtr, TX_BD_SPACE_BASE,
				     TX_BD_SPACE_BASE,
				     XAXIDMA_BD_MINIMUM_ALIGNMENT, BdCount);
	if (Status != XST_SUCCESS) {

		xil_printf("Failed create BD ring\r\n");
		return XST_FAILURE;
	}

	/*
	 * Like the RxBD space, we create a template and set all BDs to be the
	 * same as the template. The sender has to set up the BDs as needed.
	 */
	XAxiDma_BdClear(&BdTemplate);
	Status = XAxiDma_BdRingClone(TxRingPtr, &BdTemplate);
	if (Status != XST_SUCCESS) {

		xil_printf("Failed clone BDs\r\n");
		return XST_FAILURE;
	}

	/*
	 * Set the coalescing threshold, so only one transmit interrupt
	 * occurs for this example
	 *
	 * If you would like to have multiple interrupts to happen, change
	 * the COALESCING_COUNT to be a smaller value
	 */
	Status = XAxiDma_BdRingSetCoalesce(TxRingPtr, COALESCING_COUNT,
			DELAY_TIMER_COUNT);
	if (Status != XST_SUCCESS) {

		xil_printf("Failed set coalescing"
		" %d/%d\r\n",COALESCING_COUNT, DELAY_TIMER_COUNT);
		return XST_FAILURE;
	}

	/* Enable all TX interrupts */
	XAxiDma_BdRingIntEnable(TxRingPtr, XAXIDMA_IRQ_ALL_MASK);

	/* Start the TX channel */
	Status = XAxiDma_BdRingStart(TxRingPtr);
	if (Status != XST_SUCCESS) {

		xil_printf("Failed bd start\r\n");
		return XST_FAILURE;
	}

	return XST_SUCCESS;
}


//Set up interrupts
static int SetupIntrSystem(INTC * IntcInstancePtr,
			   XAxiDma * AxiDmaPtr, u16 TxIntrId, u16 RxIntrId)
{
	XAxiDma_BdRing *TxRingPtr = XAxiDma_GetTxRing(AxiDmaPtr);
	XAxiDma_BdRing *RxRingPtr = XAxiDma_GetRxRing(AxiDmaPtr);
	int Status;

	//Initialize the interrupt controller and connect the ISRs
	Status = XIntc_Initialize(IntcInstancePtr, INTC_DEVICE_ID);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed init intc\r\n");
		return XST_FAILURE;
	}

	Status = XIntc_Connect(IntcInstancePtr, TxIntrId,
			       (XInterruptHandler) TxIntrHandler, TxRingPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed tx connect intc\r\n");
		return XST_FAILURE;
	}

	Status = XIntc_Connect(IntcInstancePtr, RxIntrId,
			       (XInterruptHandler) RxIntrHandler, RxRingPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed rx connect intc\r\n");
		return XST_FAILURE;
	}

	//Start the interrupt controller
	Status = XIntc_Start(IntcInstancePtr, XIN_REAL_MODE);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed to start intc\r\n");
		return XST_FAILURE;
	}

	XIntc_Enable(IntcInstancePtr, TxIntrId);
	XIntc_Enable(IntcInstancePtr, RxIntrId);

	//Enable interrupts from the hardware
	Xil_ExceptionInit();
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT,
			(Xil_ExceptionHandler)INTC_HANDLER,
			(void *)IntcInstancePtr);

	Xil_ExceptionEnable();

	return XST_SUCCESS;
}

//HANDLERS DMA INTERRUPTIONS
static void TxIntrHandler(void *Callback)
{
	print("In Tx handler\r\n");
	XAxiDma_BdRing *TxRingPtr = (XAxiDma_BdRing *) Callback;
	u32 IrqStatus;
	int TimeOut;

	/* Read pending interrupts */
	IrqStatus = XAxiDma_BdRingGetIrq(TxRingPtr);

	/* Acknowledge pending interrupts */
	XAxiDma_BdRingAckIrq(TxRingPtr, IrqStatus);

	/* If no interrupt is asserted, we do not do anything
	 */
	if (!(IrqStatus & XAXIDMA_IRQ_ALL_MASK)) {

		return;
	}

	/*
	 * If error interrupt is asserted, raise error flag, reset the
	 * hardware to recover from the error, and return with no further
	 * processing.
	 */
	if ((IrqStatus & XAXIDMA_IRQ_ERROR_MASK)) {

		XAxiDma_BdRingDumpRegs(TxRingPtr);
		Error = 1;

		/*
		 * Reset should never fail for transmit channel
		 */
		XAxiDma_Reset(&AxiDma);

		TimeOut = RESET_TIMEOUT_COUNTER;

		while (TimeOut) {
			if (XAxiDma_ResetIsDone(&AxiDma)) {
				break;
			}

			TimeOut -= 1;
		}

		return;
	}

	/*
	 * If Transmit done interrupt is asserted, call TX call back function
	 * to handle the processed BDs and raise the according flag
	 */
	if ((IrqStatus & (XAXIDMA_IRQ_DELAY_MASK | XAXIDMA_IRQ_IOC_MASK))) {
		TxCallBack(TxRingPtr);
	}
}

static void RxIntrHandler(void *Callback)
{
	print("In Rx handler\r\n");
	XAxiDma_BdRing *RxRingPtr = (XAxiDma_BdRing *) Callback;
	u32 IrqStatus;
	int TimeOut;

	/* Read pending interrupts */
	IrqStatus = XAxiDma_BdRingGetIrq(RxRingPtr);

	/* Acknowledge pending interrupts */
	XAxiDma_BdRingAckIrq(RxRingPtr, IrqStatus);

	/*
	 * If no interrupt is asserted, we do not do anything
	 */
	if (!(IrqStatus & XAXIDMA_IRQ_ALL_MASK)) {
		return;
	}

	/*
	 * If error interrupt is asserted, raise error flag, reset the
	 * hardware to recover from the error, and return with no further
	 * processing.
	 */
	if ((IrqStatus & XAXIDMA_IRQ_ERROR_MASK)) {

		XAxiDma_BdRingDumpRegs(RxRingPtr);
		Error = 1;

		/* Reset could fail and hang
		 * NEED a way to handle this or do not call it??
		 */
		XAxiDma_Reset(&AxiDma);

		TimeOut = RESET_TIMEOUT_COUNTER;

		while (TimeOut) {
			if(XAxiDma_ResetIsDone(&AxiDma)) {
				break;
			}

			TimeOut -= 1;
		}

		return;
	}

	/*
	 * If completion interrupt is asserted, call RX call back function
	 * to handle the processed BDs and then raise the according flag.
	 */
	if ((IrqStatus & (XAXIDMA_IRQ_DELAY_MASK | XAXIDMA_IRQ_IOC_MASK))) {
		RxCallBack(RxRingPtr);
	}
}

static void TxCallBack(XAxiDma_BdRing * TxRingPtr)
{
	int BdCount;
	u32 BdSts;
	XAxiDma_Bd *BdPtr;
	XAxiDma_Bd *BdCurPtr;
	int Status;
	int Index;

	//Deshabilitar las interrupciones
	//XIntc_Disconnect(IntcInstancePtr, TxIntrId);

	/* Get all processed BDs from hardware */
	BdCount = XAxiDma_BdRingFromHw(TxRingPtr, XAXIDMA_ALL_BDS, &BdPtr);

	/* Handle the BDs */
	BdCurPtr = BdPtr;
	for (Index = 0; Index < BdCount; Index++) {

		/*
		 * Check the status in each BD
		 * If error happens, the DMA engine will be halted after this
		 * BD processing stops.
		 */
		BdSts = XAxiDma_BdGetSts(BdCurPtr);
		if ((BdSts & XAXIDMA_BD_STS_ALL_ERR_MASK) ||
		    (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK))) {
			Error = 1;
			break;
		}

		/*
		 * Here we don't need to do anything. But if a RTOS is being
		 * used, we may need to free the packet buffer attached to
		 * the processed BD
		 */

		/* Find the next processed BD */
		BdCurPtr = (XAxiDma_Bd *)XAxiDma_BdRingNext(TxRingPtr, BdCurPtr);
	}

	/* Free all processed BDs for future transmission */
	Status = XAxiDma_BdRingFree(TxRingPtr, BdCount, BdPtr);
	if (Status != XST_SUCCESS) {
		Error = 1;
	}

	if(!Error) {

		TxDone += BdCount;
	}
}

static void RxCallBack(XAxiDma_BdRing * RxRingPtr)
{
	int BdCount;
	XAxiDma_Bd *BdPtr;
	XAxiDma_Bd *BdCurPtr;
	u32 BdSts;
	int Index;

	/* Get finished BDs from hardware */
	BdCount = XAxiDma_BdRingFromHw(RxRingPtr, XAXIDMA_ALL_BDS, &BdPtr);

	BdCurPtr = BdPtr;
	for (Index = 0; Index < BdCount; Index++) {
		/*
		 * Check the flags set by the hardware for status
		 * If error happens, processing stops, because the DMA engine
		 * is halted after this BD.
		 */
		BdSts = XAxiDma_BdGetSts(BdCurPtr);
		if ((BdSts & XAXIDMA_BD_STS_ALL_ERR_MASK) ||
		    (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK))) {
			Error = 1;
			break;
		}

		/* Find the next processed BD */
		BdCurPtr = (XAxiDma_Bd *)XAxiDma_BdRingNext(RxRingPtr, BdCurPtr);
		RxDone += 1;
	}

}

//Send a packet of data received by UART to DDR3 memory
//XUartLite_RecvByte((&uart_module)->RegBaseAddress)
static int SendPacket(XAxiDma * AxiDmaInstPtr)
{
	XAxiDma_BdRing *TxRingPtr = XAxiDma_GetTxRing(AxiDmaInstPtr);
	XAxiDma_Bd *BdPtr, *BdCurPtr;

	u8 *TxPacket;
	u8 *TxPacket_WithoutZeros;
	u8 *TxPacketInitial;

	int Status;
	int Index=0, Pkts;
	int column_counter = 0;
	int element_counter = 0;
	int j = 0;

	UINTPTR BufferAddr;

	/*
	 * Each packet is limited to TxRingPtr->MaxTransferLen
	 *
	 * This will not be the case if hardware has store and forward built in
	 */
	if (MAX_PKT_LEN_TX * NUMBER_OF_PKTS_TO_TRANSFER >
			TxRingPtr->MaxTransferLen) {

		xil_printf("Invalid total per packet transfer length for the "
		    "packet %d/%d\r\n",
			MAX_PKT_LEN_TX * NUMBER_OF_PKTS_TO_TRANSFER,
		    TxRingPtr->MaxTransferLen);

		return XST_INVALID_PARAM;
	}

	TxPacketInitial 		= (u8 *)  Packet;					//Recepción de los datos
	TxPacket_WithoutZeros   = (u8 *) (Packet + 0x86000);		//Mixeo sin ceros
	TxPacket			 	= (u8 *)  Packet;					//Mixeo con ceros

	/*
	TxPacketInitial 		= (u8 *) (Packet + 0x86000); 		//Recepción de los datos
	TxPacket_WithoutZeros   = (u8 *) (Packet + 0xa8000);		//Mixeo sin ceros
	TxPacket			 	= (u8 *)  Packet;					//Mixeo con ceros
	*/

	//Recepción de datos
	for(Index = 0; Index < (rows * columns);Index ++){
		TxPacket[Index] = XUartLite_RecvByte((&uart_module)->RegBaseAddress);
	}

	//Mixeo sin ceros (original)
	for(int i = 0; i<(rows * columns); i++){
		if(column_counter == 0){
			TxPacket_WithoutZeros[(element_counter*3)] = TxPacketInitial[i];
			element_counter++;
		}
		else if(column_counter == 1){
			TxPacket_WithoutZeros[((element_counter*3)+1)]      = TxPacketInitial[i];
			TxPacket_WithoutZeros[((element_counter*3)+rows*3)] = TxPacketInitial[i];
			element_counter++;
		}
		else if(column_counter == columns-1){
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*(columns-3)+2))] = TxPacketInitial[i];
			element_counter++;
		}
		else if(column_counter == columns-2){
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*(columns-4))+2)] = TxPacketInitial[i];
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*(columns-3))+1)] = TxPacketInitial[i];
			element_counter++;
		}
		else{
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*(column_counter-2))+2)] = TxPacketInitial[i];
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*(column_counter-1))+1)] = TxPacketInitial[i];
			TxPacket_WithoutZeros[((element_counter*3)+(3*rows*column_counter))]       = TxPacketInitial[i];
			element_counter++;
		}

		if(element_counter == rows){
			column_counter++;
			element_counter = 0;
		}
	}

	//Agregado de los ceros en el mixeo
	for(int i = 0; i<((rows * columns)*3); i++){
		TxPacket[j] = TxPacket_WithoutZeros[i];
		j++;

		if((j+1)%4 == 0){
			TxPacket[j] = 0;
			j++;
		}
	}

	/* Flush the buffers before the DMA transfer, in case the Data Cache
	 * is enabled
	 */
	Xil_DCacheFlushRange((UINTPTR)TxPacket, MAX_PKT_LEN_TX *
			NUMBER_OF_BDS_TO_TRANSFER);
	Xil_DCacheFlushRange((UINTPTR)RX_BUFFER_BASE, MAX_PKT_LEN_RX *
			NUMBER_OF_BDS_TO_TRANSFER);

	Status = XAxiDma_BdRingAlloc(TxRingPtr, NUMBER_OF_BDS_TO_TRANSFER,
								&BdPtr);
	if (Status != XST_SUCCESS) {
		xil_printf("Failed bd alloc\r\n");
		return XST_FAILURE;
	}

	BufferAddr = (UINTPTR)Packet;
	BdCurPtr = BdPtr;

	/*
	 * Set up the BD using the information of the packet to transmit
	 * Each transfer has NUMBER_OF_BDS_PER_PKT BDs
	 */
	for(Index = 0; Index < NUMBER_OF_PKTS_TO_TRANSFER; Index++) {

		for(Pkts = 0; Pkts < NUMBER_OF_BDS_PER_PKT; Pkts++) {
			u32 CrBits = 0;

			Status = XAxiDma_BdSetBufAddr(BdCurPtr, BufferAddr);
			if (Status != XST_SUCCESS) {
				xil_printf("Tx set buffer addr %x on BD %x failed %d\r\n",
				(unsigned int)BufferAddr,
				(UINTPTR)BdCurPtr, Status);

				return XST_FAILURE;
			}

			Status = XAxiDma_BdSetLength(BdCurPtr, MAX_PKT_LEN_TX,
						TxRingPtr->MaxTransferLen);
			if (Status != XST_SUCCESS) {
				xil_printf("Tx set length %d on BD %x failed %d\r\n",
				MAX_PKT_LEN_TX, (UINTPTR)BdCurPtr, Status);

				return XST_FAILURE;
			}

			if (Pkts == 0) {
				/* The first BD has SOF set
				 */
				CrBits |= XAXIDMA_BD_CTRL_TXSOF_MASK;
			}

			if(Pkts == (NUMBER_OF_BDS_PER_PKT - 1)) {
				/* The last BD should have EOF and IOC set
				 */
				CrBits |= XAXIDMA_BD_CTRL_TXEOF_MASK;
			}

			XAxiDma_BdSetCtrl(BdCurPtr, CrBits);
			XAxiDma_BdSetId(BdCurPtr, BufferAddr);

			BufferAddr += MAX_PKT_LEN_TX;
			BdCurPtr = (XAxiDma_Bd *)XAxiDma_BdRingNext(TxRingPtr, BdCurPtr);
		}
	}

	/* Give the BD to hardware (DMA) to kick off the transmission. */
	Status = XAxiDma_BdRingToHw(TxRingPtr, NUMBER_OF_BDS_TO_TRANSFER,
						BdPtr);
	if (Status != XST_SUCCESS) {

		xil_printf("Failed to hw, length %d\r\n",
			(int)XAxiDma_BdGetLength(BdPtr,
					TxRingPtr->MaxTransferLen));

		return XST_FAILURE;
	}

	return XST_SUCCESS;
}

static int ReturnData(int Length)
{
	u8 *RxPacket    ;

	int  Index;
	u8   saveData;

	RxPacket      = (u8 *) RX_BUFFER_BASE;

	//RxPacket      = (u8 *)  Packet;
	/* Invalidate the DestBuffer before receiving the data, in case the
	 * Data Cache is enabled
	 */

	//Retornar los datos
	Xil_DCacheInvalidateRange((UINTPTR)RxPacket, Length);
	delay();
	print("Return data\r\n");

	saveData = RxPacket[0];

	for(Index = 1; Index < (Length); Index++) {
		while(XUartLite_IsSending(&uart_module)){}
		XUartLite_Send(&uart_module, &(saveData), 1);
		saveData = RxPacket[Index];
	}
	return XST_SUCCESS;
}


static void DisableIntrSystem(INTC * IntcInstancePtr,
					u16 TxIntrId, u16 RxIntrId)
{
	/* Disconnect the interrupts for the DMA TX and RX channels */
	XIntc_Disconnect(IntcInstancePtr, TxIntrId);
	XIntc_Disconnect(IntcInstancePtr, RxIntrId);
}


static int GetTrama(void){
	unsigned char header[5];

	for (int i=0; i<4; i++){
		header[i]=XUartLite_RecvByte((&uart_module)->RegBaseAddress);
	}
	if (header[0]==TRAMA_INIT){
		transmission_init  = (header[1]);
		transmission_end1  = (header[2]);
		transmission_end2  = (header[3]);

		xil_printf("Transmission init value : %d\r\n",transmission_init);
		xil_printf("Transmission end value 1: %d\r\n",transmission_end1);
		xil_printf("Transmission end value 2: %d\r\n",transmission_end2);

		while(1){

		    xil_printf("Transmission init value : %d\r\n",transmission_init);

		}

		return XST_SUCCESS;
	}

	return XST_FAILURE;
}

void delay(void){
	for (int n=0;n<535;n++){}
	return;
}

void ResetAxi(void){
	int TimeOut;

	XAxiDma_Reset(&AxiDma);
	TimeOut = RESET_TIMEOUT_COUNTER;
	while (TimeOut) {
		if(XAxiDma_ResetIsDone(&AxiDma)) {
			break;
		}
		TimeOut -= 1;
	}
	return;
}
