// Seed: 3760859784
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  always id_3 = -1;
  assign module_1.id_8 = 0;
  id_4 :
  assert property (@(posedge id_0 ? {id_3, -1} : 1'b0) -1'b0)
  else @(-1 or posedge !1 or posedge 1) if (1) id_3 <= 1'd0 || id_4;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input wire void id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8
);
  assign id_1 = (1);
  assign id_1 = id_6;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire id_11;
  wire id_12;
endmodule
