[
	{
		"original_line": "`define  CHARGE_ABSTOL  1.0e-15", 
		"bug_line": "`define  CHARGE_ABSTOL  1.0e-15;",
		"error_description": "Added semicolon at end of `define directive - Verilog-A compiler directives should not be terminated with semicolons"
	},
	{
		"original_line": "piezoResVA #(.L(L),.W(W),.H(H),.RESIS(RESIS),.POIS(POIS),.piEff(piEff)) I0(net9,Source,net10);", 
		"bug_line": "piezoResVA #(.L(L, .W(W),.H(H),.RESIS(RESIS),.POIS(POIS),.piEff(piEff)) I0(net9,Source,net10);",
		"error_description": "Mismatched parentheses in parameter list - missing closing parenthesis for .L(L parameter"
	},
	{
		"original_line": "        kinematic net10;", 
		"bug_line": "        kineatic net10;",
		"error_description": "Misspelled 'kinematic' discipline declaration as 'kineatic' (missing 'm'), which is not a valid Verilog-A discipline type."
	},
	{
		"original_line": "        parameter real H = 110.0e-9                   from (0:inf);         // height of the beam [m]", 
		"bug_line": "        parameter real H = 110.0e-9                   from [0:inf);         // height of the beam [m]",
		"error_description": "Mismatched brackets in parameter range specification - opened with square bracket [ but closed with parenthesis )"
	},
	{
		"original_line": "`include "gateInteractionVA.va"", 
		"bug_line": "`inclue "gateInteractionVA.va"",
		"error_description": "Misspelled compiler directive 'inclue' instead of 'include' - Verilog-A requires `include for file inclusion"
	},
	{
		"original_line": "parameter real Cs = 2.9218e-17                from [0:inf);         // side gate capacitance", 
		"bug_line": "parameter real Cs = 2.9218e-17                from [0:inf];         // side gate capacitance",
		"error_description": "Mismatched closing bracket in parameter range; expected ')' but used ']'"
	},
	{
		"original_line": "               I(Back, Side) <+ V(Back, Side)/Rg;", 
		"bug_line": "               I(Back, Side) <+ V(Back, Side)/Rg",
		"error_description": "Missing semicolon at the end of the analog operator contribution statement"
	},
	{
		"original_line": "        inout Back,Drain,Side,Source;", 
		"bug_line": "        inout Back,Drain,Side,Source:",
		"error_description": "Missing semicolon at end of port declaration line, uses colon instead which is invalid syntax."
	},
	{
		"original_line": "module NEMS_model_verilog_A(Back,Drain,Side,Source);", 
		"bug_line": "moduel NEMS_model_verilog_A(Back,Drain,Side,Source);",
		"error_description": "Misspelled keyword 'module' as 'moduel' which is not a valid Verilog-A keyword"
	},
	{
		"original_line": "parameter real Rg = 263.0e3                   from [0:inf);         // resistance between two gates, back and side", 
		"bug_line": "parameter real Rg = 263.0e3                   form [0:inf);         // resistance between two gates, back and side",
		"error_description": "Misspelled keyword 'from' as 'form'"
	}
]