

================================================================
== Vivado HLS Report for 'pool_op_ap_ufixed_8_0_4_0_0_4_1_ap_ufixed_12_2_5_3_0_s'
================================================================
* Date:           Fri Jul 18 04:18:29 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.460 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       55|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|       55|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_102_p2  |     +    |      0|  0|  18|          11|          11|
    |add_ln703_2_fu_112_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_68_p2     |     +    |      0|  0|  18|          11|          11|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  55|          34|          34|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_ready    | out |    1| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 4, 1, ap_ufixed<12, 2, 5, 3, 0> > | return value |
|ap_return   | out |   10| ap_ctrl_hs | pool_op<ap_ufixed<8, 0, 4, 0, 0>, 4, 1, ap_ufixed<12, 2, 5, 3, 0> > | return value |
|x_0_V_read  |  in |    8|   ap_none  |                              x_0_V_read                             |    scalar    |
|x_1_V_read  |  in |    8|   ap_none  |                              x_1_V_read                             |    scalar    |
|x_2_V_read  |  in |    8|   ap_none  |                              x_2_V_read                             |    scalar    |
|x_3_V_read  |  in |    8|   ap_none  |                              x_3_V_read                             |    scalar    |
+------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

