Warning (10268): Verilog HDL information at four_digit_seven_segment_test.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/four_digit_seven_segment_test/four_digit_seven_segment_test.v Line: 11
