I 000050 55 2880          1375169223670 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1375169223671 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24712a20747275332d20367e702223232723262221)
	(_entity
		(_time 1375169223666)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1220          1375169223676 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1375169223677 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24712a20237373332322377e762322222722272322)
	(_entity
		(_time 1375169223674)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1220          1375169223682 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1375169223683 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24702b20757374322222617e712223227122202223)
	(_entity
		(_time 1375169223680)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4628          1375169223688 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1375169223689 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 24702f20237275372724367b752227222723212726)
	(_entity
		(_time 1375169223686)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14392         1375169223694 Structure
(_unit VHDL (triggered_counter_slice_0 0 102 (structure 0 142 ))
	(_version va7)
	(_time 1375169223695 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 33663f3732646e2560602469673431353635373665)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223692)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_0 0 178 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 183 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_0 0 185 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 191 
		(_object
			(_process
				(line__193(_architecture 0 0 193 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__194(_architecture 1 0 194 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__195(_architecture 2 0 195 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__196(_architecture 3 0 196 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__197(_architecture 4 0 197 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__198(_architecture 5 0 198 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 6 0 204 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__205(_architecture 7 0 205 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__206(_architecture 8 0 206 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"triggered_counter_SLICE_0"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 212 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 213 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 214 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 215 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 216 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 218 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 219 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 220 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 221 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 222 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 223 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 209 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4645          1375169223700 Structure
(_unit VHDL (ccu20001 0 327 (structure 0 337 ))
	(_version va7)
	(_time 1375169223701 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 33673836336562203036236c623033303235303530)
	(_entity
		(_time 1375169223698)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 339 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000011100100"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000011100100"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 13625         1375169223706 Structure
(_unit VHDL (triggered_counter_slice_1 0 352 (structure 0 389 ))
	(_version va7)
	(_time 1375169223707 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 43164f4042141e5517145419174441454645474615)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223704)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 407 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 408 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 409 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 412 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 415 (_entity (_out ))))
			)
		)
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 419 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 419 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 419 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 420 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 420 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 420 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 421 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 421 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 421 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_31 0 424 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 427 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 429 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_s_0_31 0 431 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_block WireDelay 0 437 
		(_object
			(_process
				(line__439(_architecture 0 0 439 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__440(_architecture 1 0 440 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__441(_architecture 2 0 441 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__442(_architecture 3 0 442 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__443(_architecture 4 0 443 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__444(_architecture 5 0 444 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 448 
		(_object
			(_process
				(line__450(_architecture 6 0 450 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__451(_architecture 7 0 451 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__452(_architecture 8 0 452 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 355 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 356 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 357 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 358 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 358 (_entity (_string \"triggered_counter_SLICE_1"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 365 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 366 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 367 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 368 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 369 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 370 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 371 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 372 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 373 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 374 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 375 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 376 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 377 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 378 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 379 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 381 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 381 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 381 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 382 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 382 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 382 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 383 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 383 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 392 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 393 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 394 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 395 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 396 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 397 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 398 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 399 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 400 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 401 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 402 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 404 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 405 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 457 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 458 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 459 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 460 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 462 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 463 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 464 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 465 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 466 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 467 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 455 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(11)(13)(15)(16)(17)(18))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
	)
	(_model . Structure 10 -1
	)
)
I 000050 55 4645          1375169223712 Structure
(_unit VHDL (ccu20002 0 557 (structure 0 567 ))
	(_version va7)
	(_time 1375169223713 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 43174841431512504046531c124043404145404540)
	(_entity
		(_time 1375169223710)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 569 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 18533         1375169223718 Structure
(_unit VHDL (triggered_counter_slice_2 0 582 (structure 0 638 ))
	(_version va7)
	(_time 1375169223719 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 52075e5052050f44555556514709015457545657045451)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223716)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 663 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 663 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 663 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 664 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 665 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 668 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 671 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 674 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 675 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 676 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 676 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 676 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 677 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 677 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 677 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_30 0 680 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 683 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 685 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_29 0 687 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_29 0 690 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 696 
		(_object
			(_process
				(line__698(_architecture 0 0 698 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__699(_architecture 1 0 699 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__700(_architecture 2 0 700 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__701(_architecture 3 0 701 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__702(_architecture 4 0 702 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__703(_architecture 5 0 703 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__704(_architecture 6 0 704 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__705(_architecture 7 0 705 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__706(_architecture 8 0 706 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 710 
		(_object
			(_process
				(line__712(_architecture 9 0 712 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__713(_architecture 10 0 713 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__714(_architecture 11 0 714 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__715(_architecture 12 0 715 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 585 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 586 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 587 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 588 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 588 (_entity (_string \"triggered_counter_SLICE_2"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 594 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 614 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 615 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 616 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 617 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 618 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 626 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 628 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 629 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 630 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 631 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 631 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 631 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 632 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 632 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 641 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 642 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 643 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 644 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 645 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 646 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 647 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 648 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 649 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 650 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 651 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 652 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 653 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 654 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 655 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 656 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 657 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 658 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 660 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 661 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 720 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 721 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 722 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 723 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 724 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 725 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 726 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 727 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 728 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 729 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 731 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 732 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 733 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 734 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 735 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 736 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 737 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 738 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 718 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18581         1375169223726 Structure
(_unit VHDL (triggered_counter_slice_3 0 894 (structure 0 950 ))
	(_version va7)
	(_time 1375169223727 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 52075e5052050f44555556514709015457545657045451)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223722)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 975 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 976 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 977 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 980 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 983 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 987 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 987 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 987 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 988 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 988 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 988 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 989 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 989 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 989 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_28 0 992 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 995 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 997 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_27 0 999 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_27 0 1002 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 1008 
		(_object
			(_process
				(line__1010(_architecture 0 0 1010 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__1011(_architecture 1 0 1011 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__1012(_architecture 2 0 1012 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__1013(_architecture 3 0 1013 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__1014(_architecture 4 0 1014 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1015(_architecture 5 0 1015 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1016(_architecture 6 0 1016 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1017(_architecture 7 0 1017 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1018(_architecture 8 0 1018 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1022 
		(_object
			(_process
				(line__1024(_architecture 9 0 1024 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1025(_architecture 10 0 1025 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__1026(_architecture 11 0 1026 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__1027(_architecture 12 0 1027 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 897 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 898 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 899 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 900 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 900 (_entity (_string \"triggered_counter_SLICE_3"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 902 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 903 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 904 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 905 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 906 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 917 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 926 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 927 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 928 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 929 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 930 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 931 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 932 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 935 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 936 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 937 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 938 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 940 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 940 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 940 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 941 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 941 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 941 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 942 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 942 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 942 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 943 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 943 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 943 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 944 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 944 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 953 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 954 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 955 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 956 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 957 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 958 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 959 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 960 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 961 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 962 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 963 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 964 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 965 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 966 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 967 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 968 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 969 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 970 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 972 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 973 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1032 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1033 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1034 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1035 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1036 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1037 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1038 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1039 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1040 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1041 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1043 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1044 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1045 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1046 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1047 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1048 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1049 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1050 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 1030 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223736 Structure
(_unit VHDL (triggered_counter_slice_4 0 1206 (structure 0 1262 ))
	(_version va7)
	(_time 1375169223737 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 62376e6362353f74656566617739316467646667346461)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223732)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1289 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1292 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1295 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1298 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1299 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1300 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1301 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1301 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1301 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_26 0 1304 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1307 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1309 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_25 0 1311 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_25 0 1314 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 1320 
		(_object
			(_process
				(line__1322(_architecture 0 0 1322 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__1323(_architecture 1 0 1323 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__1324(_architecture 2 0 1324 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__1325(_architecture 3 0 1325 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__1326(_architecture 4 0 1326 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1327(_architecture 5 0 1327 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1328(_architecture 6 0 1328 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1329(_architecture 7 0 1329 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1330(_architecture 8 0 1330 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1334 
		(_object
			(_process
				(line__1336(_architecture 9 0 1336 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1337(_architecture 10 0 1337 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__1338(_architecture 11 0 1338 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__1339(_architecture 12 0 1339 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1209 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1210 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1211 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1212 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1212 (_entity (_string \"triggered_counter_SLICE_4"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1214 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1215 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1216 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1217 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1218 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1238 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1239 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1240 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1241 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1242 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1245 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1246 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1247 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1250 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1252 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1253 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1253 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1253 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1254 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1254 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1254 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1255 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1255 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1255 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1256 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1256 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1265 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1266 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1267 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1268 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1269 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1270 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1271 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1272 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1278 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1279 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1280 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1281 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1282 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1284 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1344 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1345 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1346 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1347 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1348 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1349 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1350 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1351 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1352 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1353 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1355 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1356 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1357 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1358 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1359 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1360 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1361 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1362 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 1342 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223749 Structure
(_unit VHDL (triggered_counter_slice_5 0 1518 (structure 0 1574 ))
	(_version va7)
	(_time 1375169223750 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 72277e7272252f64757576716729217477747677247471)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223743)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1599 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1599 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1599 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1600 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1600 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1600 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1601 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1604 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1607 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1610 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1610 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1610 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1611 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1611 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1611 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1612 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1612 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1612 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1613 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1613 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1613 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_24 0 1616 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1619 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1621 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_23 0 1623 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_23 0 1626 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 1632 
		(_object
			(_process
				(line__1634(_architecture 0 0 1634 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__1635(_architecture 1 0 1635 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__1636(_architecture 2 0 1636 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__1637(_architecture 3 0 1637 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__1638(_architecture 4 0 1638 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1639(_architecture 5 0 1639 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1640(_architecture 6 0 1640 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1641(_architecture 7 0 1641 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1642(_architecture 8 0 1642 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1646 
		(_object
			(_process
				(line__1648(_architecture 9 0 1648 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1649(_architecture 10 0 1649 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__1650(_architecture 11 0 1650 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__1651(_architecture 12 0 1651 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1521 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1522 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1523 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1524 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1524 (_entity (_string \"triggered_counter_SLICE_5"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1536 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1537 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1539 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1548 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1557 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1558 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1559 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1560 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1561 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1562 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1564 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1564 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1564 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1565 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1566 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1566 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1566 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1567 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1568 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1577 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1578 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1579 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1580 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1581 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1582 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1583 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1584 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1585 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1586 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1587 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1588 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1589 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1591 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1592 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1593 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1594 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1596 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1597 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1656 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1657 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1658 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1659 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1660 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1661 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1662 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1663 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1664 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1665 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1667 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1668 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1669 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1670 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1671 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1672 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1673 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1674 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 1654 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223762 Structure
(_unit VHDL (triggered_counter_slice_6 0 1830 (structure 0 1886 ))
	(_version va7)
	(_time 1375169223763 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 81d48d8e82d6dc978686858294dad28784878584d78782)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223756)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1911 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1911 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1911 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1912 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1912 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1912 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1913 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1916 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1919 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1922 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1923 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1923 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1923 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1924 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1924 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1924 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1925 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1925 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1925 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_22 0 1928 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1931 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1933 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_21 0 1935 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_21 0 1938 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 1944 
		(_object
			(_process
				(line__1946(_architecture 0 0 1946 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__1947(_architecture 1 0 1947 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__1948(_architecture 2 0 1948 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__1949(_architecture 3 0 1949 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__1950(_architecture 4 0 1950 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1951(_architecture 5 0 1951 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1952(_architecture 6 0 1952 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1953(_architecture 7 0 1953 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1954(_architecture 8 0 1954 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1958 
		(_object
			(_process
				(line__1960(_architecture 9 0 1960 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1961(_architecture 10 0 1961 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__1962(_architecture 11 0 1962 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__1963(_architecture 12 0 1963 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1833 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1834 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1835 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1836 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1836 (_entity (_string \"triggered_counter_SLICE_6"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1838 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1839 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1840 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1841 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1842 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1862 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1863 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1864 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1865 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1866 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1867 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1868 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1869 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1870 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1871 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1872 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1873 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1874 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1876 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1877 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1878 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1878 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1878 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1879 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1879 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 1879 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 1880 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1880 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1890 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1891 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1892 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1893 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1894 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1895 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1896 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1897 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1898 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1899 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1900 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1901 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1902 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1903 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1904 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1905 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1906 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1908 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1909 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1968 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1969 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1970 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1971 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1972 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1973 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1974 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1975 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1976 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1977 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1979 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1980 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1981 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1982 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1983 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1984 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1985 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1986 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 1966 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223775 Structure
(_unit VHDL (triggered_counter_slice_7 0 2142 (structure 0 2198 ))
	(_version va7)
	(_time 1375169223776 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 91c49d9f92c6cc879696959284cac29794979594c79792)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223768)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2223 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2223 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2223 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2224 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2224 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2224 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2225 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2228 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2231 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2234 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2234 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2234 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2235 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2235 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2235 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2236 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2236 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2236 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2237 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2237 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2237 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_20 0 2240 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2243 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2245 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_19 0 2247 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_19 0 2250 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 2256 
		(_object
			(_process
				(line__2258(_architecture 0 0 2258 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2259(_architecture 1 0 2259 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2260(_architecture 2 0 2260 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2261(_architecture 3 0 2261 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2262(_architecture 4 0 2262 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2263(_architecture 5 0 2263 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2264(_architecture 6 0 2264 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2265(_architecture 7 0 2265 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2266(_architecture 8 0 2266 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2270 
		(_object
			(_process
				(line__2272(_architecture 9 0 2272 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2273(_architecture 10 0 2273 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2274(_architecture 11 0 2274 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2275(_architecture 12 0 2275 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2145 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2146 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2147 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2148 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2148 (_entity (_string \"triggered_counter_SLICE_7"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2150 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2151 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2152 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2153 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2154 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2174 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2175 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2176 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2177 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2178 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2179 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2180 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2181 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2184 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2185 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2186 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2188 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2188 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2188 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2189 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2189 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2189 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2190 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2190 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2190 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2191 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2191 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2191 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2192 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2192 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2201 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2202 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2203 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2204 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2205 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2206 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2207 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2208 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2209 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2210 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2211 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2212 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2213 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2214 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2215 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2216 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2217 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2218 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2220 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2221 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2280 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2281 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2282 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2283 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2284 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2285 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2286 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2287 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2288 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2289 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2291 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2292 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2293 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2294 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2295 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2296 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2297 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2298 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2278 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223789 Structure
(_unit VHDL (triggered_counter_slice_8 0 2454 (structure 0 2510 ))
	(_version va7)
	(_time 1375169223790 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 91c49d9f92c6cc879696959284cac29794979594c79792)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223782)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2535 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2536 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2536 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2536 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2537 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2540 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2543 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2546 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2546 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2546 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2547 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2547 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2547 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2548 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2548 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2548 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2549 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2549 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2549 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_18 0 2552 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2555 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2557 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_17 0 2559 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_17 0 2562 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 2568 
		(_object
			(_process
				(line__2570(_architecture 0 0 2570 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2571(_architecture 1 0 2571 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2572(_architecture 2 0 2572 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2573(_architecture 3 0 2573 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2574(_architecture 4 0 2574 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2575(_architecture 5 0 2575 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2576(_architecture 6 0 2576 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2577(_architecture 7 0 2577 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2578(_architecture 8 0 2578 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2582 
		(_object
			(_process
				(line__2584(_architecture 9 0 2584 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2585(_architecture 10 0 2585 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2586(_architecture 11 0 2586 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2587(_architecture 12 0 2587 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2457 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2458 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2459 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2460 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2460 (_entity (_string \"triggered_counter_SLICE_8"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2462 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2463 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2464 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2465 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2466 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2486 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2487 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2488 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2489 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2490 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2491 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2492 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2493 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2494 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2495 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2496 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2498 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2500 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2500 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2500 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2501 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2501 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2501 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2502 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2502 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2502 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2503 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2503 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2503 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2504 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2504 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2513 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2514 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2515 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2516 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2517 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2518 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2519 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2520 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2524 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2525 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2526 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2527 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2528 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2529 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2530 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2532 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2533 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2592 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2593 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2594 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2595 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2596 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2597 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2598 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2599 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2600 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2601 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2603 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2604 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2605 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2606 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2607 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2608 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2609 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2610 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2590 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223805 Structure
(_unit VHDL (triggered_counter_slice_9 0 2766 (structure 0 2822 ))
	(_version va7)
	(_time 1375169223806 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a0f5acf6a2f7fdb6a7a7a4a3b5fbf3a6a5a6a4a5f6a6a3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223797)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2847 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2848 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2848 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2848 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2849 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2852 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2855 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2858 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2858 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2858 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2859 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2859 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2859 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2860 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2860 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2860 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2861 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2861 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2861 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_16 0 2864 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2867 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2869 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_15 0 2871 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_15 0 2874 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 2880 
		(_object
			(_process
				(line__2882(_architecture 0 0 2882 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2883(_architecture 1 0 2883 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2884(_architecture 2 0 2884 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2885(_architecture 3 0 2885 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2886(_architecture 4 0 2886 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2887(_architecture 5 0 2887 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2888(_architecture 6 0 2888 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2889(_architecture 7 0 2889 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2890(_architecture 8 0 2890 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2894 
		(_object
			(_process
				(line__2896(_architecture 9 0 2896 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2897(_architecture 10 0 2897 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2898(_architecture 11 0 2898 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2899(_architecture 12 0 2899 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 2769 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 2770 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 2771 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 2772 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 2772 (_entity (_string \"triggered_counter_SLICE_9"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2774 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2775 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2776 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2777 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2778 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 2780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 2781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 2782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 2796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 2797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2798 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2799 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2800 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2801 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2802 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2805 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2806 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2807 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 2808 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2809 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 2810 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2812 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2812 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2812 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2813 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 2813 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 2813 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 2814 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 2814 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 2814 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 2815 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 2815 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 2815 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 2816 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 2816 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2825 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2826 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2827 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2828 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2829 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2830 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2831 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2832 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2833 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2834 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2835 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2836 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2837 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2838 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2839 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2840 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2841 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2842 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2844 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2845 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2904 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2905 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2906 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2907 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2908 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2909 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2910 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2911 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2912 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2913 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2915 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2916 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2917 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2918 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2919 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2920 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2921 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2922 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2902 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18686         1375169223824 Structure
(_unit VHDL (triggered_counter_slice_10 0 3078 (structure 0 3134 ))
	(_version va7)
	(_time 1375169223825 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c095cc94c2979dd6c7c7c4c3d59b93c6c5c6c4c596c6c3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223813)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3159 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3160 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3161 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3164 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3167 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3170 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3170 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3170 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3171 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3171 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3171 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3172 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3172 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3172 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3173 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3173 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3173 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_14 0 3176 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3179 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3181 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_13 0 3183 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_13 0 3186 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 3192 
		(_object
			(_process
				(line__3194(_architecture 0 0 3194 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3195(_architecture 1 0 3195 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3196(_architecture 2 0 3196 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3197(_architecture 3 0 3197 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3198(_architecture 4 0 3198 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3199(_architecture 5 0 3199 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3200(_architecture 6 0 3200 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3201(_architecture 7 0 3201 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3202(_architecture 8 0 3202 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3206 
		(_object
			(_process
				(line__3208(_architecture 9 0 3208 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3209(_architecture 10 0 3209 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3210(_architecture 11 0 3210 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3211(_architecture 12 0 3211 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3081 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3082 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3083 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3084 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3084 (_entity (_string \"triggered_counter_SLICE_10"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3110 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3111 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3112 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3113 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3114 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3115 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3116 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3117 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3118 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3119 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3120 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3121 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3122 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3124 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3125 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3126 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3126 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3126 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3127 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3128 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3137 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3138 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3139 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3140 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3141 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3142 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3143 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3144 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3145 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3146 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3147 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3148 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3149 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3150 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3151 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3152 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3153 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3154 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3156 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3157 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3216 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3217 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3218 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3219 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3220 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3221 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3222 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3223 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3224 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3225 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3227 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3228 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3229 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3230 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3231 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3232 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3233 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3234 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3214 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18686         1375169223837 Structure
(_unit VHDL (triggered_counter_slice_11 0 3390 (structure 0 3446 ))
	(_version va7)
	(_time 1375169223838 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c095cc94c2979dd6c7c7c4c3d59b93c6c5c6c4c596c6c3)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223831)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3471 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3471 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3471 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3472 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3473 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3476 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3479 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3482 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3482 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3482 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3483 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3483 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3483 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3484 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3484 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3484 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3485 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3485 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3485 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_12 0 3488 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3491 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3493 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_11 0 3495 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_11 0 3498 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 3504 
		(_object
			(_process
				(line__3506(_architecture 0 0 3506 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3507(_architecture 1 0 3507 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3508(_architecture 2 0 3508 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3509(_architecture 3 0 3509 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3510(_architecture 4 0 3510 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3511(_architecture 5 0 3511 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3512(_architecture 6 0 3512 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3513(_architecture 7 0 3513 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3514(_architecture 8 0 3514 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3518 
		(_object
			(_process
				(line__3520(_architecture 9 0 3520 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3521(_architecture 10 0 3521 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3522(_architecture 11 0 3522 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3523(_architecture 12 0 3523 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3393 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3394 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3395 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3396 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3396 (_entity (_string \"triggered_counter_SLICE_11"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3424 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3425 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3426 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3427 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3434 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3440 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3440 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3449 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3450 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3451 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3452 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3453 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3454 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3455 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3456 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3457 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3458 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3459 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3460 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3461 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3462 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3463 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3464 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3465 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3466 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3468 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3469 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3528 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3529 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3530 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3531 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3532 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3533 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3534 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3535 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3536 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3537 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3539 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3540 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3541 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3542 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3543 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3544 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3545 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3546 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3526 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18684         1375169223853 Structure
(_unit VHDL (triggered_counter_slice_12 0 3702 (structure 0 3758 ))
	(_version va7)
	(_time 1375169223854 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code df8ad38c8b8882c9d8d8dbdcca848cd9dad9dbda89d9dc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223845)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3783 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3783 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3783 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3784 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3784 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3784 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3785 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3788 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3791 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3794 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3794 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3794 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3795 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3795 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3795 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3796 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3796 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3796 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3797 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3797 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3797 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_10 0 3800 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3803 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3805 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_9 0 3807 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_9 0 3810 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 3816 
		(_object
			(_process
				(line__3818(_architecture 0 0 3818 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3819(_architecture 1 0 3819 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3820(_architecture 2 0 3820 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3821(_architecture 3 0 3821 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3822(_architecture 4 0 3822 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3823(_architecture 5 0 3823 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3824(_architecture 6 0 3824 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3825(_architecture 7 0 3825 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3826(_architecture 8 0 3826 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3830 
		(_object
			(_process
				(line__3832(_architecture 9 0 3832 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3833(_architecture 10 0 3833 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3834(_architecture 11 0 3834 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3835(_architecture 12 0 3835 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3705 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3706 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3707 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3708 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3708 (_entity (_string \"triggered_counter_SLICE_12"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3737 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3738 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3739 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3740 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3741 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3742 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3743 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3744 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3746 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3752 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3752 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3761 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3762 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3763 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3764 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3765 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3766 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3767 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3768 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3769 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3770 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3771 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3772 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3773 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3774 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3775 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3776 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3777 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3778 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3780 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3781 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3840 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3841 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3842 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3843 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3844 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3845 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3846 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3847 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3848 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3849 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3851 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3852 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3853 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3854 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3855 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3856 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3857 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3858 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3838 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18683         1375169223866 Structure
(_unit VHDL (triggered_counter_slice_13 0 4014 (structure 0 4070 ))
	(_version va7)
	(_time 1375169223867 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code df8ad38c8b8882c9d8d8dbdcca848cd9dad9dbda89d9dc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223860)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4095 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4096 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4097 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4100 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4103 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4106 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4107 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4108 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4109 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_8 0 4112 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4115 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4117 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_7 0 4119 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_7 0 4122 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 4128 
		(_object
			(_process
				(line__4130(_architecture 0 0 4130 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4131(_architecture 1 0 4131 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4132(_architecture 2 0 4132 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4133(_architecture 3 0 4133 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4134(_architecture 4 0 4134 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4135(_architecture 5 0 4135 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4136(_architecture 6 0 4136 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4137(_architecture 7 0 4137 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4138(_architecture 8 0 4138 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4142 
		(_object
			(_process
				(line__4144(_architecture 9 0 4144 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4145(_architecture 10 0 4145 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4146(_architecture 11 0 4146 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4147(_architecture 12 0 4147 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4017 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4018 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4019 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4020 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4020 (_entity (_string \"triggered_counter_SLICE_13"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4032 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4038 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4039 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4040 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4041 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4047 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4048 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4049 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4050 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4051 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4052 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4053 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4058 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4064 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4064 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4073 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4074 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4075 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4076 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4077 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4078 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4079 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4080 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4081 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4082 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4083 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4084 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4085 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4086 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4087 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4088 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4089 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4090 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4092 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4093 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4152 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4153 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4154 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4155 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4156 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4157 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4158 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4159 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4160 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4161 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4163 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4164 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4165 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4166 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4167 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4168 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4169 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4170 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4150 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18683         1375169223879 Structure
(_unit VHDL (triggered_counter_slice_14 0 4326 (structure 0 4382 ))
	(_version va7)
	(_time 1375169223880 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code eebbe2bcb9b9b3f8e9e9eaedfbb5bde8ebe8eaebb8e8ed)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223873)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4407 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4408 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4409 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4412 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4415 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4418 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4418 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4418 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4419 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4419 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4419 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4420 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4421 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_6 0 4424 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4427 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4429 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_5 0 4431 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_5 0 4434 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 4440 
		(_object
			(_process
				(line__4442(_architecture 0 0 4442 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4443(_architecture 1 0 4443 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4444(_architecture 2 0 4444 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4445(_architecture 3 0 4445 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4446(_architecture 4 0 4446 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4447(_architecture 5 0 4447 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4448(_architecture 6 0 4448 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4449(_architecture 7 0 4449 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4450(_architecture 8 0 4450 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4454 
		(_object
			(_process
				(line__4456(_architecture 9 0 4456 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4457(_architecture 10 0 4457 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4458(_architecture 11 0 4458 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4459(_architecture 12 0 4459 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4329 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4330 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4331 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4332 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4332 (_entity (_string \"triggered_counter_SLICE_14"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4359 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4360 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4361 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4362 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4363 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4364 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4365 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4366 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4367 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4368 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4369 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4370 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4385 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4386 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4387 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4388 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4389 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4390 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4391 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4392 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4393 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4394 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4395 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4396 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4397 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4398 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4399 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4400 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4401 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4402 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4404 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4405 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4464 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4465 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4466 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4467 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4468 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4469 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4470 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4471 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4472 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4473 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4475 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4476 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4477 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4478 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4479 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4480 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4481 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4482 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4462 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18683         1375169223892 Structure
(_unit VHDL (triggered_counter_slice_15 0 4638 (structure 0 4694 ))
	(_version va7)
	(_time 1375169223893 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code feabf2afa9a9a3e8f9f9fafdeba5adf8fbf8fafba8f8fd)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223886)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4719 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4720 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4721 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4724 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4727 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4730 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4730 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4730 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4731 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4731 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4731 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4732 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4732 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4732 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4733 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4733 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4733 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_4 0 4736 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4739 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4741 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_3 0 4743 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_3 0 4746 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 4752 
		(_object
			(_process
				(line__4754(_architecture 0 0 4754 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4755(_architecture 1 0 4755 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4756(_architecture 2 0 4756 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4757(_architecture 3 0 4757 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4758(_architecture 4 0 4758 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4759(_architecture 5 0 4759 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4760(_architecture 6 0 4760 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4761(_architecture 7 0 4761 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4762(_architecture 8 0 4762 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4766 
		(_object
			(_process
				(line__4768(_architecture 9 0 4768 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4769(_architecture 10 0 4769 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4770(_architecture 11 0 4770 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4771(_architecture 12 0 4771 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4641 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4642 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4643 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4644 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4644 (_entity (_string \"triggered_counter_SLICE_15"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4670 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4671 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4672 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4673 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4674 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4675 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4676 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4677 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4678 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4679 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4680 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4681 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4682 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4688 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4688 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4697 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4698 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4699 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4700 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4701 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4702 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4703 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4704 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4705 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4706 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4707 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4708 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4709 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4710 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4711 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4712 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4713 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4714 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4716 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4717 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4776 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4777 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4778 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4779 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4780 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4781 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4782 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4783 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4784 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4785 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4787 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4788 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4789 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4790 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4791 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4792 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4793 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4794 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4774 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 18683         1375169223907 Structure
(_unit VHDL (triggered_counter_slice_16 0 4950 (structure 0 5006 ))
	(_version va7)
	(_time 1375169223908 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0e5b03095959531809090a0d1b555d080b080a0b58080d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223900)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5031 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5032 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5032 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5032 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5033 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5036 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5039 (_entity (_out ))))
			)
		)
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5042 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5043 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5044 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5045 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5045 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5045 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_2 0 5048 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5051 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5053 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_1 0 5055 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_1 0 5058 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_block WireDelay 0 5064 
		(_object
			(_process
				(line__5066(_architecture 0 0 5066 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__5067(_architecture 1 0 5067 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__5068(_architecture 2 0 5068 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__5069(_architecture 3 0 5069 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__5070(_architecture 4 0 5070 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__5071(_architecture 5 0 5071 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__5072(_architecture 6 0 5072 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5073(_architecture 7 0 5073 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5074(_architecture 8 0 5074 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5078 
		(_object
			(_process
				(line__5080(_architecture 9 0 5080 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__5081(_architecture 10 0 5081 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__5082(_architecture 11 0 5082 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5083(_architecture 12 0 5083 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4953 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4954 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4955 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4956 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4956 (_entity (_string \"triggered_counter_SLICE_16"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4989 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4990 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4991 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4992 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4993 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4994 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5000 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5000 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5009 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5010 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5011 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5012 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5013 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5014 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5015 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5016 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5017 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5018 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5019 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5020 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5021 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5022 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5023 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5024 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5025 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5026 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5028 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5029 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5088 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5089 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5090 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5091 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5092 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5093 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5094 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5095 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5096 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5097 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5099 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5100 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5101 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5102 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5103 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5104 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5105 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5106 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5086 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
I 000050 55 2534          1375169223916 Structure
(_unit VHDL (lut4 0 5262 (structure 0 5270 ))
	(_version va7)
	(_time 1375169223917 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 0e5a54095e585e1d0b0a4d555a090a0d0a085d090b)
	(_entity
		(_time 1375169223913)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5272 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5264 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375169223922 Structure
(_unit VHDL (lut40003 0 5283 (structure 0 5291 ))
	(_version va7)
	(_time 1375169223923 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1d49471b4c4b4d0e181c0d424c1e1d1e1e1b4e1a18)
	(_entity
		(_time 1375169223920)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5293 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5284 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 14084         1375169223930 Structure
(_unit VHDL (triggered_counter_slice_17 0 5304 (structure 0 5341 ))
	(_version va7)
	(_time 1375169223931 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 1d48101b4b4a400b4e1f0a47491a1f1b181b19184b)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223926)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5371 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5371 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5371 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5371 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5372 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5368 (_entity (_out ))))
			)
		)
		(lut40003
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5375 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5376 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5360 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5360 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5360 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5361 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5361 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5361 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5362 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5365 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_latch_1_sqmuxa_i 0 5379 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 5381 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr_RNIHGM9 0 5383 (_component lut40003 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40003)
		)
	)
	(_instantiation triggered_counter_latch 0 5385 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5388 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 5392 
		(_object
			(_process
				(line__5394(_architecture 0 0 5394 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__5395(_architecture 1 0 5395 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__5396(_architecture 2 0 5396 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__5397(_architecture 3 0 5397 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__5398(_architecture 4 0 5398 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__5399(_architecture 5 0 5399 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5403 
		(_object
			(_process
				(line__5405(_architecture 6 0 5405 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__5406(_architecture 7 0 5406 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__5407(_architecture 8 0 5407 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5307 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5308 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5309 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5310 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5310 (_entity (_string \"triggered_counter_SLICE_17"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5312 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5313 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5315 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5316 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5317 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5318 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5319 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5320 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5321 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5322 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5323 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5324 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5325 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5326 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5327 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5328 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5329 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5330 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5331 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5333 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5333 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5333 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5334 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5334 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5334 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5335 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5335 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5335 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5344 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5347 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5348 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5349 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5350 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5351 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5352 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5353 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5354 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5355 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5357 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5358 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5412 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5413 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5414 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5415 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5416 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5417 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5419 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5420 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5421 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5422 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5423 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5424 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 5410 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2538          1375169223937 Structure
(_unit VHDL (lut40004 0 5519 (structure 0 5527 ))
	(_version va7)
	(_time 1375169223938 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2d7977287c7b7d3e282c3d727c2e2d2e292b7e2a28)
	(_entity
		(_time 1375169223935)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5529 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5521 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2538          1375169223943 Structure
(_unit VHDL (lut40005 0 5540 (structure 0 5548 ))
	(_version va7)
	(_time 1375169223944 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 2d7977287c7b7d3e282c3d727c2e2d2e282b7e2a28)
	(_entity
		(_time 1375169223941)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5550 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0001000100010001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0001000100010001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5542 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 15757         1375169223950 Structure
(_unit VHDL (triggered_counter_slice_18 0 5561 (structure 0 5605 ))
	(_version va7)
	(_time 1375169223951 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3c6931386d6b612a6e6b2b66683b3e3a393a38396a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223947)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5638 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5639 (_entity (_out ))))
			)
		)
		(lut40005
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5642 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5643 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5635 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5627 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5627 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5627 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5628 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5628 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5628 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5629 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5632 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_28 0 5646 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr5_i 0 5648 (_component lut40005 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40005)
		)
	)
	(_instantiation DRIVEGND 0 5650 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr 0 5652 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5655 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 5659 
		(_object
			(_process
				(line__5661(_architecture 0 0 5661 (_procedure_call (_simple)(_target(12))(_sensitivity(0)))))
				(line__5662(_architecture 1 0 5662 (_procedure_call (_simple)(_target(13))(_sensitivity(1)))))
				(line__5663(_architecture 2 0 5663 (_procedure_call (_simple)(_target(14))(_sensitivity(2)))))
				(line__5664(_architecture 3 0 5664 (_procedure_call (_simple)(_target(15))(_sensitivity(3)))))
				(line__5665(_architecture 4 0 5665 (_procedure_call (_simple)(_target(16))(_sensitivity(4)))))
				(line__5666(_architecture 5 0 5666 (_procedure_call (_simple)(_target(17))(_sensitivity(5)))))
				(line__5667(_architecture 6 0 5667 (_procedure_call (_simple)(_target(18))(_sensitivity(6)))))
				(line__5668(_architecture 7 0 5668 (_procedure_call (_simple)(_target(20))(_sensitivity(7)))))
				(line__5669(_architecture 8 0 5669 (_procedure_call (_simple)(_target(22))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5673 
		(_object
			(_process
				(line__5675(_architecture 9 0 5675 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__5676(_architecture 10 0 5676 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__5677(_architecture 11 0 5677 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5564 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5565 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5566 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5567 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5567 (_entity (_string \"triggered_counter_SLICE_18"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5569 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5570 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5571 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5572 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5573 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5574 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5575 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5576 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5577 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5578 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5579 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5580 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5581 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5582 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5583 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5584 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5585 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5586 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5587 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5588 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5589 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5590 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5591 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5592 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5593 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5594 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5596 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5596 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5596 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5597 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5597 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5597 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5598 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5598 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5598 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5599 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5599 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5599 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5611 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5612 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5613 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5614 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5615 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5616 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5617 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5618 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5619 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5620 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5621 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5622 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5624 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5625 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5682 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5683 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5684 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5685 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5686 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5687 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5689 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5690 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5691 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5692 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5693 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5694 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 12 0 5680 (_process (_simple)(_target(9)(10)(11))(_sensitivity(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 13 -1
	)
)
V 000050 55 2538          1375169223959 Structure
(_unit VHDL (lut40006 0 5798 (structure 0 5806 ))
	(_version va7)
	(_time 1375169223960 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3c6866386a6a6c2f393d2c636d3f3c3f3a3a6f3b39)
	(_entity
		(_time 1375169223957)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 5808 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5799 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5800 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2904          1375169223966 Structure
(_unit VHDL (vmuxregsre0007 0 5819 (structure 0 5828 ))
	(_version va7)
	(_time 1375169223967 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4c19434e4b1a1d5b45485e16184a4b4b4f4b4e4a49)
	(_entity
		(_time 1375169223963)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3iy
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1572 1 811 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 813 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 814 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 815 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 816 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 817 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 818 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 819 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 5830 (_component .machxo2.components.fl1p3iy )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3iy)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5821 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5821 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5821 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5822 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1572 (machxo2 components ~STRING~1572)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 12950         1375169223975 Structure
(_unit VHDL (slice_19 0 5841 (structure 0 5879 ))
	(_version va7)
	(_time 1375169223976 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4c19464e4c1b115a1b4a59154b4f4d4f454b4f4a1f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223970)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40006
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5902 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5902 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5902 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5902 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5903 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5899 (_entity (_out ))))
			)
		)
		(vmuxregsre0007
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5906 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5907 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5907 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5907 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5908 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5896 (_entity (_out ))))
			)
		)
	)
	(_instantiation REG_stb_i 0 5911 (_component lut40006 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40006)
		)
	)
	(_instantiation DRIVEGND 0 5913 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_signal_in_pulse2 0 5915 (_component vmuxregsre0007 )
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre0007)
		)
	)
	(_instantiation DRIVEVCC 0 5918 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 5922 
		(_object
			(_process
				(line__5924(_architecture 0 0 5924 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__5925(_architecture 1 0 5925 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__5926(_architecture 2 0 5926 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__5927(_architecture 3 0 5927 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__5928(_architecture 4 0 5928 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5932 
		(_object
			(_process
				(line__5934(_architecture 5 0 5934 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__5935(_architecture 6 0 5935 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
				(line__5936(_architecture 7 0 5936 (_procedure_call (_simple)(_target(14))(_sensitivity(13)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5844 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5845 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5846 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5847 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5847 (_entity (_string \"SLICE_19"\))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_M0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 5852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5857 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_M0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5858 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5859 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_M0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5860 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5861 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5862 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5863 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_LSR ~extvital2000.VITAL_Timing.VitalDelayType 0 5864 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5865 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_LSR_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5866 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5867 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5868 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5869 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5871 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5871 (_entity (_in ))))
		(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 5871 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5872 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5872 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5872 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5873 (_entity (_out )(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5882 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5883 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal M0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5884 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal M0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5885 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5886 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 5887 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5888 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5889 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5890 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5891 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5893 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5894 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5941 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5942 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5943 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5944 (_process 0 )))
		(_variable (_internal tviol_M0_CLK ~extieee.std_logic_1164.X01 0 5946 (_process 0 ((i 2)))))
		(_variable (_internal M0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5947 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 5948 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5949 (_process 0 )))
		(_variable (_internal tviol_LSR_LSR ~extieee.std_logic_1164.X01 0 5950 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_LSR ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5951 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5952 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5953 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 5939 (_process (_simple)(_target(5)(6))(_sensitivity(7)(8)(10)(12)(14)(15)(16))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(12365 )
		(4934723 )
		(5395276 )
		(12358 )
		(12369 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 2538          1375169223982 Structure
(_unit VHDL (lut40008 0 6052 (structure 0 6060 ))
	(_version va7)
	(_time 1375169223983 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5c08065e0a0a0c4f595d4c030d5f5c5f545a0f5b59)
	(_entity
		(_time 1375169223980)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6062 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1010101110101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1010101110101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6053 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6053 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6053 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6053 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6054 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9253          1375169223989 Structure
(_unit VHDL (triggered_counter_slice_20 0 6073 (structure 0 6104 ))
	(_version va7)
	(_time 1375169223990 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 5c09515e0d0b014a53584b06085b5e5a595a58590a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223986)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6122 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6123 (_entity (_out ))))
			)
		)
		(lut40008
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6126 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6127 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6119 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_29 0 6130 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr_1_sqmuxa_i 0 6132 (_component lut40008 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40008)
		)
	)
	(_instantiation DRIVEGND 0 6134 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6138 
		(_object
			(_process
				(line__6140(_architecture 0 0 6140 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__6141(_architecture 1 0 6141 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__6142(_architecture 2 0 6142 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__6143(_architecture 3 0 6143 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__6144(_architecture 4 0 6144 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__6145(_architecture 5 0 6145 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__6146(_architecture 6 0 6146 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6076 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6077 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6078 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6079 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6079 (_entity (_string \"triggered_counter_SLICE_20"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6081 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6082 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6083 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6084 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6085 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6086 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6087 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6088 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6089 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6090 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6094 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6096 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6096 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6096 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6097 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6097 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6097 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6098 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6107 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6108 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6109 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6110 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6111 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6112 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6113 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6114 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6115 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6117 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6151 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6152 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6153 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6154 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 7 0 6149 (_process (_simple)(_target(7)(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 8 -1
	)
)
I 000050 55 2538          1375169223996 Structure
(_unit VHDL (lut40009 0 6206 (structure 0 6214 ))
	(_version va7)
	(_time 1375169223997 2013.07.30 00:27:03)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6b3f316a3c3d3b786e6a7b343a686b68626d386c6e)
	(_entity
		(_time 1375169223994)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6216 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111001110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111001110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8667          1375169224003 Structure
(_unit VHDL (triggered_counter_slice_21 0 6227 (structure 0 6256 ))
	(_version va7)
	(_time 1375169224004 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 6b3e666a3b3c367d6b3f7c313f6c696d6e6d6f6e3d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224000)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6273 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6273 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6273 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6273 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6274 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6270 (_entity (_out ))))
			)
		)
		(lut40009
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6277 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6277 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6277 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6277 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6278 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_latch_RNI7RIE 0 6281 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 6283 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_signal_out 0 6285 (_component lut40009 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40009)
		)
	)
	(_block WireDelay 0 6289 
		(_object
			(_process
				(line__6291(_architecture 0 0 6291 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__6292(_architecture 1 0 6292 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__6293(_architecture 2 0 6293 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__6294(_architecture 3 0 6294 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
				(line__6295(_architecture 4 0 6295 (_procedure_call (_simple)(_target(12))(_sensitivity(4)))))
				(line__6296(_architecture 5 0 6296 (_procedure_call (_simple)(_target(13))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6230 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6231 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6232 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6233 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6233 (_entity (_string \"triggered_counter_SLICE_21"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6244 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6245 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6246 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6248 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6248 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6248 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6249 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6249 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6249 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6250 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6250 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6259 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6260 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6261 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6262 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6263 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6264 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6265 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6266 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6268 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6301 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6302 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6303 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6304 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 6299 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(10)(11)(12)(13)(14)(15))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 7 -1
	)
)
I 000050 55 2538          1375169224034 Structure
(_unit VHDL (lut40010 0 6353 (structure 0 6361 ))
	(_version va7)
	(_time 1375169224035 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 8aded085dedcda998f8b9ad5db898b898a8cd98d8f)
	(_entity
		(_time 1375169224032)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6363 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1111111111110111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1111111111110111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6355 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 9460          1375169224042 Structure
(_unit VHDL (triggered_counter_slice_22 0 6374 (structure 0 6408 ))
	(_version va7)
	(_time 1375169224043 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9acf9794c9cdc78c95988dc0ce9d989c9f9c9e9fcc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224038)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6423 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6423 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6423 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6423 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6424 (_entity (_out ))))
			)
		)
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6427 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6427 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6427 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6427 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6428 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_22 0 6431 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_23 0 6433 (_component lut40010 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40010)
		)
	)
	(_block WireDelay 0 6437 
		(_object
			(_process
				(line__6439(_architecture 0 0 6439 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6440(_architecture 1 0 6440 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6441(_architecture 2 0 6441 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6442(_architecture 3 0 6442 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6443(_architecture 4 0 6443 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6444(_architecture 5 0 6444 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6445(_architecture 6 0 6445 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6446(_architecture 7 0 6446 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6377 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6378 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6379 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6380 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6380 (_entity (_string \"triggered_counter_SLICE_22"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6382 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6383 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6389 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6390 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6391 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6392 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6393 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6394 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6395 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6396 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6397 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6399 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6399 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6399 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6400 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6400 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6400 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6401 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6401 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6401 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6402 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6411 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6412 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6413 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6414 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6415 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6416 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6417 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6418 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6419 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6420 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6451 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6452 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6453 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6454 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6449 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 8997          1375169224052 Structure
(_unit VHDL (triggered_counter_slice_23 0 6509 (structure 0 6543 ))
	(_version va7)
	(_time 1375169224053 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 9acf9794c9cdc78c959c8dc0ce9d989c9f9c9e9fcc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224048)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6558 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6558 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6558 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6558 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6559 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_20 0 6562 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_21 0 6564 (_component lut40004 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_block WireDelay 0 6568 
		(_object
			(_process
				(line__6570(_architecture 0 0 6570 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6571(_architecture 1 0 6571 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6572(_architecture 2 0 6572 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6573(_architecture 3 0 6573 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6574(_architecture 4 0 6574 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6575(_architecture 5 0 6575 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6576(_architecture 6 0 6576 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6577(_architecture 7 0 6577 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6512 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6513 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6514 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6515 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6515 (_entity (_string \"triggered_counter_SLICE_23"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6517 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6518 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6519 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6520 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6521 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6522 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6523 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6524 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6525 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6526 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6527 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6528 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6529 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6530 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6532 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6534 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6534 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6534 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6535 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6536 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6537 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6546 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6548 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6550 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6551 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6552 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6553 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6554 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6555 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6582 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6583 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6584 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6585 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6580 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 8997          1375169224062 Structure
(_unit VHDL (triggered_counter_slice_24 0 6640 (structure 0 6674 ))
	(_version va7)
	(_time 1375169224063 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaffa7fcf9fdf7bca5acbdf0feada8acafacaeaffc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224057)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6689 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6689 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6689 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6689 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6690 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_18 0 6693 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_19 0 6695 (_component lut40004 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_block WireDelay 0 6699 
		(_object
			(_process
				(line__6701(_architecture 0 0 6701 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6702(_architecture 1 0 6702 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6703(_architecture 2 0 6703 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6704(_architecture 3 0 6704 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6705(_architecture 4 0 6705 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6706(_architecture 5 0 6706 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6707(_architecture 6 0 6707 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6708(_architecture 7 0 6708 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6643 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6644 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6645 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6646 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6646 (_entity (_string \"triggered_counter_SLICE_24"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6663 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6665 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6665 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6665 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6666 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6666 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6666 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6667 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6667 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6667 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6668 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6677 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6678 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6679 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6680 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6681 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6683 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6684 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6685 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6686 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6713 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6714 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6715 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6716 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6711 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 8997          1375169224071 Structure
(_unit VHDL (triggered_counter_slice_25 0 6771 (structure 0 6805 ))
	(_version va7)
	(_time 1375169224072 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code aaffa7fcf9fdf7bca5acbdf0feada8acafacaeaffc)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224067)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40004
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6820 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6821 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_16 0 6824 (_component lut40004 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_NE_17 0 6826 (_component lut40004 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_entity . lut40004)
		)
	)
	(_block WireDelay 0 6830 
		(_object
			(_process
				(line__6832(_architecture 0 0 6832 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__6833(_architecture 1 0 6833 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__6834(_architecture 2 0 6834 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__6835(_architecture 3 0 6835 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__6836(_architecture 4 0 6836 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6837(_architecture 5 0 6837 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__6838(_architecture 6 0 6838 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__6839(_architecture 7 0 6839 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6774 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6775 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6776 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6777 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6777 (_entity (_string \"triggered_counter_SLICE_25"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6794 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6796 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6796 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6796 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6797 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6797 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6797 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6798 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6798 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6798 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6799 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6808 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6809 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6810 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6811 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6812 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6813 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6814 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6816 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6817 (_architecture (_uni ((i 1))))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6844 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6845 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6846 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6847 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 6842 (_process (_simple)(_target(8)(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 1665          1375169224079 Structure
(_unit VHDL (xo2iobuf 0 6902 (structure 0 6909 ))
	(_version va7)
	(_time 1375169224080 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b9ecb8ede6ebefafb1bfffe3eabebcbfbfbeb1bfef)
	(_entity
		(_time 1375169224077)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 6911 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 4647          1375169224086 Structure
(_unit VHDL (sync_outb 0 6921 (structure 0 6938 ))
	(_version va7)
	(_time 1375169224087 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b9ecb3ecb9eeb8afbebaffe3bebebcbebdbfbbbeba)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224083)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6949 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6949 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6949 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6946 (_entity (_out ))))
			)
		)
	)
	(_instantiation sync_out_pad 0 6952 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(syncout_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 6954 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 6958 
		(_object
			(_process
				(line__6960(_architecture 0 0 6960 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6924 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6925 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6926 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6927 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6927 (_entity (_string \"sync_outB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_syncout ~extvital2000.VITAL_Timing.VitalDelayType01 0 6930 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 6932 (_entity (_in ))))
		(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 6932 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6941 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal syncout_out ~extieee.std_logic_1164.STD_LOGIC 0 6942 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6944 (_architecture (_uni ))))
		(_variable (_internal syncout_zd ~extieee.std_logic_1164.STD_LOGIC 0 6964 (_process 0 ((i 1)))))
		(_variable (_internal syncout_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6965 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 6963 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668184435 7632239 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1464          1375169224094 Structure
(_unit VHDL (xo2iobuf0011 0 6994 (structure 0 7001 ))
	(_version va7)
	(_time 1375169224095 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c99cc89c969b9fdfc1cf8f939acecccfcfcac9cac9)
	(_entity
		(_time 1375169224091)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 7003 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6995 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6995 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 5170          1375169224100 Structure
(_unit VHDL (sync_inb 0 7013 (structure 0 7033 ))
	(_version va7)
	(_time 1375169224101 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c99cc39dc99ec8dfcfcd8f9391cf9ccfcbcecacec0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224098)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7040 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7040 (_entity (_in ))))
			)
		)
	)
	(_instantiation sync_in_pad 0 7043 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(syncin_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 7047 
		(_object
			(_process
				(line__7049(_architecture 0 0 7049 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7016 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7017 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7018 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7019 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7019 (_entity (_string \"sync_inB"\))))
		(_generic (_internal tipd_syncin ~extvital2000.VITAL_Timing.VitalDelayType01 0 7021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_syncin_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_syncin ~extvital2000.VITAL_Timing.VitalDelayType 0 7023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7025 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7027 (_entity (_out )(_param_out))))
		(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 7027 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7036 (_architecture (_uni ((i 1))))))
		(_signal (_internal syncin_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7037 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7053 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7054 (_process 0 )))
		(_variable (_internal tviol_syncin_syncin ~extieee.std_logic_1164.X01 0 7056 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_syncin ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7057 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7052 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1668184435 28265 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 2494          1375169224109 Structure
(_unit VHDL (smuxlregsre 0 7097 (structure 0 7105 ))
	(_version va7)
	(_time 1375169224110 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d88dd28a848e89cfd1dc9b838bdedddedfdfdbdfda)
	(_entity
		(_time 1375169224106)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1583 1 960 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 962 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 963 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 964 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 965 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 966 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7107 (_component .machxo2.components.ifs1p3dx )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3dx)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7099 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7099 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1583 (machxo2 components ~STRING~1583)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 8773          1375169224116 Structure
(_unit VHDL (sync_in_mgiol 0 7118 (structure 0 7143 ))
	(_version va7)
	(_time 1375169224117 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d88dd28bd98fd9ced3df9e8280de8ddd8ede8cdedf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224113)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7161 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7162 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7155 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7158 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_signal_in_delayedio 0 7165 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7167 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7169 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7173 
		(_object
			(_process
				(line__7175(_architecture 0 0 7175 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__7176(_architecture 1 0 7176 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7180 
		(_object
			(_process
				(line__7182(_architecture 2 0 7182 (_procedure_call (_simple)(_target(4))(_sensitivity(3)))))
				(line__7183(_architecture 3 0 7183 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7121 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7122 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7123 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7124 (_entity (_string \"sync_in_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7132 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7133 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7134 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7135 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7146 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7147 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7149 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7150 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7152 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7153 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7187 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7188 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7190 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7191 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7192 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7193 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 7186 (_process (_simple)(_target(2))(_sensitivity(4)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(5262921 )
	)
	(_model . Structure 5 -1
	)
)
I 000050 55 4629          1375169224125 Structure
(_unit VHDL (prt_o_3_b 0 7251 (structure 0 7268 ))
	(_version va7)
	(_time 1375169224126 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e8bde1bae2beb8fdbae8aeb1efebebedbeeeeaefe8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224121)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7279 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7279 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7279 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7276 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_3 0 7282 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7284 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7288 
		(_object
			(_process
				(line__7290(_architecture 0 0 7290 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7254 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7255 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7256 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7257 (_entity (_string \"PRT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7260 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7262 (_entity (_in ))))
		(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 7262 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7271 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO3_out ~extieee.std_logic_1164.STD_LOGIC 0 7272 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7274 (_architecture (_uni ))))
		(_variable (_internal PRTO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 7294 (_process 0 ((i 1)))))
		(_variable (_internal PRTO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7295 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7293 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 51 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224133 Structure
(_unit VHDL (prt_o_2_b 0 7324 (structure 0 7341 ))
	(_version va7)
	(_time 1375169224134 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e8bde1bae2beb8fdbae8aeb1efebeaedbeeeeaefe8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224130)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7352 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7352 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7352 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7349 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_2 0 7355 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7357 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7361 
		(_object
			(_process
				(line__7363(_architecture 0 0 7363 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7327 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7328 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7329 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7330 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7330 (_entity (_string \"PRT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7333 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_in ))))
		(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7344 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO2_out ~extieee.std_logic_1164.STD_LOGIC 0 7345 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7347 (_architecture (_uni ))))
		(_variable (_internal PRTO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 7367 (_process 0 ((i 1)))))
		(_variable (_internal PRTO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7368 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7366 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 50 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224142 Structure
(_unit VHDL (prt_o_1_b 0 7397 (structure 0 7414 ))
	(_version va7)
	(_time 1375169224143 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f8adf1a9f2aea8edaaf8bea1fffbf9fdaefefafff8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224140)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7425 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7425 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7425 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7422 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_1 0 7428 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7430 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7434 
		(_object
			(_process
				(line__7436(_architecture 0 0 7436 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7400 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7401 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7402 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7403 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7403 (_entity (_string \"PRT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_in ))))
		(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7417 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO1_out ~extieee.std_logic_1164.STD_LOGIC 0 7418 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7420 (_architecture (_uni ))))
		(_variable (_internal PRTO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7440 (_process 0 ((i 1)))))
		(_variable (_internal PRTO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7441 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7439 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 49 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224152 Structure
(_unit VHDL (prt_o_0_b 0 7470 (structure 0 7487 ))
	(_version va7)
	(_time 1375169224153 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 07525600025157125507415e000407025101050007)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224147)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7498 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7495 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_0 0 7501 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7503 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7507 
		(_object
			(_process
				(line__7509(_architecture 0 0 7509 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7473 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7474 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7475 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7476 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7476 (_entity (_string \"PRT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7479 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_entity (_in ))))
		(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7490 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO0_out ~extieee.std_logic_1164.STD_LOGIC 0 7491 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7493 (_architecture (_uni ))))
		(_variable (_internal PRTO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7513 (_process 0 ((i 1)))))
		(_variable (_internal PRTO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7514 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7512 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 48 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 5119          1375169224160 Structure
(_unit VHDL (we_ib 0 7543 (structure 0 7563 ))
	(_version va7)
	(_time 1375169224161 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 07525101055305110b00155c5101020251010e0105)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224158)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7570 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7570 (_entity (_in ))))
			)
		)
	)
	(_instantiation WE_I_pad 0 7573 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(WEI_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 7577 
		(_object
			(_process
				(line__7579(_architecture 0 0 7579 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7546 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7547 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7548 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7549 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7549 (_entity (_string \"WE_IB"\))))
		(_generic (_internal tipd_WEI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_WEI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_WEI ~extvital2000.VITAL_Timing.VitalDelayType 0 7553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7555 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_out )(_param_out))))
		(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7566 (_architecture (_uni ((i 1))))))
		(_signal (_internal WEI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7567 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7583 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7584 (_process 0 )))
		(_variable (_internal tviol_WEI_WEI ~extieee.std_logic_1164.X01 0 7586 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_WEI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7587 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7582 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(4801879 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 5136          1375169224170 Structure
(_unit VHDL (stb_ib 0 7627 (structure 0 7647 ))
	(_version va7)
	(_time 1375169224171 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 174245111440410244100e4d441014101311151241)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224167)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7654 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7654 (_entity (_in ))))
			)
		)
	)
	(_instantiation STB_I_pad 0 7657 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(STBI_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 7661 
		(_object
			(_process
				(line__7663(_architecture 0 0 7663 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7630 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7631 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7632 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7633 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7633 (_entity (_string \"STB_IB"\))))
		(_generic (_internal tipd_STBI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_STBI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_STBI ~extvital2000.VITAL_Timing.VitalDelayType 0 7637 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7638 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7639 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7641 (_entity (_out )(_param_out))))
		(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 7641 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7650 (_architecture (_uni ((i 1))))))
		(_signal (_internal STBI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7651 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7667 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7668 (_process 0 )))
		(_variable (_internal tviol_STBI_STBI ~extieee.std_logic_1164.X01 0 7670 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_STBI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7671 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7666 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229083731 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 5136          1375169224179 Structure
(_unit VHDL (rst_ib 0 7711 (structure 0 7731 ))
	(_version va7)
	(_time 1375169224180 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 174244111341470244100e4d441015101410131241)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224175)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7738 (_entity (_in ))))
			)
		)
	)
	(_instantiation RST_I_pad 0 7741 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(RSTI_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 7745 
		(_object
			(_process
				(line__7747(_architecture 0 0 7747 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7714 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7715 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7716 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7717 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7717 (_entity (_string \"RST_IB"\))))
		(_generic (_internal tipd_RSTI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_RSTI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_RSTI ~extvital2000.VITAL_Timing.VitalDelayType 0 7721 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7722 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7723 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7725 (_entity (_out )(_param_out))))
		(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 7725 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7734 (_architecture (_uni ((i 1))))))
		(_signal (_internal RSTI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7735 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7751 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7752 (_process 0 )))
		(_variable (_internal tviol_RSTI_RSTI ~extieee.std_logic_1164.X01 0 7754 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_RSTI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7755 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7750 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230263122 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224187 Structure
(_unit VHDL (dat_o_7_b 0 7795 (structure 0 7812 ))
	(_version va7)
	(_time 1375169224188 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 26727322217076337426607f212521237020242022)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224185)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7823 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7823 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7823 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7820 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_7 0 7826 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7828 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7832 
		(_object
			(_process
				(line__7834(_architecture 0 0 7834 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7798 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7799 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7800 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7801 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7801 (_entity (_string \"DAT_O_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7804 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7806 (_entity (_in ))))
		(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 7806 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7815 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO7_out ~extieee.std_logic_1164.STD_LOGIC 0 7816 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7818 (_architecture (_uni ))))
		(_variable (_internal DATO7_zd ~extieee.std_logic_1164.STD_LOGIC 0 7838 (_process 0 ((i 1)))))
		(_variable (_internal DATO7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7839 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7837 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 55 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224196 Structure
(_unit VHDL (dat_o_6_b 0 7868 (structure 0 7885 ))
	(_version va7)
	(_time 1375169224197 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 36626333316066236436706f313530336030343032)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224194)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7896 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7896 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7896 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7893 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_6 0 7899 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7901 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7905 
		(_object
			(_process
				(line__7907(_architecture 0 0 7907 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7871 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7872 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7873 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7874 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7874 (_entity (_string \"DAT_O_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7877 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7879 (_entity (_in ))))
		(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 7879 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7888 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO6_out ~extieee.std_logic_1164.STD_LOGIC 0 7889 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7891 (_architecture (_uni ))))
		(_variable (_internal DATO6_zd ~extieee.std_logic_1164.STD_LOGIC 0 7911 (_process 0 ((i 1)))))
		(_variable (_internal DATO6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7912 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7910 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 54 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224206 Structure
(_unit VHDL (dat_o_5_b 0 7941 (structure 0 7958 ))
	(_version va7)
	(_time 1375169224207 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 36626333316066236436706f313533336030343032)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224202)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7969 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7966 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_5 0 7972 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7974 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7978 
		(_object
			(_process
				(line__7980(_architecture 0 0 7980 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7944 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7945 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7946 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7947 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7947 (_entity (_string \"DAT_O_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7950 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7952 (_entity (_in ))))
		(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 7952 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO5_out ~extieee.std_logic_1164.STD_LOGIC 0 7962 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7964 (_architecture (_uni ))))
		(_variable (_internal DATO5_zd ~extieee.std_logic_1164.STD_LOGIC 0 7984 (_process 0 ((i 1)))))
		(_variable (_internal DATO5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7985 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7983 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 53 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224213 Structure
(_unit VHDL (dat_o_4_b 0 8014 (structure 0 8031 ))
	(_version va7)
	(_time 1375169224214 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 46121344411016531446001f414542431040444042)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224211)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8042 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8042 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8042 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8039 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_4 0 8045 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8047 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8051 
		(_object
			(_process
				(line__8053(_architecture 0 0 8053 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8017 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8018 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8019 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8020 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8020 (_entity (_string \"DAT_O_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8023 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8025 (_entity (_in ))))
		(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 8025 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO4_out ~extieee.std_logic_1164.STD_LOGIC 0 8035 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8037 (_architecture (_uni ))))
		(_variable (_internal DATO4_zd ~extieee.std_logic_1164.STD_LOGIC 0 8057 (_process 0 ((i 1)))))
		(_variable (_internal DATO4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8058 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8056 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 52 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224223 Structure
(_unit VHDL (dat_o_3_b 0 8087 (structure 0 8104 ))
	(_version va7)
	(_time 1375169224224 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 46121344411016531446001f414545431040444042)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224219)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8115 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8115 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8115 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8112 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_3 0 8118 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8120 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8124 
		(_object
			(_process
				(line__8126(_architecture 0 0 8126 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8090 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8091 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8092 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8093 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8093 (_entity (_string \"DAT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8096 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
		(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8107 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO3_out ~extieee.std_logic_1164.STD_LOGIC 0 8108 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8110 (_architecture (_uni ))))
		(_variable (_internal DATO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 8130 (_process 0 ((i 1)))))
		(_variable (_internal DATO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8131 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8129 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 51 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224232 Structure
(_unit VHDL (dat_o_2_b 0 8160 (structure 0 8177 ))
	(_version va7)
	(_time 1375169224233 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 55010056510305400755130c525657500353575351)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224228)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8188 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8188 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8188 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8185 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_2 0 8191 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8193 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8197 
		(_object
			(_process
				(line__8199(_architecture 0 0 8199 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8163 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8164 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8165 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8166 (_entity (_string \"DAT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8169 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8171 (_entity (_in ))))
		(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 8171 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8180 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO2_out ~extieee.std_logic_1164.STD_LOGIC 0 8181 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8183 (_architecture (_uni ))))
		(_variable (_internal DATO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 8203 (_process 0 ((i 1)))))
		(_variable (_internal DATO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8204 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8202 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 50 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224240 Structure
(_unit VHDL (dat_o_1_b 0 8233 (structure 0 8250 ))
	(_version va7)
	(_time 1375169224241 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 55010056510305400755130c525654500353575351)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224238)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8261 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8261 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8261 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8258 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_1 0 8264 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8266 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8270 
		(_object
			(_process
				(line__8272(_architecture 0 0 8272 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8236 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8237 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8238 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8239 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8239 (_entity (_string \"DAT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8242 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8244 (_entity (_in ))))
		(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 8244 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8253 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO1_out ~extieee.std_logic_1164.STD_LOGIC 0 8254 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8256 (_architecture (_uni ))))
		(_variable (_internal DATO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8276 (_process 0 ((i 1)))))
		(_variable (_internal DATO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8277 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8275 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 49 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4629          1375169224249 Structure
(_unit VHDL (dat_o_0_b 0 8306 (structure 0 8323 ))
	(_version va7)
	(_time 1375169224250 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 65313065613335703765233c626665603363676361)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224245)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8334 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8334 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8334 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8331 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_0 0 8337 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8339 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8343 
		(_object
			(_process
				(line__8345(_architecture 0 0 8345 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8309 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8310 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8311 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8312 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8312 (_entity (_string \"DAT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8315 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8317 (_entity (_in ))))
		(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 8317 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8326 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO0_out ~extieee.std_logic_1164.STD_LOGIC 0 8327 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8329 (_architecture (_uni ))))
		(_variable (_internal DATO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8349 (_process 0 ((i 1)))))
		(_variable (_internal DATO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8350 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8348 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 48 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 5158          1375169224258 Structure
(_unit VHDL (dat_i_7_b 0 8379 (structure 0 8399 ))
	(_version va7)
	(_time 1375169224259 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 653130656133357036627c3c626662603363676361)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224254)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8406 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8406 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_7 0 8409 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI7_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 8413 
		(_object
			(_process
				(line__8415(_architecture 0 0 8415 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8382 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8383 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8384 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8385 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8385 (_entity (_string \"DAT_I_7_B"\))))
		(_generic (_internal tipd_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI7_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType 0 8389 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8390 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8391 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8393 (_entity (_out )(_param_out))))
		(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 8393 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8403 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8419 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8420 (_process 0 )))
		(_variable (_internal tviol_DATI7_DATI7 ~extieee.std_logic_1164.X01 0 8422 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI7 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8423 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8418 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 55 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2498          1375169224265 Structure
(_unit VHDL (smuxlregsre0012 0 8463 (structure 0 8471 ))
	(_version va7)
	(_time 1375169224266 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 74212675242225637d70372f277271727373777376)
	(_entity
		(_time 1375169224263)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3ix
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1584 1 971 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 973 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 974 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 975 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 976 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 977 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 8473 (_component .machxo2.components.ifs1p3ix )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3ix)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8464 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8464 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8464 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8465 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8465 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1584 (machxo2 components ~STRING~1584)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 10558         1375169224273 Structure
(_unit VHDL (dat_i_7_mgiol 0 8484 (structure 0 8518 ))
	(_version va7)
	(_time 1375169224274 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 742021757122246173246d2d737773712272207273)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224269)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8532 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8532 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8532 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8533 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8533 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_7 0 8536 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 8540 
		(_object
			(_process
				(line__8542(_architecture 0 0 8542 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__8543(_architecture 1 0 8543 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__8544(_architecture 2 0 8544 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__8545(_architecture 3 0 8545 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8549 
		(_object
			(_process
				(line__8551(_architecture 4 0 8551 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__8552(_architecture 5 0 8552 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__8553(_architecture 6 0 8553 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__8554(_architecture 7 0 8554 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8487 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8488 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8489 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8490 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8490 (_entity (_string \"DAT_I_7_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8507 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8508 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8509 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8521 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8524 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8525 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8526 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8527 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8528 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8529 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8558 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8559 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8561 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8562 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8563 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8564 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8565 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8566 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8567 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8568 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 8557 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5158          1375169224282 Structure
(_unit VHDL (dat_i_6_b 0 8662 (structure 0 8682 ))
	(_version va7)
	(_time 1375169224283 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 84d0d18a81d2d491d7839ddd83878281d282868280)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224278)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8689 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8689 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_6 0 8692 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI6_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 8696 
		(_object
			(_process
				(line__8698(_architecture 0 0 8698 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8665 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8666 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8667 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8668 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8668 (_entity (_string \"DAT_I_6_B"\))))
		(_generic (_internal tipd_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI6_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType 0 8672 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8673 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8674 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_out )(_param_out))))
		(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8685 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8686 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8703 (_process 0 )))
		(_variable (_internal tviol_DATI6_DATI6 ~extieee.std_logic_1164.X01 0 8705 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI6 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8706 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8701 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 54 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10558         1375169224294 Structure
(_unit VHDL (dat_i_6_mgiol 0 8746 (structure 0 8780 ))
	(_version va7)
	(_time 1375169224295 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 94c0c19b91c2c48193c48dcd93979291c292c09293)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224288)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8794 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8794 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8794 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8795 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8795 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_6 0 8798 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 8802 
		(_object
			(_process
				(line__8804(_architecture 0 0 8804 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__8805(_architecture 1 0 8805 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__8806(_architecture 2 0 8806 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__8807(_architecture 3 0 8807 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8811 
		(_object
			(_process
				(line__8813(_architecture 4 0 8813 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__8814(_architecture 5 0 8814 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__8815(_architecture 6 0 8815 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__8816(_architecture 7 0 8816 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8749 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8750 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8751 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8752 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8752 (_entity (_string \"DAT_I_6_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8759 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8761 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8769 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8770 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8771 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8785 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8786 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8788 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8789 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8790 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8791 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8820 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8821 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8823 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8824 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8825 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8826 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8827 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8828 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8829 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8830 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 8819 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5158          1375169224302 Structure
(_unit VHDL (dat_i_5_b 0 8924 (structure 0 8944 ))
	(_version va7)
	(_time 1375169224303 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 94c0c19b91c2c481c7938dcd93979191c292969290)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224300)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8951 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_5 0 8954 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI5_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 8958 
		(_object
			(_process
				(line__8960(_architecture 0 0 8960 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8927 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8928 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8929 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8930 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8930 (_entity (_string \"DAT_I_5_B"\))))
		(_generic (_internal tipd_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI5_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType 0 8934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8935 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8936 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8938 (_entity (_out )(_param_out))))
		(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 8938 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8947 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8948 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8964 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8965 (_process 0 )))
		(_variable (_internal tviol_DATI5_DATI5 ~extieee.std_logic_1164.X01 0 8967 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI5 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8968 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8963 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 53 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10558         1375169224314 Structure
(_unit VHDL (dat_i_5_mgiol 0 9008 (structure 0 9042 ))
	(_version va7)
	(_time 1375169224315 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code a3f7f6f4a1f5f3b6a4f3bafaa4a0a6a6f5a5f7a5a4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224309)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9056 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9056 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9056 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_5 0 9060 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 9064 
		(_object
			(_process
				(line__9066(_architecture 0 0 9066 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9067(_architecture 1 0 9067 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9068(_architecture 2 0 9068 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9069(_architecture 3 0 9069 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9073 
		(_object
			(_process
				(line__9075(_architecture 4 0 9075 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9076(_architecture 5 0 9076 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9077(_architecture 6 0 9077 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9078(_architecture 7 0 9078 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9011 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9012 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9013 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9014 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9014 (_entity (_string \"DAT_I_5_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9021 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9022 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9025 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9026 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9027 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9028 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9029 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9030 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9031 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9032 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9033 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9036 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9036 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9045 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9046 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9047 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9048 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9049 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9050 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9051 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9052 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9053 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9082 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9083 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9085 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9086 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9087 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9088 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9089 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9090 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9091 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9092 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9081 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5158          1375169224323 Structure
(_unit VHDL (dat_i_4_b 0 9186 (structure 0 9206 ))
	(_version va7)
	(_time 1375169224324 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b3e7e6e7b1e5e3a6e0b4aaeab4b0b7b6e5b5b1b5b7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224319)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9213 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9213 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_4 0 9216 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI4_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 9220 
		(_object
			(_process
				(line__9222(_architecture 0 0 9222 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9189 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9190 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9191 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9192 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9192 (_entity (_string \"DAT_I_4_B"\))))
		(_generic (_internal tipd_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI4_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType 0 9196 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9197 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9198 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9200 (_entity (_out )(_param_out))))
		(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 9200 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9209 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9210 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9226 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9227 (_process 0 )))
		(_variable (_internal tviol_DATI4_DATI4 ~extieee.std_logic_1164.X01 0 9229 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI4 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9230 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9225 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 52 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10558         1375169224333 Structure
(_unit VHDL (dat_i_4_mgiol 0 9270 (structure 0 9304 ))
	(_version va7)
	(_time 1375169224334 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code b3e7e6e7b1e5e3a6b4e3aaeab4b0b7b6e5b5e7b5b4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224329)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9318 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_4 0 9322 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 9326 
		(_object
			(_process
				(line__9328(_architecture 0 0 9328 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9329(_architecture 1 0 9329 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9330(_architecture 2 0 9330 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9331(_architecture 3 0 9331 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9335 
		(_object
			(_process
				(line__9337(_architecture 4 0 9337 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9338(_architecture 5 0 9338 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9339(_architecture 6 0 9339 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9340(_architecture 7 0 9340 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9273 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9274 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9275 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9276 (_entity (_string \"DAT_I_4_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9283 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9293 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9294 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9295 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9307 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9308 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9309 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9310 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9311 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9312 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9313 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9314 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9315 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9344 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9345 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9347 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9348 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9349 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9350 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9351 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9352 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9353 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9354 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9343 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5158          1375169224343 Structure
(_unit VHDL (dat_i_3_b 0 9448 (structure 0 9468 ))
	(_version va7)
	(_time 1375169224344 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code c2969797c19492d791c5db9bc5c1c1c794c4c0c4c6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224339)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9475 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9475 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_3 0 9478 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI3_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 9482 
		(_object
			(_process
				(line__9484(_architecture 0 0 9484 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9451 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9452 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9453 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9454 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9454 (_entity (_string \"DAT_I_3_B"\))))
		(_generic (_internal tipd_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI3_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType 0 9458 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9459 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9460 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_entity (_out )(_param_out))))
		(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9471 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9472 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9488 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9489 (_process 0 )))
		(_variable (_internal tviol_DATI3_DATI3 ~extieee.std_logic_1164.X01 0 9491 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI3 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9492 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9487 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 51 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10558         1375169224353 Structure
(_unit VHDL (dat_i_3_mgiol 0 9532 (structure 0 9566 ))
	(_version va7)
	(_time 1375169224354 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d2868780d18482c7d582cb8bd5d1d1d784d486d4d5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224348)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9580 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9581 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9581 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_3 0 9584 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 9588 
		(_object
			(_process
				(line__9590(_architecture 0 0 9590 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9591(_architecture 1 0 9591 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9592(_architecture 2 0 9592 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9593(_architecture 3 0 9593 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9597 
		(_object
			(_process
				(line__9599(_architecture 4 0 9599 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9600(_architecture 5 0 9600 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9601(_architecture 6 0 9601 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9602(_architecture 7 0 9602 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9535 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9536 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9537 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9538 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9538 (_entity (_string \"DAT_I_3_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9545 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9546 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9547 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9548 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9549 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9557 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9560 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9560 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9569 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9570 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9571 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9572 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9573 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9574 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9575 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9576 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9577 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9606 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9607 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9609 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9610 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9611 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9612 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9613 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9614 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9615 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9616 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9605 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5158          1375169224363 Structure
(_unit VHDL (dat_i_2_b 0 9710 (structure 0 9730 ))
	(_version va7)
	(_time 1375169224364 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code d2868780d18482c781d5cb8bd5d1d0d784d4d0d4d6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224361)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9737 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9737 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_2 0 9740 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI2_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 9744 
		(_object
			(_process
				(line__9746(_architecture 0 0 9746 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9713 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9714 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9715 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9716 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9716 (_entity (_string \"DAT_I_2_B"\))))
		(_generic (_internal tipd_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI2_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType 0 9720 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9721 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9722 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9724 (_entity (_out )(_param_out))))
		(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 9724 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9733 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9734 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9750 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9751 (_process 0 )))
		(_variable (_internal tviol_DATI2_DATI2 ~extieee.std_logic_1164.X01 0 9753 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI2 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9754 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9749 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 50 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10558         1375169224375 Structure
(_unit VHDL (dat_i_2_mgiol 0 9794 (structure 0 9828 ))
	(_version va7)
	(_time 1375169224376 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e2b6b7b1e1b4b2f7e5b2fbbbe5e1e0e7b4e4b6e4e5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224369)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9842 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9842 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9842 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_2 0 9846 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 9850 
		(_object
			(_process
				(line__9852(_architecture 0 0 9852 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9853(_architecture 1 0 9853 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9854(_architecture 2 0 9854 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9855(_architecture 3 0 9855 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9859 
		(_object
			(_process
				(line__9861(_architecture 4 0 9861 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9862(_architecture 5 0 9862 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9863(_architecture 6 0 9863 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9864(_architecture 7 0 9864 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9797 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9798 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9799 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9800 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9800 (_entity (_string \"DAT_I_2_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9807 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9808 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9809 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9810 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9811 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9812 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9813 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9814 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9815 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9816 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9817 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9818 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9819 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9822 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9822 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9831 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9832 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9833 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9834 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9835 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9836 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9837 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9838 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9839 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9868 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9869 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9871 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9872 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9873 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9874 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9875 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9876 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9877 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9878 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9867 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5167          1375169224383 Structure
(_unit VHDL (dat_i_1_b 0 9972 (structure 0 9992 ))
	(_version va7)
	(_time 1375169224384 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code e2b6b7b1e1b4b2f7b1e5fbbbe5e1e3e7b4e4e0e4e6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224381)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9999 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9999 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_1 0 10002 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI1_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 10006 
		(_object
			(_process
				(line__10008(_architecture 0 0 10008 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9975 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9976 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9977 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9978 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9978 (_entity (_string \"DAT_I_1_B"\))))
		(_generic (_internal tipd_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI1_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType 0 9982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9984 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9986 (_entity (_out )(_param_out))))
		(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 9986 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9995 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10012 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10013 (_process 0 )))
		(_variable (_internal tviol_DATI1_DATI1 ~extieee.std_logic_1164.X01 0 10015 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI1 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10016 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10011 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 49 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10632         1375169224395 Structure
(_unit VHDL (dat_i_1_mgiol 0 10056 (structure 0 10090 ))
	(_version va7)
	(_time 1375169224396 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code f1a5a4a1f1a7a1e4f6a1e8a8f6f2f0f4a7f7a5f7f6)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224390)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10104 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10104 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10104 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10105 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10105 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_1 0 10108 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 10112 
		(_object
			(_process
				(line__10114(_architecture 0 0 10114 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__10115(_architecture 1 0 10115 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__10116(_architecture 2 0 10116 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__10117(_architecture 3 0 10117 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10121 
		(_object
			(_process
				(line__10123(_architecture 4 0 10123 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__10124(_architecture 5 0 10124 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__10125(_architecture 6 0 10125 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10126(_architecture 7 0 10126 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10059 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10060 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10061 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10062 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10062 (_entity (_string \"DAT_I_1_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10069 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10070 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10071 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10072 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10073 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10074 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10075 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10076 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10077 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10078 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10079 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10080 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10081 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10084 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10084 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10093 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10094 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10095 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10096 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10097 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10098 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10099 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10100 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10101 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10130 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10131 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10133 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10134 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10135 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10136 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10137 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10138 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10139 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10140 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 10129 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5185          1375169224405 Structure
(_unit VHDL (dat_i_0_b 0 10234 (structure 0 10254 ))
	(_version va7)
	(_time 1375169224406 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 015557070157511452061858060201045707030705)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224400)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10261 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10261 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_0 0 10264 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI0_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 10268 
		(_object
			(_process
				(line__10270(_architecture 0 0 10270 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10237 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10238 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10239 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10240 (_entity (_string \"DAT_I_0_B"\))))
		(_generic (_internal tipd_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI0_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType 0 10244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10245 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10246 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_entity (_out )(_param_out))))
		(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10257 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10258 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10274 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10275 (_process 0 )))
		(_variable (_internal tviol_DATI0_DATI0 ~extieee.std_logic_1164.X01 0 10277 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI0 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10278 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10273 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 48 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 10632         1375169224415 Structure
(_unit VHDL (dat_i_0_mgiol 0 10318 (structure 0 10352 ))
	(_version va7)
	(_time 1375169224416 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 015557070157511406511858060201045707550706)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224410)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0012
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10366 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10366 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10366 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10367 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10367 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_0 0 10370 (_component smuxlregsre0012 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0012)
		)
	)
	(_block WireDelay 0 10374 
		(_object
			(_process
				(line__10376(_architecture 0 0 10376 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__10377(_architecture 1 0 10377 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__10378(_architecture 2 0 10378 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__10379(_architecture 3 0 10379 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10383 
		(_object
			(_process
				(line__10385(_architecture 4 0 10385 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__10386(_architecture 5 0 10386 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__10387(_architecture 6 0 10387 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10388(_architecture 7 0 10388 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10321 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10322 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10323 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10324 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10324 (_entity (_string \"DAT_I_0_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10333 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10334 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10343 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10346 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10346 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10355 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10356 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10357 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10358 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10359 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10360 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10361 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10362 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10363 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10392 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10393 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10395 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10396 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10397 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10398 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10399 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10400 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10401 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10402 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 10391 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
I 000050 55 5163          1375169224424 Structure
(_unit VHDL (clk_ib 0 10496 (structure 0 10516 ))
	(_version va7)
	(_time 1375169224425 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 10444117434716054317094a431613164316421546)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224420)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10523 (_entity (_in ))))
			)
		)
	)
	(_instantiation CLK_I_pad 0 10526 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(CLKI_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 10530 
		(_object
			(_process
				(line__10532(_architecture 0 0 10532 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10499 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10500 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10501 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10502 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10502 (_entity (_string \"CLK_IB"\))))
		(_generic (_internal tipd_CLKI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10504 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKI ~extvital2000.VITAL_Timing.VitalDelayType 0 10506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10507 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10508 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_out )(_param_out))))
		(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10519 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10536 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10537 (_process 0 )))
		(_variable (_internal tviol_CLKI_CLKI ~extieee.std_logic_1164.X01 0 10539 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10540 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10535 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229671491 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 4638          1375169224432 Structure
(_unit VHDL (ack_ob 0 10580 (structure 0 10597 ))
	(_version va7)
	(_time 1375169224433 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 20747324237726357220667a732621262326722576)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224430)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10608 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10605 (_entity (_out ))))
			)
		)
	)
	(_instantiation ACK_O_pad 0 10611 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(ACKO_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 10613 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10617 
		(_object
			(_process
				(line__10619(_architecture 0 0 10619 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10583 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10584 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10585 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10586 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10586 (_entity (_string \"ACK_OB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_ACKO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10589 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10591 (_entity (_in ))))
		(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 10591 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10600 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal ACKO_out ~extieee.std_logic_1164.STD_LOGIC 0 10601 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10603 (_architecture (_uni ))))
		(_variable (_internal ACKO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10623 (_process 0 ((i 1)))))
		(_variable (_internal ACKO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10624 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10622 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330332481 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 5264          1375169224441 Structure
(_unit VHDL (clk_counterb 0 10653 (structure 0 10673 ))
	(_version va7)
	(_time 1375169224442 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 20747124737726357327337a272725267527242625)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224439)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0011
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10680 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10680 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_counter_pad 0 10683 (_component xo2iobuf0011 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkcounter_ipd))
		)
		(_use (_entity . xo2iobuf0011)
		)
	)
	(_block WireDelay 0 10687 
		(_object
			(_process
				(line__10689(_architecture 0 0 10689 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10656 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10657 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10658 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10659 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10659 (_entity (_string \"clk_counterB"\))))
		(_generic (_internal tipd_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType01 0 10661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkcounter_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType 0 10663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10665 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10667 (_entity (_out )(_param_out))))
		(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 10667 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10676 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkcounter_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10677 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10693 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10694 (_process 0 )))
		(_variable (_internal tviol_clkcounter_clkcounter ~extieee.std_logic_1164.X01 0 10696 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkcounter ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10697 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10692 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1667984483 1953396079 29285 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
I 000050 55 81793         1375169224477 Structure
(_unit VHDL (sync_controller_wb_wrapper 0 10737 (structure 0 10749 ))
	(_version va7)
	(_time 1375169224478 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 3f6a6e3b60683e293c396a6b2c6538396a383b383d3969)
	(_entity
		(_time 1375169224447)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(triggered_counter_SLICE_0
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10875 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10875 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10875 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10876 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10876 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10876 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10877 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10877 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10877 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_1
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10880 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10880 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10880 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10881 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10881 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10881 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10882 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10882 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_2
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10885 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10885 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10885 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10886 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10886 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10886 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10887 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10887 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10887 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10888 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10888 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10888 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10889 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10889 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_3
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10892 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10893 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10894 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10895 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10895 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10895 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10896 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10896 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_4
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10899 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10899 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10899 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10900 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10900 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10900 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10901 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10901 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10901 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10902 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10902 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10902 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10903 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_5
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10906 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10907 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10908 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10909 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10910 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10910 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_6
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10913 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10914 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10915 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10916 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10917 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_7
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10920 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10921 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10922 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10923 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10924 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10924 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_8
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10927 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10928 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10929 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10929 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10929 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10930 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10930 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10930 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10931 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10931 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_9
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10934 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10935 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10935 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10935 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10936 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10936 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10936 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10937 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10938 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10938 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_10
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10941 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10942 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10942 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10942 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10943 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10943 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10943 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10944 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10944 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10944 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10945 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10945 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_11
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10948 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10948 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10948 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10949 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10949 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10949 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10950 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10950 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10950 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10951 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10951 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10951 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10952 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10952 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_12
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10955 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10955 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10955 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10956 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10956 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10956 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10957 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10957 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10957 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10958 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10958 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10958 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10959 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10959 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_13
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10962 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10962 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10962 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10963 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10963 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10963 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10964 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10964 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10964 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10965 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10965 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10965 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10966 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10966 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_14
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10969 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10969 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10969 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10970 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10970 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10970 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10971 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10971 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10971 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10972 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10972 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10972 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10973 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10973 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_15
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10977 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10977 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10977 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10978 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10978 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10978 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10979 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10979 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10979 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10980 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10980 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_16
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10983 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10983 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 10983 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10984 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 10984 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10984 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10985 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10985 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 10985 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10986 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10986 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10986 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 10987 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 10987 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_17
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10990 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10990 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10990 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10992 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10992 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10992 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_18
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 10995 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 10995 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 10995 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 10996 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 10996 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 10996 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 10997 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10997 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10997 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 10998 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 10998 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 10998 (_entity (_out ))))
			)
		)
		(SLICE_19
			(_object
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
				(_port (_internal M0 ~extieee.std_logic_1164.STD_LOGIC 0 11001 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11002 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11002 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11002 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11003 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_20
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11006 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11006 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11006 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11007 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11007 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11007 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11008 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11008 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11008 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_21
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11011 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11011 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11011 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11012 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11012 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11012 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11013 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11013 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_22
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11016 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11016 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11016 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11017 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11017 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11017 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11018 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11018 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11018 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11019 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_23
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11022 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11022 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11022 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11023 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11023 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11023 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11024 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11024 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11024 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11025 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_24
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11028 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11029 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11030 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11030 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11030 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11031 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_25
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11034 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11034 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11034 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11035 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11035 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11035 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11036 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11036 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11036 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11037 (_entity (_out ))))
			)
		)
		(sync_outB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11040 (_entity (_in ))))
				(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 11040 (_entity (_out ))))
			)
		)
		(sync_inB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11043 (_entity (_out ))))
				(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 11043 (_entity (_in ))))
			)
		)
		(sync_in_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11046 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11046 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11046 (_entity (_out ))))
			)
		)
		(PRT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11049 (_entity (_in ))))
				(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 11049 (_entity (_out ))))
			)
		)
		(PRT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11052 (_entity (_in ))))
				(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 11052 (_entity (_out ))))
			)
		)
		(PRT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11055 (_entity (_in ))))
				(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 11055 (_entity (_out ))))
			)
		)
		(PRT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11058 (_entity (_in ))))
				(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 11058 (_entity (_out ))))
			)
		)
		(WE_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11061 (_entity (_out ))))
				(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 11061 (_entity (_in ))))
			)
		)
		(STB_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11064 (_entity (_out ))))
				(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 11064 (_entity (_in ))))
			)
		)
		(RST_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11067 (_entity (_out ))))
				(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 11067 (_entity (_in ))))
			)
		)
		(DAT_O_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11070 (_entity (_in ))))
				(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 11070 (_entity (_out ))))
			)
		)
		(DAT_O_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11073 (_entity (_in ))))
				(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 11073 (_entity (_out ))))
			)
		)
		(DAT_O_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11076 (_entity (_in ))))
				(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 11076 (_entity (_out ))))
			)
		)
		(DAT_O_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11079 (_entity (_in ))))
				(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 11079 (_entity (_out ))))
			)
		)
		(DAT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11082 (_entity (_in ))))
				(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 11082 (_entity (_out ))))
			)
		)
		(DAT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11085 (_entity (_in ))))
				(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 11085 (_entity (_out ))))
			)
		)
		(DAT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11088 (_entity (_in ))))
				(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 11088 (_entity (_out ))))
			)
		)
		(DAT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11091 (_entity (_in ))))
				(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 11091 (_entity (_out ))))
			)
		)
		(DAT_I_7_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11094 (_entity (_out ))))
				(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 11094 (_entity (_in ))))
			)
		)
		(DAT_I_7_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11097 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11097 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11097 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11098 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11098 (_entity (_out ))))
			)
		)
		(DAT_I_6_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11101 (_entity (_out ))))
				(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 11101 (_entity (_in ))))
			)
		)
		(DAT_I_6_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11104 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11105 (_entity (_out ))))
			)
		)
		(DAT_I_5_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11108 (_entity (_out ))))
				(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 11108 (_entity (_in ))))
			)
		)
		(DAT_I_5_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11111 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11111 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11111 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11112 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11112 (_entity (_out ))))
			)
		)
		(DAT_I_4_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11115 (_entity (_out ))))
				(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 11115 (_entity (_in ))))
			)
		)
		(DAT_I_4_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11118 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11118 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11118 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11119 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11119 (_entity (_out ))))
			)
		)
		(DAT_I_3_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11122 (_entity (_out ))))
				(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 11122 (_entity (_in ))))
			)
		)
		(DAT_I_3_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11125 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11125 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11125 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11126 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11126 (_entity (_out ))))
			)
		)
		(DAT_I_2_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_entity (_out ))))
				(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 11129 (_entity (_in ))))
			)
		)
		(DAT_I_2_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11132 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11133 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11133 (_entity (_out ))))
			)
		)
		(DAT_I_1_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11136 (_entity (_out ))))
				(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 11136 (_entity (_in ))))
			)
		)
		(DAT_I_1_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11139 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11139 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11139 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11140 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11140 (_entity (_out ))))
			)
		)
		(DAT_I_0_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11143 (_entity (_out ))))
				(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 11143 (_entity (_in ))))
			)
		)
		(DAT_I_0_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11147 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11147 (_entity (_out ))))
			)
		)
		(CLK_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11150 (_entity (_out ))))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 11150 (_entity (_in ))))
			)
		)
		(ACK_OB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11153 (_entity (_in ))))
				(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 11153 (_entity (_out ))))
			)
		)
		(clk_counterB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_entity (_out ))))
				(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 11156 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation triggered_counter_SLICE_0I 0 11159 (_component triggered_counter_SLICE_0 )
		(_port
			((C1)(triggered_counter_delay_cntr_0))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((B0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_0))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((F1)(triggered_counter_delay_cntr_s_0))
			((Q1)(triggered_counter_delay_cntr_0))
			((FCO)(triggered_counter_delay_cntr_cry_0))
		)
		(_use (_entity . triggered_counter_SLICE_0)
		)
	)
	(_instantiation triggered_counter_SLICE_1I 0 11168 (_component triggered_counter_SLICE_1 )
		(_port
			((C0)(triggered_counter_delay_cntr_31))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI0)(triggered_counter_delay_cntr_s_31))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_30))
			((F0)(triggered_counter_delay_cntr_s_31))
			((Q0)(triggered_counter_delay_cntr_31))
		)
		(_use (_entity . triggered_counter_SLICE_1)
		)
	)
	(_instantiation triggered_counter_SLICE_2I 0 11176 (_component triggered_counter_SLICE_2 )
		(_port
			((C1)(triggered_counter_delay_cntr_30))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_29))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_30))
			((DI0)(triggered_counter_delay_cntr_s_29))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_28))
			((F0)(triggered_counter_delay_cntr_s_29))
			((Q0)(triggered_counter_delay_cntr_29))
			((F1)(triggered_counter_delay_cntr_s_30))
			((Q1)(triggered_counter_delay_cntr_30))
			((FCO)(triggered_counter_delay_cntr_cry_30))
		)
		(_use (_entity . triggered_counter_SLICE_2)
		)
	)
	(_instantiation triggered_counter_SLICE_3I 0 11190 (_component triggered_counter_SLICE_3 )
		(_port
			((C1)(triggered_counter_delay_cntr_28))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_27))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_28))
			((DI0)(triggered_counter_delay_cntr_s_27))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_26))
			((F0)(triggered_counter_delay_cntr_s_27))
			((Q0)(triggered_counter_delay_cntr_27))
			((F1)(triggered_counter_delay_cntr_s_28))
			((Q1)(triggered_counter_delay_cntr_28))
			((FCO)(triggered_counter_delay_cntr_cry_28))
		)
		(_use (_entity . triggered_counter_SLICE_3)
		)
	)
	(_instantiation triggered_counter_SLICE_4I 0 11204 (_component triggered_counter_SLICE_4 )
		(_port
			((C1)(triggered_counter_delay_cntr_26))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_25))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_26))
			((DI0)(triggered_counter_delay_cntr_s_25))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_24))
			((F0)(triggered_counter_delay_cntr_s_25))
			((Q0)(triggered_counter_delay_cntr_25))
			((F1)(triggered_counter_delay_cntr_s_26))
			((Q1)(triggered_counter_delay_cntr_26))
			((FCO)(triggered_counter_delay_cntr_cry_26))
		)
		(_use (_entity . triggered_counter_SLICE_4)
		)
	)
	(_instantiation triggered_counter_SLICE_5I 0 11218 (_component triggered_counter_SLICE_5 )
		(_port
			((C1)(triggered_counter_delay_cntr_24))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_23))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_24))
			((DI0)(triggered_counter_delay_cntr_s_23))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_22))
			((F0)(triggered_counter_delay_cntr_s_23))
			((Q0)(triggered_counter_delay_cntr_23))
			((F1)(triggered_counter_delay_cntr_s_24))
			((Q1)(triggered_counter_delay_cntr_24))
			((FCO)(triggered_counter_delay_cntr_cry_24))
		)
		(_use (_entity . triggered_counter_SLICE_5)
		)
	)
	(_instantiation triggered_counter_SLICE_6I 0 11232 (_component triggered_counter_SLICE_6 )
		(_port
			((C1)(triggered_counter_delay_cntr_22))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_21))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_22))
			((DI0)(triggered_counter_delay_cntr_s_21))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_20))
			((F0)(triggered_counter_delay_cntr_s_21))
			((Q0)(triggered_counter_delay_cntr_21))
			((F1)(triggered_counter_delay_cntr_s_22))
			((Q1)(triggered_counter_delay_cntr_22))
			((FCO)(triggered_counter_delay_cntr_cry_22))
		)
		(_use (_entity . triggered_counter_SLICE_6)
		)
	)
	(_instantiation triggered_counter_SLICE_7I 0 11246 (_component triggered_counter_SLICE_7 )
		(_port
			((C1)(triggered_counter_delay_cntr_20))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_19))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_20))
			((DI0)(triggered_counter_delay_cntr_s_19))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_18))
			((F0)(triggered_counter_delay_cntr_s_19))
			((Q0)(triggered_counter_delay_cntr_19))
			((F1)(triggered_counter_delay_cntr_s_20))
			((Q1)(triggered_counter_delay_cntr_20))
			((FCO)(triggered_counter_delay_cntr_cry_20))
		)
		(_use (_entity . triggered_counter_SLICE_7)
		)
	)
	(_instantiation triggered_counter_SLICE_8I 0 11260 (_component triggered_counter_SLICE_8 )
		(_port
			((C1)(triggered_counter_delay_cntr_18))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_17))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_18))
			((DI0)(triggered_counter_delay_cntr_s_17))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_16))
			((F0)(triggered_counter_delay_cntr_s_17))
			((Q0)(triggered_counter_delay_cntr_17))
			((F1)(triggered_counter_delay_cntr_s_18))
			((Q1)(triggered_counter_delay_cntr_18))
			((FCO)(triggered_counter_delay_cntr_cry_18))
		)
		(_use (_entity . triggered_counter_SLICE_8)
		)
	)
	(_instantiation triggered_counter_SLICE_9I 0 11274 (_component triggered_counter_SLICE_9 )
		(_port
			((C1)(triggered_counter_delay_cntr_16))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_15))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_16))
			((DI0)(triggered_counter_delay_cntr_s_15))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_14))
			((F0)(triggered_counter_delay_cntr_s_15))
			((Q0)(triggered_counter_delay_cntr_15))
			((F1)(triggered_counter_delay_cntr_s_16))
			((Q1)(triggered_counter_delay_cntr_16))
			((FCO)(triggered_counter_delay_cntr_cry_16))
		)
		(_use (_entity . triggered_counter_SLICE_9)
		)
	)
	(_instantiation triggered_counter_SLICE_10I 0 11288 (_component triggered_counter_SLICE_10 )
		(_port
			((C1)(triggered_counter_delay_cntr_14))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_13))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_14))
			((DI0)(triggered_counter_delay_cntr_s_13))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_12))
			((F0)(triggered_counter_delay_cntr_s_13))
			((Q0)(triggered_counter_delay_cntr_13))
			((F1)(triggered_counter_delay_cntr_s_14))
			((Q1)(triggered_counter_delay_cntr_14))
			((FCO)(triggered_counter_delay_cntr_cry_14))
		)
		(_use (_entity . triggered_counter_SLICE_10)
		)
	)
	(_instantiation triggered_counter_SLICE_11I 0 11302 (_component triggered_counter_SLICE_11 )
		(_port
			((C1)(triggered_counter_delay_cntr_12))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_11))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_12))
			((DI0)(triggered_counter_delay_cntr_s_11))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_10))
			((F0)(triggered_counter_delay_cntr_s_11))
			((Q0)(triggered_counter_delay_cntr_11))
			((F1)(triggered_counter_delay_cntr_s_12))
			((Q1)(triggered_counter_delay_cntr_12))
			((FCO)(triggered_counter_delay_cntr_cry_12))
		)
		(_use (_entity . triggered_counter_SLICE_11)
		)
	)
	(_instantiation triggered_counter_SLICE_12I 0 11316 (_component triggered_counter_SLICE_12 )
		(_port
			((C1)(triggered_counter_delay_cntr_10))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_9))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_10))
			((DI0)(triggered_counter_delay_cntr_s_9))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_8))
			((F0)(triggered_counter_delay_cntr_s_9))
			((Q0)(triggered_counter_delay_cntr_9))
			((F1)(triggered_counter_delay_cntr_s_10))
			((Q1)(triggered_counter_delay_cntr_10))
			((FCO)(triggered_counter_delay_cntr_cry_10))
		)
		(_use (_entity . triggered_counter_SLICE_12)
		)
	)
	(_instantiation triggered_counter_SLICE_13I 0 11330 (_component triggered_counter_SLICE_13 )
		(_port
			((C1)(triggered_counter_delay_cntr_8))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_7))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_8))
			((DI0)(triggered_counter_delay_cntr_s_7))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_6))
			((F0)(triggered_counter_delay_cntr_s_7))
			((Q0)(triggered_counter_delay_cntr_7))
			((F1)(triggered_counter_delay_cntr_s_8))
			((Q1)(triggered_counter_delay_cntr_8))
			((FCO)(triggered_counter_delay_cntr_cry_8))
		)
		(_use (_entity . triggered_counter_SLICE_13)
		)
	)
	(_instantiation triggered_counter_SLICE_14I 0 11344 (_component triggered_counter_SLICE_14 )
		(_port
			((C1)(triggered_counter_delay_cntr_6))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_5))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_6))
			((DI0)(triggered_counter_delay_cntr_s_5))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_4))
			((F0)(triggered_counter_delay_cntr_s_5))
			((Q0)(triggered_counter_delay_cntr_5))
			((F1)(triggered_counter_delay_cntr_s_6))
			((Q1)(triggered_counter_delay_cntr_6))
			((FCO)(triggered_counter_delay_cntr_cry_6))
		)
		(_use (_entity . triggered_counter_SLICE_14)
		)
	)
	(_instantiation triggered_counter_SLICE_15I 0 11358 (_component triggered_counter_SLICE_15 )
		(_port
			((C1)(triggered_counter_delay_cntr_4))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_3))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_4))
			((DI0)(triggered_counter_delay_cntr_s_3))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_2))
			((F0)(triggered_counter_delay_cntr_s_3))
			((Q0)(triggered_counter_delay_cntr_3))
			((F1)(triggered_counter_delay_cntr_s_4))
			((Q1)(triggered_counter_delay_cntr_4))
			((FCO)(triggered_counter_delay_cntr_cry_4))
		)
		(_use (_entity . triggered_counter_SLICE_15)
		)
	)
	(_instantiation triggered_counter_SLICE_16I 0 11372 (_component triggered_counter_SLICE_16 )
		(_port
			((C1)(triggered_counter_delay_cntr_2))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_1))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_2))
			((DI0)(triggered_counter_delay_cntr_s_1))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_0))
			((F0)(triggered_counter_delay_cntr_s_1))
			((Q0)(triggered_counter_delay_cntr_1))
			((F1)(triggered_counter_delay_cntr_s_2))
			((Q1)(triggered_counter_delay_cntr_2))
			((FCO)(triggered_counter_delay_cntr_cry_2))
		)
		(_use (_entity . triggered_counter_SLICE_16)
		)
	)
	(_instantiation triggered_counter_SLICE_17I 0 11386 (_component triggered_counter_SLICE_17 )
		(_port
			((B1)(triggered_counter_reset_delay_cntr))
			((A1)(sync_in_c))
			((A0)(triggered_counter_reset_delay_cntr))
			((DI0)(triggered_counter_reset_delay_cntr_i))
			((CE)(triggered_counter_latch_1_sqmuxa_i))
			((CLK)(clk_counter_c))
			((F0)(triggered_counter_reset_delay_cntr_i))
			((Q0)(triggered_counter_latch))
			((F1)(triggered_counter_latch_1_sqmuxa_i))
		)
		(_use (_entity . triggered_counter_SLICE_17)
		)
	)
	(_instantiation triggered_counter_SLICE_18I 0 11394 (_component triggered_counter_SLICE_18 )
		(_port
			((D1)(triggered_counter_un8_delay_cntr_NE_19))
			((C1)(triggered_counter_un8_delay_cntr_NE_18))
			((B1)(triggered_counter_un8_delay_cntr_NE_17))
			((A1)(triggered_counter_un8_delay_cntr_NE_16))
			((B0)(triggered_counter_un8_delay_cntr_NE_29))
			((A0)(triggered_counter_un8_delay_cntr_NE_28))
			((DI0)(triggered_counter_reset_delay_cntr5_i))
			((CE)(triggered_counter_reset_delay_cntr_1_sqmuxa_i))
			((CLK)(clk_counter_c))
			((F0)(triggered_counter_reset_delay_cntr5_i))
			((Q0)(triggered_counter_reset_delay_cntr))
			((F1)(triggered_counter_un8_delay_cntr_NE_28))
		)
		(_use (_entity . triggered_counter_SLICE_18)
		)
	)
	(_instantiation SLICE_19I 0 11406 (_component SLICE_19 )
		(_port
			((B0)(WE_I_c))
			((A0)(ACK_O_c))
			((M0)(sync_in_c))
			((LSR)(triggered_counter_signal_in_delayed))
			((CLK)(clk_counter_c))
			((F0)(REG_stb_i))
			((Q0)(triggered_counter_signal_in_pulse2))
		)
		(_use (_entity . SLICE_19)
		)
	)
	(_instantiation triggered_counter_SLICE_20I 0 11410 (_component triggered_counter_SLICE_20 )
		(_port
			((D1)(triggered_counter_un8_delay_cntr_NE_23))
			((C1)(triggered_counter_un8_delay_cntr_NE_22))
			((B1)(triggered_counter_un8_delay_cntr_NE_21))
			((A1)(triggered_counter_un8_delay_cntr_NE_20))
			((C0)(triggered_counter_un8_delay_cntr_NE_29))
			((B0)(triggered_counter_un8_delay_cntr_NE_28))
			((A0)(sync_in_c))
			((F0)(triggered_counter_reset_delay_cntr_1_sqmuxa_i))
			((F1)(triggered_counter_un8_delay_cntr_NE_29))
		)
		(_use (_entity . triggered_counter_SLICE_20)
		)
	)
	(_instantiation triggered_counter_SLICE_21I 0 11419 (_component triggered_counter_SLICE_21 )
		(_port
			((B1)(triggered_counter_reset_delay_cntr))
			((A1)(triggered_counter_latch))
			((D0)(triggered_counter_signal_in_pulse2))
			((C0)(triggered_counter_signal_in_delayed))
			((B0)(triggered_counter_latch))
			((A0)(sync_in_c))
			((F0)(sync_out_c))
			((F1)(triggered_counter_delay_cntre))
		)
		(_use (_entity . triggered_counter_SLICE_21)
		)
	)
	(_instantiation triggered_counter_SLICE_22I 0 11426 (_component triggered_counter_SLICE_22 )
		(_port
			((D1)(triggered_counter_delay_cntr_29))
			((C1)(triggered_counter_delay_cntr_28))
			((B1)(triggered_counter_delay_cntr_27))
			((A1)(triggered_counter_delay_cntr_26))
			((D0)(triggered_counter_delay_cntr_31))
			((C0)(triggered_counter_delay_cntr_30))
			((B0)(triggered_counter_delay_cntr_10))
			((A0)(triggered_counter_delay_cntr_8))
			((F0)(triggered_counter_un8_delay_cntr_NE_23))
			((F1)(triggered_counter_un8_delay_cntr_NE_22))
		)
		(_use (_entity . triggered_counter_SLICE_22)
		)
	)
	(_instantiation triggered_counter_SLICE_23I 0 11437 (_component triggered_counter_SLICE_23 )
		(_port
			((D1)(triggered_counter_delay_cntr_21))
			((C1)(triggered_counter_delay_cntr_20))
			((B1)(triggered_counter_delay_cntr_19))
			((A1)(triggered_counter_delay_cntr_18))
			((D0)(triggered_counter_delay_cntr_25))
			((C0)(triggered_counter_delay_cntr_24))
			((B0)(triggered_counter_delay_cntr_23))
			((A0)(triggered_counter_delay_cntr_22))
			((F0)(triggered_counter_un8_delay_cntr_NE_21))
			((F1)(triggered_counter_un8_delay_cntr_NE_20))
		)
		(_use (_entity . triggered_counter_SLICE_23)
		)
	)
	(_instantiation triggered_counter_SLICE_24I 0 11448 (_component triggered_counter_SLICE_24 )
		(_port
			((D1)(triggered_counter_delay_cntr_13))
			((C1)(triggered_counter_delay_cntr_12))
			((B1)(triggered_counter_delay_cntr_11))
			((A1)(triggered_counter_delay_cntr_9))
			((D0)(triggered_counter_delay_cntr_17))
			((C0)(triggered_counter_delay_cntr_16))
			((B0)(triggered_counter_delay_cntr_15))
			((A0)(triggered_counter_delay_cntr_14))
			((F0)(triggered_counter_un8_delay_cntr_NE_19))
			((F1)(triggered_counter_un8_delay_cntr_NE_18))
		)
		(_use (_entity . triggered_counter_SLICE_24)
		)
	)
	(_instantiation triggered_counter_SLICE_25I 0 11459 (_component triggered_counter_SLICE_25 )
		(_port
			((D1)(triggered_counter_delay_cntr_3))
			((C1)(triggered_counter_delay_cntr_2))
			((B1)(triggered_counter_delay_cntr_1))
			((A1)(triggered_counter_delay_cntr_0))
			((D0)(triggered_counter_delay_cntr_7))
			((C0)(triggered_counter_delay_cntr_6))
			((B0)(triggered_counter_delay_cntr_5))
			((A0)(triggered_counter_delay_cntr_4))
			((F0)(triggered_counter_un8_delay_cntr_NE_17))
			((F1)(triggered_counter_un8_delay_cntr_NE_16))
		)
		(_use (_entity . triggered_counter_SLICE_25)
		)
	)
	(_instantiation sync_outI 0 11470 (_component sync_outB )
		(_port
			((PADDO)(sync_out_c))
			((syncout)(sync_out))
		)
		(_use (_entity . sync_outB)
		)
	)
	(_instantiation sync_inI 0 11472 (_component sync_inB )
		(_port
			((PADDI)(sync_in_c))
			((syncin)(sync_in))
		)
		(_use (_entity . sync_inB)
		)
	)
	(_instantiation sync_in_MGIOLI 0 11474 (_component sync_in_MGIOL )
		(_port
			((DI)(sync_in_c))
			((CLK)(clk_counter_c))
			((INP)(triggered_counter_signal_in_delayed))
		)
		(_use (_entity . sync_in_MGIOL)
		)
	)
	(_instantiation PRT_O_3_I 0 11477 (_component PRT_O_3_B )
		(_port
			((PADDO)(Q_7))
			((PRTO3)(PRT_O(3)))
		)
		(_use (_entity . PRT_O_3_B)
		)
	)
	(_instantiation PRT_O_2_I 0 11479 (_component PRT_O_2_B )
		(_port
			((PADDO)(Q_6))
			((PRTO2)(PRT_O(2)))
		)
		(_use (_entity . PRT_O_2_B)
		)
	)
	(_instantiation PRT_O_1_I 0 11481 (_component PRT_O_1_B )
		(_port
			((PADDO)(Q_5))
			((PRTO1)(PRT_O(1)))
		)
		(_use (_entity . PRT_O_1_B)
		)
	)
	(_instantiation PRT_O_0_I 0 11483 (_component PRT_O_0_B )
		(_port
			((PADDO)(Q_4))
			((PRTO0)(PRT_O(0)))
		)
		(_use (_entity . PRT_O_0_B)
		)
	)
	(_instantiation WE_II 0 11485 (_component WE_IB )
		(_port
			((PADDI)(WE_I_c))
			((WEI)(WE_I))
		)
		(_use (_entity . WE_IB)
		)
	)
	(_instantiation STB_II 0 11487 (_component STB_IB )
		(_port
			((PADDI)(ACK_O_c))
			((STBI)(STB_I))
		)
		(_use (_entity . STB_IB)
		)
	)
	(_instantiation RST_II 0 11489 (_component RST_IB )
		(_port
			((PADDI)(RST_I_c))
			((RSTI)(RST_I))
		)
		(_use (_entity . RST_IB)
		)
	)
	(_instantiation DAT_O_7_I 0 11491 (_component DAT_O_7_B )
		(_port
			((PADDO)(Q_7))
			((DATO7)(DAT_O(7)))
		)
		(_use (_entity . DAT_O_7_B)
		)
	)
	(_instantiation DAT_O_6_I 0 11493 (_component DAT_O_6_B )
		(_port
			((PADDO)(Q_6))
			((DATO6)(DAT_O(6)))
		)
		(_use (_entity . DAT_O_6_B)
		)
	)
	(_instantiation DAT_O_5_I 0 11495 (_component DAT_O_5_B )
		(_port
			((PADDO)(Q_5))
			((DATO5)(DAT_O(5)))
		)
		(_use (_entity . DAT_O_5_B)
		)
	)
	(_instantiation DAT_O_4_I 0 11497 (_component DAT_O_4_B )
		(_port
			((PADDO)(Q_4))
			((DATO4)(DAT_O(4)))
		)
		(_use (_entity . DAT_O_4_B)
		)
	)
	(_instantiation DAT_O_3_I 0 11499 (_component DAT_O_3_B )
		(_port
			((PADDO)(Q_3))
			((DATO3)(DAT_O(3)))
		)
		(_use (_entity . DAT_O_3_B)
		)
	)
	(_instantiation DAT_O_2_I 0 11501 (_component DAT_O_2_B )
		(_port
			((PADDO)(Q_2))
			((DATO2)(DAT_O(2)))
		)
		(_use (_entity . DAT_O_2_B)
		)
	)
	(_instantiation DAT_O_1_I 0 11503 (_component DAT_O_1_B )
		(_port
			((PADDO)(Q_1))
			((DATO1)(DAT_O(1)))
		)
		(_use (_entity . DAT_O_1_B)
		)
	)
	(_instantiation DAT_O_0_I 0 11505 (_component DAT_O_0_B )
		(_port
			((PADDO)(Q_0))
			((DATO0)(DAT_O(0)))
		)
		(_use (_entity . DAT_O_0_B)
		)
	)
	(_instantiation DAT_I_7_I 0 11507 (_component DAT_I_7_B )
		(_port
			((PADDI)(DAT_I_c_7))
			((DATI7)(DAT_I(7)))
		)
		(_use (_entity . DAT_I_7_B)
		)
	)
	(_instantiation DAT_I_7_MGIOLI 0 11509 (_component DAT_I_7_MGIOL )
		(_port
			((DI)(DAT_I_c_7))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_7))
		)
		(_use (_entity . DAT_I_7_MGIOL)
		)
	)
	(_instantiation DAT_I_6_I 0 11512 (_component DAT_I_6_B )
		(_port
			((PADDI)(DAT_I_c_6))
			((DATI6)(DAT_I(6)))
		)
		(_use (_entity . DAT_I_6_B)
		)
	)
	(_instantiation DAT_I_6_MGIOLI 0 11514 (_component DAT_I_6_MGIOL )
		(_port
			((DI)(DAT_I_c_6))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_6))
		)
		(_use (_entity . DAT_I_6_MGIOL)
		)
	)
	(_instantiation DAT_I_5_I 0 11517 (_component DAT_I_5_B )
		(_port
			((PADDI)(DAT_I_c_5))
			((DATI5)(DAT_I(5)))
		)
		(_use (_entity . DAT_I_5_B)
		)
	)
	(_instantiation DAT_I_5_MGIOLI 0 11519 (_component DAT_I_5_MGIOL )
		(_port
			((DI)(DAT_I_c_5))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_5))
		)
		(_use (_entity . DAT_I_5_MGIOL)
		)
	)
	(_instantiation DAT_I_4_I 0 11522 (_component DAT_I_4_B )
		(_port
			((PADDI)(DAT_I_c_4))
			((DATI4)(DAT_I(4)))
		)
		(_use (_entity . DAT_I_4_B)
		)
	)
	(_instantiation DAT_I_4_MGIOLI 0 11524 (_component DAT_I_4_MGIOL )
		(_port
			((DI)(DAT_I_c_4))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_4))
		)
		(_use (_entity . DAT_I_4_MGIOL)
		)
	)
	(_instantiation DAT_I_3_I 0 11527 (_component DAT_I_3_B )
		(_port
			((PADDI)(DAT_I_c_3))
			((DATI3)(DAT_I(3)))
		)
		(_use (_entity . DAT_I_3_B)
		)
	)
	(_instantiation DAT_I_3_MGIOLI 0 11529 (_component DAT_I_3_MGIOL )
		(_port
			((DI)(DAT_I_c_3))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_3))
		)
		(_use (_entity . DAT_I_3_MGIOL)
		)
	)
	(_instantiation DAT_I_2_I 0 11532 (_component DAT_I_2_B )
		(_port
			((PADDI)(DAT_I_c_2))
			((DATI2)(DAT_I(2)))
		)
		(_use (_entity . DAT_I_2_B)
		)
	)
	(_instantiation DAT_I_2_MGIOLI 0 11534 (_component DAT_I_2_MGIOL )
		(_port
			((DI)(DAT_I_c_2))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_2))
		)
		(_use (_entity . DAT_I_2_MGIOL)
		)
	)
	(_instantiation DAT_I_1_I 0 11537 (_component DAT_I_1_B )
		(_port
			((PADDI)(DAT_I_c_1))
			((DATI1)(DAT_I(1)))
		)
		(_use (_entity . DAT_I_1_B)
		)
	)
	(_instantiation DAT_I_1_MGIOLI 0 11539 (_component DAT_I_1_MGIOL )
		(_port
			((DI)(DAT_I_c_1))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_1))
		)
		(_use (_entity . DAT_I_1_MGIOL)
		)
	)
	(_instantiation DAT_I_0_I 0 11542 (_component DAT_I_0_B )
		(_port
			((PADDI)(DAT_I_c_0))
			((DATI0)(DAT_I(0)))
		)
		(_use (_entity . DAT_I_0_B)
		)
	)
	(_instantiation DAT_I_0_MGIOLI 0 11544 (_component DAT_I_0_MGIOL )
		(_port
			((DI)(DAT_I_c_0))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_0))
		)
		(_use (_entity . DAT_I_0_MGIOL)
		)
	)
	(_instantiation CLK_II 0 11547 (_component CLK_IB )
		(_port
			((PADDI)(CLK_I_c))
			((CLKI)(CLK_I))
		)
		(_use (_entity . CLK_IB)
		)
	)
	(_instantiation ACK_OI 0 11549 (_component ACK_OB )
		(_port
			((PADDO)(ACK_O_c))
			((ACKO)(ACK_O))
		)
		(_use (_entity . ACK_OB)
		)
	)
	(_instantiation clk_counterI 0 11551 (_component clk_counterB )
		(_port
			((PADDI)(clk_counter_c))
			((clkcounter)(clk_counter))
		)
		(_use (_entity . clk_counterB)
		)
	)
	(_instantiation VHI_INST 0 11553 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 11555 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_instantiation GSR_INST 0 11557 (_component .machxo2.components.gsr )
		(_port
			((gsr)(VCCI))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 10738 (_entity (_in ))))
		(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 10738 (_entity (_in ))))
		(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_out ))))
		(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_out ))))
		(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10740 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10741 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10741 (_entity (_out ))))
		(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 10741 (_entity (_in ))))
		(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 10742 (_entity (_in ))))
		(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 10742 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10743 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10743 (_entity (_out ))))
		(_signal (_internal triggered_counter_delay_cntr_0 ~extieee.std_logic_1164.STD_LOGIC 0 10750 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr_i ~extieee.std_logic_1164.STD_LOGIC 0 10751 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 10752 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntre ~extieee.std_logic_1164.STD_LOGIC 0 10753 (_architecture (_uni ))))
		(_signal (_internal clk_counter_c ~extieee.std_logic_1164.STD_LOGIC 0 10754 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 10755 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_31 ~extieee.std_logic_1164.STD_LOGIC 0 10756 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_31 ~extieee.std_logic_1164.STD_LOGIC 0 10757 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 10758 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_30 ~extieee.std_logic_1164.STD_LOGIC 0 10759 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_29 ~extieee.std_logic_1164.STD_LOGIC 0 10760 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 10761 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 10762 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 10763 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_28 ~extieee.std_logic_1164.STD_LOGIC 0 10764 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_27 ~extieee.std_logic_1164.STD_LOGIC 0 10765 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 10766 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 10767 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 10768 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_26 ~extieee.std_logic_1164.STD_LOGIC 0 10769 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_25 ~extieee.std_logic_1164.STD_LOGIC 0 10770 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 10771 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 10772 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 10773 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_24 ~extieee.std_logic_1164.STD_LOGIC 0 10774 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_23 ~extieee.std_logic_1164.STD_LOGIC 0 10775 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 10776 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 10777 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 10778 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_22 ~extieee.std_logic_1164.STD_LOGIC 0 10779 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_21 ~extieee.std_logic_1164.STD_LOGIC 0 10780 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 10781 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 10782 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 10783 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_20 ~extieee.std_logic_1164.STD_LOGIC 0 10784 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_19 ~extieee.std_logic_1164.STD_LOGIC 0 10785 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 10786 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 10787 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 10788 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_18 ~extieee.std_logic_1164.STD_LOGIC 0 10789 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_17 ~extieee.std_logic_1164.STD_LOGIC 0 10790 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 10791 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 10792 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 10793 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_16 ~extieee.std_logic_1164.STD_LOGIC 0 10794 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_15 ~extieee.std_logic_1164.STD_LOGIC 0 10795 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 10796 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 10797 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 10798 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_14 ~extieee.std_logic_1164.STD_LOGIC 0 10799 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_13 ~extieee.std_logic_1164.STD_LOGIC 0 10800 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 10801 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 10802 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 10803 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_12 ~extieee.std_logic_1164.STD_LOGIC 0 10804 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_11 ~extieee.std_logic_1164.STD_LOGIC 0 10805 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 10806 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 10807 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 10808 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_10 ~extieee.std_logic_1164.STD_LOGIC 0 10809 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_9 ~extieee.std_logic_1164.STD_LOGIC 0 10810 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 10811 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 10812 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 10813 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_8 ~extieee.std_logic_1164.STD_LOGIC 0 10814 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_7 ~extieee.std_logic_1164.STD_LOGIC 0 10815 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 10816 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 10817 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 10818 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_6 ~extieee.std_logic_1164.STD_LOGIC 0 10819 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_5 ~extieee.std_logic_1164.STD_LOGIC 0 10820 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 10821 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 10822 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 10823 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_4 ~extieee.std_logic_1164.STD_LOGIC 0 10824 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_3 ~extieee.std_logic_1164.STD_LOGIC 0 10825 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 10826 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 10827 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 10828 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_2 ~extieee.std_logic_1164.STD_LOGIC 0 10829 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_1 ~extieee.std_logic_1164.STD_LOGIC 0 10830 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 10831 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 10832 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr ~extieee.std_logic_1164.STD_LOGIC 0 10833 (_architecture (_uni ))))
		(_signal (_internal sync_in_c ~extieee.std_logic_1164.STD_LOGIC 0 10834 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_latch_1_sqmuxa_i ~extieee.std_logic_1164.STD_LOGIC 0 10835 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_latch ~extieee.std_logic_1164.STD_LOGIC 0 10836 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_19 ~extieee.std_logic_1164.STD_LOGIC 0 10837 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_18 ~extieee.std_logic_1164.STD_LOGIC 0 10838 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_17 ~extieee.std_logic_1164.STD_LOGIC 0 10839 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_16 ~extieee.std_logic_1164.STD_LOGIC 0 10840 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_29 ~extieee.std_logic_1164.STD_LOGIC 0 10841 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_28 ~extieee.std_logic_1164.STD_LOGIC 0 10842 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr5_i ~extieee.std_logic_1164.STD_LOGIC 0 10843 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr_1_sqmuxa_i ~extieee.std_logic_1164.STD_LOGIC 0 10844 (_architecture (_uni ))))
		(_signal (_internal WE_I_c ~extieee.std_logic_1164.STD_LOGIC 0 10845 (_architecture (_uni ))))
		(_signal (_internal ACK_O_c ~extieee.std_logic_1164.STD_LOGIC 0 10846 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_signal_in_delayed ~extieee.std_logic_1164.STD_LOGIC 0 10847 (_architecture (_uni ))))
		(_signal (_internal REG_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 10848 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_signal_in_pulse2 ~extieee.std_logic_1164.STD_LOGIC 0 10849 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_23 ~extieee.std_logic_1164.STD_LOGIC 0 10850 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_22 ~extieee.std_logic_1164.STD_LOGIC 0 10851 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_21 ~extieee.std_logic_1164.STD_LOGIC 0 10852 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_NE_20 ~extieee.std_logic_1164.STD_LOGIC 0 10853 (_architecture (_uni ))))
		(_signal (_internal sync_out_c ~extieee.std_logic_1164.STD_LOGIC 0 10854 (_architecture (_uni ))))
		(_signal (_internal Q_7 ~extieee.std_logic_1164.STD_LOGIC 0 10855 (_architecture (_uni ))))
		(_signal (_internal Q_6 ~extieee.std_logic_1164.STD_LOGIC 0 10856 (_architecture (_uni ))))
		(_signal (_internal Q_5 ~extieee.std_logic_1164.STD_LOGIC 0 10857 (_architecture (_uni ))))
		(_signal (_internal Q_4 ~extieee.std_logic_1164.STD_LOGIC 0 10858 (_architecture (_uni ))))
		(_signal (_internal RST_I_c ~extieee.std_logic_1164.STD_LOGIC 0 10859 (_architecture (_uni ))))
		(_signal (_internal Q_3 ~extieee.std_logic_1164.STD_LOGIC 0 10860 (_architecture (_uni ))))
		(_signal (_internal Q_2 ~extieee.std_logic_1164.STD_LOGIC 0 10861 (_architecture (_uni ))))
		(_signal (_internal Q_1 ~extieee.std_logic_1164.STD_LOGIC 0 10862 (_architecture (_uni ))))
		(_signal (_internal Q_0 ~extieee.std_logic_1164.STD_LOGIC 0 10863 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 10864 (_architecture (_uni ))))
		(_signal (_internal CLK_I_c ~extieee.std_logic_1164.STD_LOGIC 0 10865 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 10866 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 10867 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_4 ~extieee.std_logic_1164.STD_LOGIC 0 10868 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_3 ~extieee.std_logic_1164.STD_LOGIC 0 10869 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 10870 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_1 ~extieee.std_logic_1164.STD_LOGIC 0 10871 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 10872 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 10873 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
I 000032 55 403 0 structure_con
(_configuration VHDL (structure_con 0 11564 (sync_controller_wb_wrapper))
	(_version va7)
	(_time 1375169224483 2013.07.30 00:27:04)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_parameters dbg)
	(_code 4f1a1e4c1d1919584a4c5c141a484a484d494a4a19)
	(_architecture Structure
	)
)
I 000056 55 4710          1375169225440 TB_ARCHITECTURE
(_unit VHDL (sync_controller_wb_wrapper_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1375169225441 2013.07.30 00:27:05)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 06535301095107100007405c540050005301020104)
	(_entity
		(_time 1375169225415)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sync_controller_wb_wrapper
			(_object
				(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component sync_controller_wb_wrapper )
		(_port
			((sync_in)(sync_in))
			((clk_counter)(clk_counter))
			((sync_out)(sync_out))
			((ACK_O)(ACK_O))
			((CLK_I)(CLK_I))
			((DAT_I)(DAT_I))
			((DAT_O)(DAT_O))
			((RST_I)(RST_I))
			((STB_I)(STB_I))
			((WE_I)(WE_I))
			((PRT_O)(PRT_O))
		)
		(_use (_entity . sync_controller_wb_wrapper)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4624656385354214932)))))
		(_constant (_internal PERIOD_COUNT ~extSTD.STANDARD.TIME 0 44 (_architecture ((us 4620355447710076109)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_process (_wait_for)(_target(0)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000059 55 573 0 testbench_for_sync_controller_wb_wrapper
(_configuration VHDL (testbench_for_sync_controller_wb_wrapper 0 87 (sync_controller_wb_wrapper_tb))
	(_version va7)
	(_time 1375169225452 2013.07.30 00:27:05)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 16434411154041011217044c4210431015101e1340)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . sync_controller_wb_wrapper behavioral
			)
		)
	)
)
I 000056 55 4690          1375169340184 TB_ARCHITECTURE
(_unit VHDL (sync_controller_wb_wrapper_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1375169340185 2013.07.30 00:29:00)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 49491c4a491e485f4f4b0f131b4f1f4f1c4e4d4e4b)
	(_entity
		(_time 1375169225414)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sync_controller_wb_wrapper
			(_object
				(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component sync_controller_wb_wrapper )
		(_port
			((sync_in)(sync_in))
			((clk_counter)(clk_counter))
			((sync_out)(sync_out))
			((ACK_O)(ACK_O))
			((CLK_I)(CLK_I))
			((DAT_I)(DAT_I))
			((DAT_O)(DAT_O))
			((RST_I)(RST_I))
			((STB_I)(STB_I))
			((WE_I)(WE_I))
			((PRT_O)(PRT_O))
		)
		(_use (_entity . sync_controller_wb_wrapper)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4624656385354214932)))))
		(_constant (_internal PERIOD_COUNT ~extSTD.STANDARD.TIME 0 44 (_architecture ((us 4620355447710076109)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_process (_wait_for)(_target(0)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000059 55 553 0 testbench_for_sync_controller_wb_wrapper
(_configuration VHDL (testbench_for_sync_controller_wb_wrapper 0 90 (sync_controller_wb_wrapper_tb))
	(_version va7)
	(_time 1375169340198 2013.07.30 00:29:00)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 49491b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . sync_controller_wb_wrapper behavioral
			)
		)
	)
)
V 000050 55 2858          1375169571922 Structure
(_unit VHDL (vmuxregsre 0 17 (structure 0 26 ))
	(_version va7)
	(_time 1375169571923 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 84838a8ad4d2d5938d8096ded08283838783868281)
	(_entity
		(_time 1375169223665)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.fl1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1571 1 798 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d0 ~extieee.std_logic_1164.STD_LOGIC 1 800 (_entity (_in ((i 1))))))
				(_port (_internal d1 ~extieee.std_logic_1164.STD_LOGIC 1 801 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 802 (_entity (_in ((i 1))))))
				(_port (_internal ck ~extieee.std_logic_1164.STD_LOGIC 1 803 (_entity (_in ((i 1))))))
				(_port (_internal sd ~extieee.std_logic_1164.STD_LOGIC 1 804 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 805 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 806 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 28 (_component .machxo2.components.fl1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 fl1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1571 (machxo2 components ~STRING~1571)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1200          1375169571928 Structure
(_unit VHDL (vcc 0 39 (structure 0 46 ))
	(_version va7)
	(_time 1375169571929 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 84838a8a83d3d393838297ded68382828782878382)
	(_entity
		(_time 1375169223673)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 48 (_component .machxo2.components.vhi )
		(_port
			((z)(PWR1))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_object
		(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1200          1375169571934 Structure
(_unit VHDL (gnd 0 58 (structure 0 65 ))
	(_version va7)
	(_time 1375169571935 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 84828b8ad5d3d4928282c1ded1828382d182808283)
	(_entity
		(_time 1375169223679)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.vlo
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1468 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST1 0 67 (_component .machxo2.components.vlo )
		(_port
			((z)(PWR0))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_object
		(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4608          1375169571940 Structure
(_unit VHDL (ccu2b0 0 77 (structure 0 87 ))
	(_version va7)
	(_time 1375169571941 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 84828f8a83d2d597878496dbd58287828783818786)
	(_entity
		(_time 1375169223685)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 89 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14372         1375169571946 Structure
(_unit VHDL (triggered_counter_slice_0 0 102 (structure 0 142 ))
	(_version va7)
	(_time 1375169571947 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9493989a92c3c982c7c783cec093969291929091c2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223691)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 161 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 162 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 163 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 169 (_entity (_out ))))
			)
		)
		(ccu2B0
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 172 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 173 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 174 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 175 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_0 0 178 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 181 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 183 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_0 0 185 (_component ccu2B0 )
		(_port
			((A0)(GNDI))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu2B0)
		)
	)
	(_block WireDelay 0 191 
		(_object
			(_process
				(line__193(_architecture 0 0 193 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__194(_architecture 1 0 194 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__195(_architecture 2 0 195 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__196(_architecture 3 0 196 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__197(_architecture 4 0 197 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__198(_architecture 5 0 198 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 202 
		(_object
			(_process
				(line__204(_architecture 6 0 204 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__205(_architecture 7 0 205 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__206(_architecture 8 0 206 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 105 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 106 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 107 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 108 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 108 (_entity (_string \"triggered_counter_SLICE_0"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 115 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 116 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 117 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 118 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 119 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 120 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 121 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 127 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 128 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 132 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 211 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 212 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 213 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 214 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 215 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 216 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 218 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 219 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 220 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 221 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 222 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 223 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 209 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(17731 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4627          1375169571952 Structure
(_unit VHDL (ccu20001 0 327 (structure 0 337 ))
	(_version va7)
	(_time 1375169571953 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 94929f9b93c2c587979184cbc59794979592979297)
	(_entity
		(_time 1375169223697)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 339 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 328 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 329 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 330 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 331 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6615          1375169571958 Structure
(_unit VHDL (triggered_counter_slice_1 0 352 (structure 0 374 ))
	(_version va7)
	(_time 1375169571959 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a3a4aff5a2f4feb5a1f4b4f9f7a4a1a5a6a5a7a6f5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169571956)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20001
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 387 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 387 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 387 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 388 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 388 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 388 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 389 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 389 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 389 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 390 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 390 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 390 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 384 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_45_0 0 393 (_component ccu20001 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_entity . ccu20001)
		)
	)
	(_instantiation DRIVEGND 0 397 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 401 
		(_object
			(_process
				(line__403(_architecture 0 0 403 (_procedure_call (_simple)(_target(4))(_sensitivity(0)))))
				(line__404(_architecture 1 0 404 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
				(line__405(_architecture 2 0 405 (_procedure_call (_simple)(_target(6))(_sensitivity(2)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 355 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 356 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 357 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 358 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 358 (_entity (_string \"triggered_counter_SLICE_1"\))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 360 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 361 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 362 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 363 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 364 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 365 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 367 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 367 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 367 (_entity (_in ))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 368 (_entity (_out )(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 377 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 378 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 379 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 380 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 382 (_architecture (_uni ))))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 409 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 410 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 3 0 408 (_process (_simple)(_target(3))(_sensitivity(4)(5)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12614 )
	)
	(_model . Structure 4 -1
	)
)
V 000050 55 4629          1375169571964 Structure
(_unit VHDL (ccu20002 0 557 (structure 0 455 ))
	(_version va7)
	(_time 1375169571965 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a3a5a8f4a3f5f2b0a0a6b3fcf2a0a3a0a1a5a0a5a0)
	(_entity
		(_time 1375169223709)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 457 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000000001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000000001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 558 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 559 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 560 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 561 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7710          1375169571970 Structure
(_unit VHDL (triggered_counter_slice_2 0 470 (structure 0 496 ))
	(_version va7)
	(_time 1375169571971 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a3a4aff5a2f4feb5a2adb4f9f7a4a1a5a6a5a7a6f5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169571968)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 511 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 511 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 511 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 512 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 512 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 512 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 513 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 513 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 513 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 514 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 514 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 514 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 508 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_81_0 0 517 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 521 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 525 
		(_object
			(_process
				(line__527(_architecture 0 0 527 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__528(_architecture 1 0 528 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__529(_architecture 2 0 529 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__530(_architecture 3 0 530 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__531(_architecture 4 0 531 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 473 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 474 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 475 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 476 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 476 (_entity (_string \"triggered_counter_SLICE_2"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 487 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 489 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 489 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 489 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 490 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 490 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 490 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 499 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 500 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 501 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 502 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 503 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 504 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 506 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 535 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 536 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 534 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7710          1375169571977 Structure
(_unit VHDL (triggered_counter_slice_3 0 577 (structure 0 603 ))
	(_version va7)
	(_time 1375169571978 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b3b4bfe6b2e4eea5b2bda4e9e7b4b1b5b6b5b7b6e5)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169571974)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 618 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 618 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 618 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 619 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 619 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 619 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 615 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_21_0 0 624 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 628 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 632 
		(_object
			(_process
				(line__634(_architecture 0 0 634 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__635(_architecture 1 0 635 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__636(_architecture 2 0 636 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__637(_architecture 3 0 637 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__638(_architecture 4 0 638 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 580 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 581 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 582 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 583 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 583 (_entity (_string \"triggered_counter_SLICE_3"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 585 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 586 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 587 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 589 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 590 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 591 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 592 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 593 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 594 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 596 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 597 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 597 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 597 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 606 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 607 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 608 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 609 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 610 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 611 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 613 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 642 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 643 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 641 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 7710          1375169571986 Structure
(_unit VHDL (triggered_counter_slice_4 0 684 (structure 0 710 ))
	(_version va7)
	(_time 1375169571987 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c3c4cf97c2949ed5c2cdd49997c4c1c5c6c5c7c695)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169571982)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 725 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 726 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 727 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 727 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 727 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 728 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 728 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 728 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 722 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_57_0 0 731 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 735 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 739 
		(_object
			(_process
				(line__741(_architecture 0 0 741 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__742(_architecture 1 0 742 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__743(_architecture 2 0 743 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__744(_architecture 3 0 744 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__745(_architecture 4 0 745 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 687 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 688 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 689 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 690 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 690 (_entity (_string \"triggered_counter_SLICE_4"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 692 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 693 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 694 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 695 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 696 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 697 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 698 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 699 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 700 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 701 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 703 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 703 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 703 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 704 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 704 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 704 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 713 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 714 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 715 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 716 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 717 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 718 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 720 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 749 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 750 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 748 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 4629          1375169571994 Structure
(_unit VHDL (ccu20003 0 791 (structure 0 801 ))
	(_version va7)
	(_time 1375169571995 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c3c5c896c39592d0c0c6d39c92c0c3c0c0c5c0c5c0)
	(_entity
		(_time 1375169571992)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 803 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000001001"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000001001"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 792 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 793 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 794 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 794 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 794 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 795 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 795 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 795 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8255          1375169572000 Structure
(_unit VHDL (triggered_counter_slice_5 0 816 (structure 0 845 ))
	(_version va7)
	(_time 1375169572001 2013.07.30 00:32:51)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c3c4cf97c2949ed5c3c4d49997c4c1c5c6c5c7c695)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169571998)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20003
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 861 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 861 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 861 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 862 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 862 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 862 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 863 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 863 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 863 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 858 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_27_0 0 867 (_component ccu20003 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20003)
		)
	)
	(_instantiation DRIVEGND 0 871 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 875 
		(_object
			(_process
				(line__877(_architecture 0 0 877 (_procedure_call (_simple)(_target(7))(_sensitivity(0)))))
				(line__878(_architecture 1 0 878 (_procedure_call (_simple)(_target(8))(_sensitivity(1)))))
				(line__879(_architecture 2 0 879 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__880(_architecture 3 0 880 (_procedure_call (_simple)(_target(10))(_sensitivity(3)))))
				(line__881(_architecture 4 0 881 (_procedure_call (_simple)(_target(11))(_sensitivity(4)))))
				(line__882(_architecture 5 0 882 (_procedure_call (_simple)(_target(12))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 819 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 820 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 821 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 822 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 822 (_entity (_string \"triggered_counter_SLICE_5"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 824 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 825 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 826 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 827 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 828 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 829 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 830 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 831 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 832 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 833 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 834 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 835 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 837 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 837 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 837 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 838 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 838 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 838 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 839 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 848 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 849 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 850 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 851 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 852 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 853 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 854 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 856 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 887 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 888 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 6 0 885 (_process (_simple)(_target(6))(_sensitivity(7)(8)(9)(10)(11)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 7 -1
	)
)
V 000050 55 4629          1375169572008 Structure
(_unit VHDL (ccu20004 0 932 (structure 0 942 ))
	(_version va7)
	(_time 1375169572009 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d2d4d980d38483c1d1d7c28d83d1d2d1d6d4d1d4d1)
	(_entity
		(_time 1375169572006)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 944 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"1000010000100001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"1000010000100001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 933 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 933 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 933 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 934 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 934 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 934 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 935 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 935 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 935 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 936 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 936 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 936 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9599          1375169572014 Structure
(_unit VHDL (triggered_counter_slice_6 0 957 (structure 0 993 ))
	(_version va7)
	(_time 1375169572015 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d2d5de81d2858fc4ddd5c58886d5d0d4d7d4d6d784)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572012)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20004
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1008 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1009 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1010 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1011 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_33_0 0 1014 (_component ccu20004 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(D0_ipd))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20004)
		)
	)
	(_block WireDelay 0 1020 
		(_object
			(_process
				(line__1022(_architecture 0 0 1022 (_procedure_call (_simple)(_target(10))(_sensitivity(0)))))
				(line__1023(_architecture 1 0 1023 (_procedure_call (_simple)(_target(11))(_sensitivity(1)))))
				(line__1024(_architecture 2 0 1024 (_procedure_call (_simple)(_target(12))(_sensitivity(2)))))
				(line__1025(_architecture 3 0 1025 (_procedure_call (_simple)(_target(13))(_sensitivity(3)))))
				(line__1026(_architecture 4 0 1026 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__1027(_architecture 5 0 1027 (_procedure_call (_simple)(_target(15))(_sensitivity(5)))))
				(line__1028(_architecture 6 0 1028 (_procedure_call (_simple)(_target(16))(_sensitivity(6)))))
				(line__1029(_architecture 7 0 1029 (_procedure_call (_simple)(_target(17))(_sensitivity(7)))))
				(line__1030(_architecture 8 0 1030 (_procedure_call (_simple)(_target(18))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 960 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 961 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 962 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 963 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 963 (_entity (_string \"triggered_counter_SLICE_6"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_D0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 982 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 984 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 985 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 985 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 985 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 986 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 987 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 996 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 997 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 998 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal D0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1000 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1001 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1002 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1003 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1004 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1005 (_architecture (_uni ((i 1))))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1035 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1036 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1033 (_process (_simple)(_target(9))(_sensitivity(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4644          1375169572024 Structure
(_unit VHDL (ccu20005 0 1089 (structure 0 1099 ))
	(_version va7)
	(_time 1375169572025 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e2e4e9b1e3b4b3f1e1e7f2bdb3e1e2e1e7e4e1e4e1)
	(_entity
		(_time 1375169572022)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1101 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"YES"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0101000000100001"\))
			((init1)(_string \"1000010000100001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"YES"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0101000000100001"\))
				((init1)(_string \"1000010000100001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1090 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1090 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1090 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1091 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1091 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1091 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1092 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1092 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1092 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1093 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1093 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1093 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 9422          1375169572030 Structure
(_unit VHDL (triggered_counter_slice_7 0 1114 (structure 0 1147 ))
	(_version va7)
	(_time 1375169572031 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e2e5eeb0e2b5bff4e2b2f5b8b6e5e0e4e7e4e6e7b4)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572028)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20005
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1165 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1165 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1165 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1166 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1166 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1166 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1167 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1167 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1167 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1168 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1168 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1168 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1162 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_51_0 0 1171 (_component ccu20005 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(C1_ipd))
			((D1)(D1_ipd))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20005)
		)
	)
	(_instantiation DRIVEGND 0 1175 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1179 
		(_object
			(_process
				(line__1181(_architecture 0 0 1181 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__1182(_architecture 1 0 1182 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__1183(_architecture 2 0 1183 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__1184(_architecture 3 0 1184 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__1185(_architecture 4 0 1185 (_procedure_call (_simple)(_target(13))(_sensitivity(4)))))
				(line__1186(_architecture 5 0 1186 (_procedure_call (_simple)(_target(14))(_sensitivity(5)))))
				(line__1187(_architecture 6 0 1187 (_procedure_call (_simple)(_target(15))(_sensitivity(6)))))
				(line__1188(_architecture 7 0 1188 (_procedure_call (_simple)(_target(16))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1117 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1118 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1119 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1120 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1120 (_entity (_string \"triggered_counter_SLICE_7"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1122 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1123 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1124 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1125 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1129 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1130 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1131 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1132 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1133 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1134 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1135 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1136 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1137 (_entity (((ns 0))((ns 0))))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1139 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1139 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1139 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1140 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1140 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1140 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1141 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1141 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1141 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1150 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1152 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1154 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1155 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1156 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1157 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1158 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1160 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1193 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1194 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 1191 (_process (_simple)(_target(8))(_sensitivity(9)(10)(11)(12)(13)(14)(15)(16)(17))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 7768          1375169572040 Structure
(_unit VHDL (triggered_counter_slice_8 0 1244 (structure 0 1270 ))
	(_version va7)
	(_time 1375169572041 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f1f6fda0f2a6ace7f0ffe6aba5f6f3f7f4f7f5f4a7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572036)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20002
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1285 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1286 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1287 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1288 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1282 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_9_0 0 1291 (_component ccu20002 )
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20002)
		)
	)
	(_instantiation DRIVEGND 0 1295 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1299 
		(_object
			(_process
				(line__1301(_architecture 0 0 1301 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__1302(_architecture 1 0 1302 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__1303(_architecture 2 0 1303 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__1304(_architecture 3 0 1304 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
				(line__1305(_architecture 4 0 1305 (_procedure_call (_simple)(_target(10))(_sensitivity(4)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1247 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1248 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1249 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1250 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1250 (_entity (_string \"triggered_counter_SLICE_8"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1252 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1253 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1254 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1255 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1256 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1257 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1258 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1260 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1261 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1263 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1264 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1273 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1274 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1275 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1276 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1277 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1278 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1280 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1309 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1310 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 5 0 1308 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 6 -1
	)
)
V 000050 55 4642          1375169572047 Structure
(_unit VHDL (ccu20006 0 1351 (structure 0 1361 ))
	(_version va7)
	(_time 1375169572048 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 01070b07035750120204115e500201020707020702)
	(_entity
		(_time 1375169572045)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1363 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"YES"\))
			((init0)(_string \"0011000000001010"\))
			((init1)(_string \"0101000000000001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"YES"\))
				((init0)(_string \"0011000000001010"\))
				((init1)(_string \"0101000000000001"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1352 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1352 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1352 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1353 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1354 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1354 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1354 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1355 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1355 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1355 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 6119          1375169572053 Structure
(_unit VHDL (triggered_counter_slice_9 0 1376 (structure 0 1395 ))
	(_version va7)
	(_time 1375169572054 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 01060c0602565c170306165b550603070407050457)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572051)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(ccu20006
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1407 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1407 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1407 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1408 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1408 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1408 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1409 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1409 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1409 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1410 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1410 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1410 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1404 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_un8_delay_cntr_0_I_1_0 0 1413 (_component ccu20006 )
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20006)
		)
	)
	(_instantiation DRIVEGND 0 1416 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 1420 
		(_object
			(_process
				(line__1422(_architecture 0 0 1422 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__1423(_architecture 1 0 1423 (_procedure_call (_simple)(_target(4))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1379 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1380 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1381 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1382 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1382 (_entity (_string \"triggered_counter_SLICE_9"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1384 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1385 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1386 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 1387 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1389 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1389 (_entity (_in ))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 1389 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1398 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1399 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1400 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1402 (_architecture (_uni ))))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1427 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1428 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 2 0 1426 (_process (_simple)(_target(2))(_sensitivity(3)(4)(5))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(5194566 )
	)
	(_model . Structure 3 -1
	)
)
V 000050 55 4640          1375169572061 Structure
(_unit VHDL (ccu20007 0 1460 (structure 0 1470 ))
	(_version va7)
	(_time 1375169572062 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 01070b07035750120204115e500201020607020702)
	(_entity
		(_time 1375169572059)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1472 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101000011100100"\))
			((init1)(_string \"0011000000001010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101000011100100"\))
				((init1)(_string \"0011000000001010"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1461 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1462 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1463 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1464 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 13711         1375169572068 Structure
(_unit VHDL (triggered_counter_slice_10 0 1485 (structure 0 1522 ))
	(_version va7)
	(_time 1375169572069 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 11161c1712464c074546064b451613171417151447)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572065)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1540 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1540 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1540 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1541 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1541 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1541 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1542 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1545 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1548 (_entity (_out ))))
			)
		)
		(ccu20007
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1551 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1551 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1551 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1552 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1552 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1552 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1553 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1553 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1553 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1554 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1554 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1554 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_31 0 1557 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1560 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1562 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_s_0_31 0 1564 (_component ccu20007 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_entity . ccu20007)
		)
	)
	(_block WireDelay 0 1570 
		(_object
			(_process
				(line__1572(_architecture 0 0 1572 (_procedure_call (_simple)(_target(8))(_sensitivity(0)))))
				(line__1573(_architecture 1 0 1573 (_procedure_call (_simple)(_target(9))(_sensitivity(1)))))
				(line__1574(_architecture 2 0 1574 (_procedure_call (_simple)(_target(10))(_sensitivity(2)))))
				(line__1575(_architecture 3 0 1575 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__1576(_architecture 4 0 1576 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__1577(_architecture 5 0 1577 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1581 
		(_object
			(_process
				(line__1583(_architecture 6 0 1583 (_procedure_call (_simple)(_target(11))(_sensitivity(10)))))
				(line__1584(_architecture 7 0 1584 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__1585(_architecture 8 0 1585 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 1488 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 1489 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 1490 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 1491 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 1491 (_entity (_string \"triggered_counter_SLICE_10"\))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 1496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 1497 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 1498 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1499 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1500 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1501 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 1502 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1507 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1508 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1509 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 1510 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1511 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 1512 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 1514 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 1515 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 1516 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 1516 (_entity (_out )(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1525 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1526 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1527 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1528 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1529 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1530 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1531 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1532 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1533 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1534 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1535 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1537 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1538 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1590 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1591 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1592 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1593 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1595 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1596 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1597 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1598 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1599 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1600 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 1588 (_process (_simple)(_target(6)(7))(_sensitivity(8)(9)(11)(13)(15)(16)(17)(18))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 4640          1375169572077 Structure
(_unit VHDL (ccu20008 0 1690 (structure 0 1700 ))
	(_version va7)
	(_time 1375169572078 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 11171b16134740021214014e401211121917121712)
	(_entity
		(_time 1375169572075)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.CCU2D
			(_object
				(_generic (_internal inject1_0 ~extmachxo2.components.~STRING~15 1 107 (_entity -1 (_string \"YES"\))))
				(_generic (_internal inject1_1 ~extmachxo2.components.~STRING~151 1 108 (_entity -1 (_string \"YES"\))))
				(_generic (_internal init0 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 1 109 (_entity -1 (_string \"0000000000000000"\))))
				(_generic (_internal init1 ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 1 110 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_ULOGIC 1 113 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_ULOGIC 1 114 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_ULOGIC 1 115 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_ULOGIC 1 116 (_entity (_in ))))
				(_port (_internal CIN ~extieee.std_logic_1164.STD_ULOGIC 1 117 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_ULOGIC 1 118 (_entity (_out ))))
				(_port (_internal COUT ~extieee.std_logic_1164.STD_ULOGIC 1 119 (_entity (_out ))))
			)
		)
	)
	(_instantiation inst1 0 1702 (_component .machxo2.components.CCU2D )
		(_generic
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000011100100"\))
			((init1)(_string \"1111000011100100"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_entity machxo2 CCU2D)
			(_generic
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000011100100"\))
				((init1)(_string \"1111000011100100"\))
			)
		)
	)
	(_object
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1691 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1691 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1691 (_entity (_in ))))
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1692 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1693 (_entity (_in ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1694 (_entity (_out ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1694 (_entity (_out ))))
		(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1694 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~15 (machxo2 components ~STRING~15)))
		(_type (_external ~extmachxo2.components.~STRING~151 (machxo2 components ~STRING~151)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 18666         1375169572088 Structure
(_unit VHDL (triggered_counter_slice_11 0 3390 (structure 0 1771 ))
	(_version va7)
	(_time 1375169572089 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 20272d2522777d3627272423357b732625262425762623)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223830)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1796 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1796 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 1796 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 1797 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 1798 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 1801 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 1804 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 1807 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 1807 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 1807 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 1808 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 1808 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 1808 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 1809 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 1809 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 1809 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 1810 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 1810 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 1810 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_30 0 1813 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 1816 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 1818 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_29 0 1820 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_29 0 1823 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 1829 
		(_object
			(_process
				(line__1831(_architecture 0 0 1831 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__1832(_architecture 1 0 1832 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__1833(_architecture 2 0 1833 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__1834(_architecture 3 0 1834 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__1835(_architecture 4 0 1835 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__1836(_architecture 5 0 1836 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__1837(_architecture 6 0 1837 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__1838(_architecture 7 0 1838 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__1839(_architecture 8 0 1839 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 1843 
		(_object
			(_process
				(line__1845(_architecture 9 0 1845 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__1846(_architecture 10 0 1846 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__1847(_architecture 11 0 1847 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__1848(_architecture 12 0 1848 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3393 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3394 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3395 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3396 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3396 (_entity (_string \"triggered_counter_SLICE_11"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3398 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3399 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3400 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3401 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3402 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3403 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3404 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3406 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3407 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3408 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3409 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3410 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3411 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3412 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3413 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3414 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3415 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3416 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3417 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3418 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3419 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3420 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3421 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3422 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3423 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3424 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3425 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3426 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3427 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3428 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3429 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3430 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3431 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3432 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3433 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3434 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3436 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3437 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3438 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3439 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3440 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3440 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1774 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1775 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1776 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1777 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1778 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 1779 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1780 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 1781 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1782 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 1783 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1784 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 1785 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 1786 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 1787 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 1788 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 1789 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 1790 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 1791 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 1793 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 1794 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1853 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1854 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 1855 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1856 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1857 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1858 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 1859 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1860 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 1861 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 1862 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 1864 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1865 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 1866 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1867 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 1868 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 1869 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 1870 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 1871 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 1851 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572102 Structure
(_unit VHDL (triggered_counter_slice_12 0 3702 (structure 0 2083 ))
	(_version va7)
	(_time 1375169572103 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 30373d3432676d2637373433256b633635363435663633)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223844)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2108 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2109 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2109 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2109 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2110 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2113 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2116 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2119 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2120 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2120 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2120 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2121 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2121 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2121 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2122 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2122 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2122 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_28 0 2125 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2128 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2130 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_27 0 2132 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_27 0 2135 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 2141 
		(_object
			(_process
				(line__2143(_architecture 0 0 2143 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2144(_architecture 1 0 2144 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2145(_architecture 2 0 2145 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2146(_architecture 3 0 2146 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2147(_architecture 4 0 2147 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2148(_architecture 5 0 2148 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2149(_architecture 6 0 2149 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2150(_architecture 7 0 2150 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2151(_architecture 8 0 2151 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2155 
		(_object
			(_process
				(line__2157(_architecture 9 0 2157 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2158(_architecture 10 0 2158 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2159(_architecture 11 0 2159 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2160(_architecture 12 0 2160 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3705 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3706 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3707 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3708 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3708 (_entity (_string \"triggered_counter_SLICE_12"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3710 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3711 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3712 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3713 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3714 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3715 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3716 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3717 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3721 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3722 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3723 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3724 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3725 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3726 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3727 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3728 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3729 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3730 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3731 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3732 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3733 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3734 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3735 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3736 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3737 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3738 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3739 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3740 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3741 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3742 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3743 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3744 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3745 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3746 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3748 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3749 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3750 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3751 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3752 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3752 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2086 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2087 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2088 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2089 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2090 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2091 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2092 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2093 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2094 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2095 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2096 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2097 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2098 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2099 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2100 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2101 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2102 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2103 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2105 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2106 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2165 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2166 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2167 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2168 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2169 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2170 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2171 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2172 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2173 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2174 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2176 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2177 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2178 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2179 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2180 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2181 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2182 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2183 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2163 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572115 Structure
(_unit VHDL (triggered_counter_slice_13 0 4014 (structure 0 2395 ))
	(_version va7)
	(_time 1375169572116 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 3f38323b6b68622938383b3c2a646c393a393b3a69393c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223859)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2420 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2421 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2421 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2421 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2422 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2425 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2428 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2431 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2431 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2431 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2432 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2432 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2432 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2433 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2434 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_26 0 2437 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2440 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2442 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_25 0 2444 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_25 0 2447 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 2453 
		(_object
			(_process
				(line__2455(_architecture 0 0 2455 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2456(_architecture 1 0 2456 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2457(_architecture 2 0 2457 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2458(_architecture 3 0 2458 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2459(_architecture 4 0 2459 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2460(_architecture 5 0 2460 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2461(_architecture 6 0 2461 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2462(_architecture 7 0 2462 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2463(_architecture 8 0 2463 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2467 
		(_object
			(_process
				(line__2469(_architecture 9 0 2469 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2470(_architecture 10 0 2470 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2471(_architecture 11 0 2471 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2472(_architecture 12 0 2472 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4017 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4018 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4019 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4020 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4020 (_entity (_string \"triggered_counter_SLICE_13"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4023 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4024 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4025 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4026 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4027 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4028 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4029 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4030 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4031 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4032 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4033 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4034 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4035 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4036 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4037 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4038 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4039 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4040 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4041 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4042 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4043 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4044 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4045 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4046 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4047 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4048 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4049 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4050 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4051 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4052 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4053 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4054 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4055 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4056 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4057 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4058 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4060 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4061 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4062 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4063 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4064 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4064 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2398 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2399 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2400 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2401 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2402 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2403 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2404 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2405 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2406 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2407 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2408 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2409 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2410 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2411 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2412 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2413 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2414 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2415 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2417 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2418 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2477 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2478 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2479 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2480 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2481 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2482 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2483 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2484 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2485 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2486 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2488 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2489 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2490 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2491 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2492 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2493 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2494 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2495 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2475 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572129 Structure
(_unit VHDL (triggered_counter_slice_14 0 4326 (structure 0 2707 ))
	(_version va7)
	(_time 1375169572130 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 4f48424c1b18125948484b4c5a141c494a494b4a19494c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223872)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 2732 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 2733 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 2733 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 2733 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 2734 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 2737 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 2740 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 2743 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 2743 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 2743 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 2744 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 2744 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 2744 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 2745 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 2745 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 2745 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 2746 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 2746 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 2746 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_24 0 2749 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 2752 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 2754 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_23 0 2756 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_23 0 2759 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 2765 
		(_object
			(_process
				(line__2767(_architecture 0 0 2767 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__2768(_architecture 1 0 2768 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__2769(_architecture 2 0 2769 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__2770(_architecture 3 0 2770 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__2771(_architecture 4 0 2771 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__2772(_architecture 5 0 2772 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__2773(_architecture 6 0 2773 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__2774(_architecture 7 0 2774 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__2775(_architecture 8 0 2775 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 2779 
		(_object
			(_process
				(line__2781(_architecture 9 0 2781 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__2782(_architecture 10 0 2782 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__2783(_architecture 11 0 2783 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__2784(_architecture 12 0 2784 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4329 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4330 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4331 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4332 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4332 (_entity (_string \"triggered_counter_SLICE_14"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4334 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4335 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4336 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4337 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4338 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4339 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4340 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4341 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4342 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4343 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4344 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4345 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4346 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4347 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4348 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4349 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4350 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4351 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4352 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4353 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4354 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4355 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4356 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4357 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4358 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4359 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4360 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4361 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4362 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4363 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4364 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4365 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4366 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4367 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4368 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4369 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4370 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4372 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4373 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4374 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4375 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4376 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2710 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2711 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2712 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2713 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2714 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 2715 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2716 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 2717 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 2719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 2721 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 2722 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 2723 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 2724 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 2725 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 2726 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 2727 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 2729 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 2730 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2789 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2790 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 2791 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2792 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2793 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2794 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 2795 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2796 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 2797 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 2798 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 2800 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2801 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 2802 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2803 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 2804 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 2805 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 2806 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 2807 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 2787 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572143 Structure
(_unit VHDL (triggered_counter_slice_15 0 4638 (structure 0 3019 ))
	(_version va7)
	(_time 1375169572144 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 5f58525d0b08024958585b5c4a040c595a595b5a09595c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223885)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3044 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3045 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3045 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3045 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3046 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3049 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3052 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3055 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3055 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3055 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3056 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3057 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3058 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_22 0 3061 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3064 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3066 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_21 0 3068 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_21 0 3071 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 3077 
		(_object
			(_process
				(line__3079(_architecture 0 0 3079 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3080(_architecture 1 0 3080 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3081(_architecture 2 0 3081 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3082(_architecture 3 0 3082 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3083(_architecture 4 0 3083 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3084(_architecture 5 0 3084 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3085(_architecture 6 0 3085 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3086(_architecture 7 0 3086 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3087(_architecture 8 0 3087 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3091 
		(_object
			(_process
				(line__3093(_architecture 9 0 3093 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3094(_architecture 10 0 3094 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3095(_architecture 11 0 3095 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3096(_architecture 12 0 3096 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4641 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4642 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4643 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4644 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4644 (_entity (_string \"triggered_counter_SLICE_15"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4646 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4647 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4648 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4649 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4650 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4651 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4652 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4653 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4654 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4655 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4656 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4657 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4658 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4659 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4660 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4663 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4664 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4665 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4666 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4667 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4668 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4669 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4670 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4671 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4672 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4673 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4674 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4675 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4676 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4677 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4678 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4679 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4680 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4681 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4682 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4684 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4685 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4686 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4687 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4688 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4688 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3022 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3023 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3024 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3025 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3026 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3027 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3028 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3029 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3030 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3031 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3032 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3033 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3034 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3035 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3036 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3037 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3038 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3039 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3041 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3042 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3101 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3102 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3103 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3104 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3105 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3106 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3107 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3108 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3109 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3110 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3112 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3113 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3114 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3115 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3116 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3117 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3118 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3119 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3099 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572156 Structure
(_unit VHDL (triggered_counter_slice_16 0 4950 (structure 0 3331 ))
	(_version va7)
	(_time 1375169572157 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 6e69636f3939337869696a6d7b353d686b686a6b38686d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169223899)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3356 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3356 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3356 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3357 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3357 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3357 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3358 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3361 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3364 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3367 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3367 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3367 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3368 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3368 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3368 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3369 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3369 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3369 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3370 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3370 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3370 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_20 0 3373 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3376 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3378 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_19 0 3380 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_19 0 3383 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 3389 
		(_object
			(_process
				(line__3391(_architecture 0 0 3391 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3392(_architecture 1 0 3392 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3393(_architecture 2 0 3393 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3394(_architecture 3 0 3394 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3395(_architecture 4 0 3395 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3396(_architecture 5 0 3396 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3397(_architecture 6 0 3397 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3398(_architecture 7 0 3398 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3399(_architecture 8 0 3399 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3403 
		(_object
			(_process
				(line__3405(_architecture 9 0 3405 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3406(_architecture 10 0 3406 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3407(_architecture 11 0 3407 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3408(_architecture 12 0 3408 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4953 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4954 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4955 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4956 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4956 (_entity (_string \"triggered_counter_SLICE_16"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4958 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4959 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4960 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4961 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4962 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4963 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4964 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4965 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4966 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4967 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4968 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4969 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4970 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4971 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4972 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4973 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4974 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4975 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4976 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4977 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4978 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4979 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4984 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4985 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4986 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4987 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4988 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4989 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4990 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4991 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4992 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4993 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4994 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4996 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4997 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4998 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4999 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5000 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5000 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3334 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3335 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3336 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3337 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3338 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3339 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3340 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3341 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3342 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3343 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3344 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3345 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3346 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3347 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3348 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3349 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3350 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3351 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3353 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3354 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3413 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3414 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3415 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3416 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3417 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3418 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3419 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3420 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3421 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3422 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3424 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3425 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3426 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3427 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3428 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3429 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3430 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3431 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3411 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572171 Structure
(_unit VHDL (triggered_counter_slice_17 0 3587 (structure 0 3643 ))
	(_version va7)
	(_time 1375169572172 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7e79737e2929236879797a7d6b252d787b787a7b28787d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572164)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3668 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3669 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3670 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3673 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3676 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3679 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3679 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3679 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3680 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3681 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3681 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3681 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3682 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3682 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3682 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_18 0 3685 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 3688 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 3690 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_17 0 3692 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_17 0 3695 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 3701 
		(_object
			(_process
				(line__3703(_architecture 0 0 3703 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__3704(_architecture 1 0 3704 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__3705(_architecture 2 0 3705 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__3706(_architecture 3 0 3706 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__3707(_architecture 4 0 3707 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__3708(_architecture 5 0 3708 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__3709(_architecture 6 0 3709 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__3710(_architecture 7 0 3710 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__3711(_architecture 8 0 3711 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 3715 
		(_object
			(_process
				(line__3717(_architecture 9 0 3717 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__3718(_architecture 10 0 3718 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__3719(_architecture 11 0 3719 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__3720(_architecture 12 0 3720 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3590 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3591 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3592 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3593 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3593 (_entity (_string \"triggered_counter_SLICE_17"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3595 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3596 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3597 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3598 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3599 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3600 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3601 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3602 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3603 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3604 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3605 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3606 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3607 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3608 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3609 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3610 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3611 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3612 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3613 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3614 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3615 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3616 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3617 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3618 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3619 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3620 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3621 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3622 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3623 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3624 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3625 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3626 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3627 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3628 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3629 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3630 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3631 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3633 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3633 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3633 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3634 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3635 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3635 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3635 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3636 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3637 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3637 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3646 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3647 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3648 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3649 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3650 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3651 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3652 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3653 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3654 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3655 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3656 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3657 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3658 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3659 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3660 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3661 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3662 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3663 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3665 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3666 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3725 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3726 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 3727 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3728 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3729 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3730 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 3731 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3732 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 3733 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 3734 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 3736 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3737 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 3738 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3739 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 3740 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 3741 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 3742 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 3743 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 3723 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572185 Structure
(_unit VHDL (triggered_counter_slice_18 0 3899 (structure 0 3955 ))
	(_version va7)
	(_time 1375169572186 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 7e79737e2929236879797a7d6b252d787b787a7b28787d)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572178)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3980 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3980 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 3980 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 3981 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 3981 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 3981 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 3982 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 3985 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 3988 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3991 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 3991 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3991 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 3992 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3992 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 3992 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3993 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 3993 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 3993 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 3994 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 3994 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 3994 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_16 0 3997 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4000 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4002 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_15 0 4004 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_15 0 4007 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 4013 
		(_object
			(_process
				(line__4015(_architecture 0 0 4015 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4016(_architecture 1 0 4016 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4017(_architecture 2 0 4017 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4018(_architecture 3 0 4018 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4019(_architecture 4 0 4019 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4020(_architecture 5 0 4020 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4021(_architecture 6 0 4021 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4022(_architecture 7 0 4022 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4023(_architecture 8 0 4023 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4027 
		(_object
			(_process
				(line__4029(_architecture 9 0 4029 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4030(_architecture 10 0 4030 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4031(_architecture 11 0 4031 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4032(_architecture 12 0 4032 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 3902 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 3903 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 3904 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 3905 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 3905 (_entity (_string \"triggered_counter_SLICE_18"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3907 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3908 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3909 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3910 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3911 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3912 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 3913 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 3914 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 3915 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3916 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3917 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3918 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3919 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3920 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3921 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3922 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3923 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3924 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3925 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3926 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3927 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3928 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 3929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 3930 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3931 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3932 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3933 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3935 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3936 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3937 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3938 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3939 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3940 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 3941 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3942 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 3943 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 3945 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 3945 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 3945 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 3946 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 3946 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 3946 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 3947 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 3947 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 3947 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 3948 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 3948 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 3948 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 3949 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 3949 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3958 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3959 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3960 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3961 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3962 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 3963 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3964 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 3965 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3966 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 3967 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3968 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 3969 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 3970 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 3971 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 3972 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 3973 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 3974 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 3975 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 3977 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 3978 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4037 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4038 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4039 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4040 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4041 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4042 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4043 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4044 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4045 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4046 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4048 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4049 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4050 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4051 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4052 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4053 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4054 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4055 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4035 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572200 Structure
(_unit VHDL (triggered_counter_slice_19 0 4211 (structure 0 4267 ))
	(_version va7)
	(_time 1375169572201 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8d8a8082dbdad09b8a8a898e98d6de8b888b8988db8b8e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572193)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4292 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4292 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4292 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4293 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4293 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4293 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4294 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4297 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4300 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4303 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4303 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4303 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4304 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4304 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4304 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4305 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4305 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4305 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4306 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4306 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4306 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_14 0 4309 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4312 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4314 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_13 0 4316 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_13 0 4319 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 4325 
		(_object
			(_process
				(line__4327(_architecture 0 0 4327 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4328(_architecture 1 0 4328 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4329(_architecture 2 0 4329 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4330(_architecture 3 0 4330 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4331(_architecture 4 0 4331 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4332(_architecture 5 0 4332 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4333(_architecture 6 0 4333 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4334(_architecture 7 0 4334 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4335(_architecture 8 0 4335 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4339 
		(_object
			(_process
				(line__4341(_architecture 9 0 4341 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4342(_architecture 10 0 4342 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4343(_architecture 11 0 4343 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4344(_architecture 12 0 4344 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4214 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4215 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4216 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4217 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4217 (_entity (_string \"triggered_counter_SLICE_19"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4219 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4220 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4221 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4222 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4223 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4224 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4225 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4226 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4227 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4228 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4229 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4230 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4231 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4232 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4233 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4234 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4235 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4236 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4237 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4238 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4239 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4240 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4243 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4245 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4246 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4247 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4248 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4249 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4250 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4251 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4252 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4253 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4254 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4255 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4257 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4257 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4257 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4258 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4258 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4258 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4259 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4259 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4259 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4260 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4260 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4260 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4261 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4261 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4270 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4271 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4272 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4273 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4274 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4275 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4276 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4277 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4278 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4279 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4280 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4281 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4282 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4283 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4284 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4285 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4286 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4287 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4289 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4290 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4349 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4350 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4351 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4352 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4353 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4354 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4355 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4356 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4357 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4358 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4360 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4361 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4362 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4363 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4364 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4365 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4366 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4367 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4347 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18666         1375169572214 Structure
(_unit VHDL (triggered_counter_slice_20 0 4523 (structure 0 4579 ))
	(_version va7)
	(_time 1375169572215 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9d9a9093cbcac08b9a9a999e88c6ce9b989b9998cb9b9e)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572206)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4604 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4604 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4604 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4605 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4605 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4605 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4606 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4609 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4612 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4615 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4615 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4615 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4616 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4616 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4616 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4617 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4617 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4617 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4618 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4618 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4618 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_12 0 4621 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4624 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4626 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_11 0 4628 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_11 0 4631 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 4637 
		(_object
			(_process
				(line__4639(_architecture 0 0 4639 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4640(_architecture 1 0 4640 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4641(_architecture 2 0 4641 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4642(_architecture 3 0 4642 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4643(_architecture 4 0 4643 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4644(_architecture 5 0 4644 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4645(_architecture 6 0 4645 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4646(_architecture 7 0 4646 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4647(_architecture 8 0 4647 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4651 
		(_object
			(_process
				(line__4653(_architecture 9 0 4653 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4654(_architecture 10 0 4654 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4655(_architecture 11 0 4655 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4656(_architecture 12 0 4656 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4526 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4527 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4528 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4529 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4529 (_entity (_string \"triggered_counter_SLICE_20"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4531 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4532 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4533 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4534 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4535 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4536 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4537 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4538 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4539 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4545 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4546 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4547 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4548 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4549 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4550 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4553 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4554 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4557 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4558 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4559 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4560 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4561 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4562 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4563 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4564 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4565 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4566 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4567 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4569 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4569 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4569 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4570 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4570 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4570 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4571 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4571 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4571 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4572 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4572 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4572 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4573 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4573 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4582 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4583 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4584 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4585 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4586 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4587 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4588 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4589 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4590 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4591 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4592 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4593 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4594 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4595 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4596 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4597 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4598 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4599 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4601 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4602 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4661 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4662 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4663 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4664 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4665 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4666 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4667 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4668 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4669 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4670 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4672 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4673 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4674 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4675 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4676 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4677 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4678 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4679 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4659 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18664         1375169572228 Structure
(_unit VHDL (triggered_counter_slice_21 0 4835 (structure 0 4891 ))
	(_version va7)
	(_time 1375169572229 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code adaaa0fbfbfaf0bbaaaaa9aeb8f6feaba8aba9a8fbabae)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572222)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 4916 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 4917 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 4918 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 4921 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 4924 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4927 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 4927 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4927 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 4928 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4928 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 4928 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4929 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 4929 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 4929 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 4930 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 4930 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 4930 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_10 0 4933 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 4936 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 4938 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_9 0 4940 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_9 0 4943 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 4949 
		(_object
			(_process
				(line__4951(_architecture 0 0 4951 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__4952(_architecture 1 0 4952 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__4953(_architecture 2 0 4953 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__4954(_architecture 3 0 4954 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__4955(_architecture 4 0 4955 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__4956(_architecture 5 0 4956 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__4957(_architecture 6 0 4957 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__4958(_architecture 7 0 4958 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__4959(_architecture 8 0 4959 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 4963 
		(_object
			(_process
				(line__4965(_architecture 9 0 4965 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__4966(_architecture 10 0 4966 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__4967(_architecture 11 0 4967 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__4968(_architecture 12 0 4968 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 4838 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 4839 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 4840 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 4841 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 4841 (_entity (_string \"triggered_counter_SLICE_21"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4843 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4844 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4845 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4846 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4847 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4848 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 4849 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 4850 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 4851 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4852 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4853 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4854 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4855 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4856 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4857 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4858 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4859 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4860 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4861 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4862 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4863 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4864 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 4865 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 4866 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4867 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4868 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4869 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4870 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4871 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4872 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4873 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4874 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4875 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4876 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 4877 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4878 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 4879 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 4881 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 4881 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 4881 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 4882 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 4882 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 4882 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 4883 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 4883 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 4883 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 4884 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 4884 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 4884 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 4885 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 4885 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4894 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4895 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4896 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4897 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4898 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 4899 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4900 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 4901 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4902 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 4903 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4904 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 4905 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 4906 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 4907 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 4908 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 4909 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 4910 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 4911 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 4913 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 4914 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4973 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4974 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 4975 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4976 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4977 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4978 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 4979 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4980 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 4981 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 4982 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 4984 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4985 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 4986 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4987 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 4988 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 4989 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 4990 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 4991 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 4971 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18663         1375169572244 Structure
(_unit VHDL (triggered_counter_slice_22 0 5147 (structure 0 5203 ))
	(_version va7)
	(_time 1375169572245 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bcbbb1e9edebe1aabbbbb8bfa9e7efbab9bab8b9eababf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572238)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5228 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5228 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5228 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5229 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5229 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5229 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5230 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5233 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5236 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5239 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5239 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5239 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5240 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5240 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5240 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5241 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5241 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5241 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5242 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5242 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5242 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_8 0 5245 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5248 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5250 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_7 0 5252 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_7 0 5255 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 5261 
		(_object
			(_process
				(line__5263(_architecture 0 0 5263 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__5264(_architecture 1 0 5264 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__5265(_architecture 2 0 5265 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__5266(_architecture 3 0 5266 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__5267(_architecture 4 0 5267 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__5268(_architecture 5 0 5268 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__5269(_architecture 6 0 5269 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5270(_architecture 7 0 5270 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5271(_architecture 8 0 5271 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5275 
		(_object
			(_process
				(line__5277(_architecture 9 0 5277 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__5278(_architecture 10 0 5278 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__5279(_architecture 11 0 5279 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5280(_architecture 12 0 5280 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5150 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5151 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5152 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5153 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5153 (_entity (_string \"triggered_counter_SLICE_22"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5155 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5156 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5157 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5158 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5159 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5160 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5161 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5162 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5163 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5164 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5165 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5166 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5167 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5175 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5176 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5177 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5178 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5179 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5180 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5181 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5182 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5183 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5184 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5185 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5186 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5187 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5188 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5189 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5190 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5191 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5193 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5193 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5193 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5194 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5194 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5194 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5195 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5195 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5195 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5196 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5196 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5196 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5197 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5197 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5206 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5207 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5208 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5209 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5210 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5211 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5212 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5213 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5214 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5215 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5216 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5217 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5218 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5219 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5220 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5221 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5222 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5223 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5225 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5226 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5285 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5286 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5287 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5288 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5289 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5290 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5291 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5292 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5293 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5294 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5296 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5297 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5298 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5299 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5300 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5301 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5302 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5303 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5283 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18663         1375169572258 Structure
(_unit VHDL (triggered_counter_slice_23 0 5459 (structure 0 5515 ))
	(_version va7)
	(_time 1375169572259 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cccbc1989d9b91dacbcbc8cfd9979fcac9cac8c99acacf)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572251)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5540 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5540 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5540 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5541 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5542 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5545 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5548 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5551 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5551 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5551 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5552 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5552 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5552 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5553 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5553 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5553 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5554 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5554 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5554 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_6 0 5557 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5560 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5562 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_5 0 5564 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_5 0 5567 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 5573 
		(_object
			(_process
				(line__5575(_architecture 0 0 5575 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__5576(_architecture 1 0 5576 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__5577(_architecture 2 0 5577 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__5578(_architecture 3 0 5578 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__5579(_architecture 4 0 5579 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__5580(_architecture 5 0 5580 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__5581(_architecture 6 0 5581 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5582(_architecture 7 0 5582 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5583(_architecture 8 0 5583 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5587 
		(_object
			(_process
				(line__5589(_architecture 9 0 5589 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__5590(_architecture 10 0 5590 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__5591(_architecture 11 0 5591 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5592(_architecture 12 0 5592 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5462 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5463 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5464 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5465 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5465 (_entity (_string \"triggered_counter_SLICE_23"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5467 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5468 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5469 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5470 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5471 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5472 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5473 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5474 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5475 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5476 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5477 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5479 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5480 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5481 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5482 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5483 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5484 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5485 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5486 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5487 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5488 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5489 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5490 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5491 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5492 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5493 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5494 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5495 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5496 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5503 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5505 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5505 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5505 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5506 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5506 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5506 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5507 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5507 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5507 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5508 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5508 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5508 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5509 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5509 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5518 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5519 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5520 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5521 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5522 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5523 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5524 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5525 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5526 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5527 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5528 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5529 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5530 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5531 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5532 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5533 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5534 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5535 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5537 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5538 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5597 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5598 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5599 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5600 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5601 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5602 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5603 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5604 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5605 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5606 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5608 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5609 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5610 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5611 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5612 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5613 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5614 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5615 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5595 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18663         1375169572273 Structure
(_unit VHDL (triggered_counter_slice_24 0 5771 (structure 0 5827 ))
	(_version va7)
	(_time 1375169572274 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code dbdcd6888b8c86cddcdcdfd8ce8088dddedddfde8dddd8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572267)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5852 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5852 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 5852 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 5853 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 5853 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 5853 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 5854 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 5857 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 5860 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5863 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 5863 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5863 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 5864 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 5865 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 5866 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_4 0 5869 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 5872 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 5874 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_3 0 5876 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_3 0 5879 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 5885 
		(_object
			(_process
				(line__5887(_architecture 0 0 5887 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__5888(_architecture 1 0 5888 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__5889(_architecture 2 0 5889 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__5890(_architecture 3 0 5890 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__5891(_architecture 4 0 5891 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__5892(_architecture 5 0 5892 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__5893(_architecture 6 0 5893 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__5894(_architecture 7 0 5894 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__5895(_architecture 8 0 5895 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 5899 
		(_object
			(_process
				(line__5901(_architecture 9 0 5901 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__5902(_architecture 10 0 5902 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__5903(_architecture 11 0 5903 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__5904(_architecture 12 0 5904 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 5774 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 5775 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 5776 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 5777 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 5777 (_entity (_string \"triggered_counter_SLICE_24"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5779 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5780 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5781 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5782 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5783 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5784 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 5785 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 5786 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 5787 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5788 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5789 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5790 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5791 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5792 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5793 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5794 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5795 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5796 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5797 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5798 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5799 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5800 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 5801 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 5802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5803 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5804 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5805 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5806 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5807 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5808 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5809 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5810 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5811 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5812 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 5813 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5814 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 5815 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 5817 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 5817 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 5817 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 5818 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 5818 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 5818 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 5819 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 5819 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 5819 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 5820 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 5821 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 5821 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5830 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5831 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5832 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5833 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5834 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 5835 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5836 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 5837 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5838 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 5839 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5840 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 5841 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 5842 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 5843 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 5844 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 5845 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 5846 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 5847 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 5849 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 5850 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5909 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5910 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 5911 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5912 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5913 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5914 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 5915 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5916 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 5917 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 5918 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 5920 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5921 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 5922 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5923 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 5924 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 5925 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 5926 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 5927 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 5907 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 18663         1375169572288 Structure
(_unit VHDL (triggered_counter_slice_25 0 6083 (structure 0 6139 ))
	(_version va7)
	(_time 1375169572289 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code ebece6b9bbbcb6fdececefe8feb0b8edeeedefeebdede8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572280)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6164 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6164 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6164 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6165 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6165 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6165 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6166 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6169 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6172 (_entity (_out ))))
			)
		)
		(ccu20008
			(_object
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6175 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6175 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6175 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6176 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6176 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6176 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6177 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6177 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 6177 (_entity (_in ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_out ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_out ))))
				(_port (_internal CO1 ~extieee.std_logic_1164.STD_LOGIC 0 6178 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_delay_cntr_2 0 6181 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6184 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 6186 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_delay_cntr_1 0 6188 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation triggered_counter_delay_cntr_cry_0_1 0 6191 (_component ccu20008 )
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(C0_ipd))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(C1_ipd))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_entity . ccu20008)
		)
	)
	(_block WireDelay 0 6197 
		(_object
			(_process
				(line__6199(_architecture 0 0 6199 (_procedure_call (_simple)(_target(14))(_sensitivity(0)))))
				(line__6200(_architecture 1 0 6200 (_procedure_call (_simple)(_target(15))(_sensitivity(1)))))
				(line__6201(_architecture 2 0 6201 (_procedure_call (_simple)(_target(16))(_sensitivity(2)))))
				(line__6202(_architecture 3 0 6202 (_procedure_call (_simple)(_target(17))(_sensitivity(3)))))
				(line__6203(_architecture 4 0 6203 (_procedure_call (_simple)(_target(18))(_sensitivity(4)))))
				(line__6204(_architecture 5 0 6204 (_procedure_call (_simple)(_target(20))(_sensitivity(5)))))
				(line__6205(_architecture 6 0 6205 (_procedure_call (_simple)(_target(22))(_sensitivity(6)))))
				(line__6206(_architecture 7 0 6206 (_procedure_call (_simple)(_target(24))(_sensitivity(7)))))
				(line__6207(_architecture 8 0 6207 (_procedure_call (_simple)(_target(26))(_sensitivity(8)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6211 
		(_object
			(_process
				(line__6213(_architecture 9 0 6213 (_procedure_call (_simple)(_target(19))(_sensitivity(18)))))
				(line__6214(_architecture 10 0 6214 (_procedure_call (_simple)(_target(21))(_sensitivity(20)))))
				(line__6215(_architecture 11 0 6215 (_procedure_call (_simple)(_target(23))(_sensitivity(22)))))
				(line__6216(_architecture 12 0 6216 (_procedure_call (_simple)(_target(25))(_sensitivity(24)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6086 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6087 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6088 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6089 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6089 (_entity (_string \"triggered_counter_SLICE_25"\))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6091 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6092 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6093 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6094 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6096 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6097 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6098 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_FCI ~extvital2000.VITAL_Timing.VitalDelayType01 0 6099 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6100 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6101 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6102 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6103 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6104 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6105 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6106 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6107 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6108 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6109 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6110 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6111 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6112 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6113 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_FCI_FCO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6114 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6115 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI1_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6116 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6117 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI1_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6118 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6119 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6120 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6121 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6122 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6123 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6124 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6125 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6126 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6127 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6129 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6129 (_entity (_in ))))
		(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 6129 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6130 (_entity (_in ))))
		(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 6130 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6130 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6131 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6131 (_entity (_in ))))
		(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 6131 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6132 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6132 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6132 (_entity (_out )(_param_out))))
		(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 6133 (_entity (_out )(_param_out))))
		(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 6133 (_entity (_out )(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6142 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6143 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6144 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6145 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6146 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI1_dly ~extieee.std_logic_1164.STD_LOGIC 0 6147 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6148 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6149 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6150 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6153 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal FCI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6154 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6155 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6156 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6157 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q1_out ~extieee.std_logic_1164.STD_LOGIC 0 6158 (_architecture (_uni ((i 1))))))
		(_signal (_internal FCO_out ~extieee.std_logic_1164.STD_LOGIC 0 6159 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6161 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6162 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6221 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6222 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6223 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6224 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6225 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6226 (_process 0 )))
		(_variable (_internal Q1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6227 (_process 0 ((i 1)))))
		(_variable (_internal Q1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6228 (_process 0 )))
		(_variable (_internal FCO_zd ~extieee.std_logic_1164.STD_LOGIC 0 6229 (_process 0 ((i 1)))))
		(_variable (_internal FCO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6230 (_process 0 )))
		(_variable (_internal tviol_DI1_CLK ~extieee.std_logic_1164.X01 0 6232 (_process 0 ((i 2)))))
		(_variable (_internal DI1_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6233 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6234 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6235 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6236 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6237 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6238 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6239 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 13 0 6219 (_process (_simple)(_target(9)(10)(11)(12)(13))(_sensitivity(14)(15)(16)(17)(19)(21)(23)(25)(26)(27)(28)(29)(30)(31))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3230020 )
		(4934723 )
		(3164484 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
		(12625 )
		(5194566 )
	)
	(_model . Structure 14 -1
	)
)
V 000050 55 2514          1375169572299 Structure
(_unit VHDL (lut4 0 5262 (structure 0 6403 ))
	(_version va7)
	(_time 1375169572300 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fbfda1aaacadabe8feffb8a0affcfff8fffda8fcfe)
	(_entity
		(_time 1375169223912)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6405 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111011101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111011101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5263 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 5264 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2518          1375169572305 Structure
(_unit VHDL (lut40009 0 6206 (structure 0 6424 ))
	(_version va7)
	(_time 1375169572306 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fbfda1aaacadabe8fefaeba4aaf8fbf8f2fda8fcfe)
	(_entity
		(_time 1375169223993)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6426 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6207 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6208 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14064         1375169572314 Structure
(_unit VHDL (triggered_counter_slice_26 0 6437 (structure 0 6474 ))
	(_version va7)
	(_time 1375169572315 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0a0d5f0d595d571c59081d505e0d080c0f0c0e0f5c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572309)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6504 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6505 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6501 (_entity (_out ))))
			)
		)
		(lut40009
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6508 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6509 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6493 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6494 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6495 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6498 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_latch_1_sqmuxa_i 0 6512 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 6514 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr_RNIHGM9 0 6516 (_component lut40009 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40009)
		)
	)
	(_instantiation triggered_counter_latch 0 6518 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6521 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 6525 
		(_object
			(_process
				(line__6527(_architecture 0 0 6527 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__6528(_architecture 1 0 6528 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__6529(_architecture 2 0 6529 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__6530(_architecture 3 0 6530 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__6531(_architecture 4 0 6531 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6532(_architecture 5 0 6532 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6536 
		(_object
			(_process
				(line__6538(_architecture 6 0 6538 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__6539(_architecture 7 0 6539 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__6540(_architecture 8 0 6540 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6440 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6441 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6442 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6443 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6443 (_entity (_string \"triggered_counter_SLICE_26"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6445 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6446 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6447 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6448 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6449 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6450 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6451 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6452 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6453 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6454 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6455 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6456 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6457 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6458 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6459 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6460 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6461 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6462 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6463 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6464 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6466 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6467 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6468 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6468 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6468 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6477 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6478 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6479 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6480 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6481 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6482 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6483 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6484 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6485 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6486 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6487 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6488 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6490 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6491 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6545 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6546 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6547 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6548 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6549 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6550 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6552 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6553 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6554 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6555 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6556 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6557 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 6543 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2518          1375169572322 Structure
(_unit VHDL (lut40010 0 6353 (structure 0 6660 ))
	(_version va7)
	(_time 1375169572323 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0a0c080d5e5c5a190f0b1a555b090b090a0c590d0f)
	(_entity
		(_time 1375169224031)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6662 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1011101110111011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1011101110111011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6354 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6355 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14094         1375169572331 Structure
(_unit VHDL (triggered_counter_slice_27 0 6673 (structure 0 6710 ))
	(_version va7)
	(_time 1375169572332 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1a1d4f1c494d470c49180d404e1d181c1f1c1e1f4c)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572326)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40010
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6744 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6744 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6744 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6744 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6745 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6737 (_entity (_out ))))
			)
		)
		(lut40009
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6740 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6740 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6740 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6740 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6741 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6729 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6729 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6729 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6730 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6731 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6734 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr_1_sqmuxa_i 0 6748 (_component lut40010 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut40010)
		)
	)
	(_instantiation DRIVEGND 0 6750 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr_RNO 0 6752 (_component lut40009 )
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40009)
		)
	)
	(_instantiation triggered_counter_reset_delay_cntr 0 6754 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 6757 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 6761 
		(_object
			(_process
				(line__6763(_architecture 0 0 6763 (_procedure_call (_simple)(_target(9))(_sensitivity(0)))))
				(line__6764(_architecture 1 0 6764 (_procedure_call (_simple)(_target(10))(_sensitivity(1)))))
				(line__6765(_architecture 2 0 6765 (_procedure_call (_simple)(_target(11))(_sensitivity(2)))))
				(line__6766(_architecture 3 0 6766 (_procedure_call (_simple)(_target(12))(_sensitivity(3)))))
				(line__6767(_architecture 4 0 6767 (_procedure_call (_simple)(_target(14))(_sensitivity(4)))))
				(line__6768(_architecture 5 0 6768 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 6772 
		(_object
			(_process
				(line__6774(_architecture 6 0 6774 (_procedure_call (_simple)(_target(13))(_sensitivity(12)))))
				(line__6775(_architecture 7 0 6775 (_procedure_call (_simple)(_target(15))(_sensitivity(14)))))
				(line__6776(_architecture 8 0 6776 (_procedure_call (_simple)(_target(17))(_sensitivity(16)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6676 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6677 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6678 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6679 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6679 (_entity (_string \"triggered_counter_SLICE_27"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6681 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6682 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6683 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6684 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 6685 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6686 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6687 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6688 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6689 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6690 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6691 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6692 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6693 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6694 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6695 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6696 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6697 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6698 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6699 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6700 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6702 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6702 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6702 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6703 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 6703 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6703 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6704 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6704 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6704 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6713 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6714 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6715 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6716 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6717 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6718 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 6719 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6720 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6721 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6722 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6723 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6724 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6726 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6727 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6781 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6782 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 6783 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6784 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 6785 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 6786 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 6788 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6789 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 6790 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 6791 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 6792 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 6793 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 9 0 6779 (_process (_simple)(_target(6)(7)(8))(_sensitivity(9)(10)(11)(13)(15)(17)(18)(19)(20))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(17731 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 10 -1
	)
)
V 000050 55 2518          1375169572339 Structure
(_unit VHDL (lut40011 0 6888 (structure 0 6896 ))
	(_version va7)
	(_time 1375169572340 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 1a1c181c4e4c4a091f1b0a454b191b191b1c491d1f)
	(_entity
		(_time 1375169572337)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6898 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1110111111101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1110111111101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6889 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6890 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2518          1375169572345 Structure
(_unit VHDL (lut40012 0 6909 (structure 0 6917 ))
	(_version va7)
	(_time 1375169572346 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 292f2b2c257f793a2c283976782a282a2b2f7a2e2c)
	(_entity
		(_time 1375169572343)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 6919 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"0010001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"0010001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 6910 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 6910 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 6910 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6910 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 6911 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 14502         1375169572354 Structure
(_unit VHDL (triggered_counter_slice_28 0 6930 (structure 0 6970 ))
	(_version va7)
	(_time 1375169572355 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 292e7c2c227e743f7d7a3e737d2e2b2f2c2f2d2c7f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572349)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut40011
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7001 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7001 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7001 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7001 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7002 (_entity (_out ))))
			)
		)
		(lut40012
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7005 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7005 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7005 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7005 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7006 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 6998 (_entity (_out ))))
			)
		)
		(vmuxregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 6990 (_entity (_in ))))
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6990 (_entity (_in ))))
				(_port (_internal SD ~extieee.std_logic_1164.STD_LOGIC 0 6990 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 6991 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 6991 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 6991 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6992 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 6995 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_signal_in_pulse2_RNIJGBG 0 7009 (_component lut40011 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_entity . lut40011)
		)
	)
	(_instantiation triggered_counter_signal_in_pulse 0 7011 (_component lut40012 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40012)
		)
	)
	(_instantiation DRIVEGND 0 7013 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation triggered_counter_signal_in_pulse2 0 7015 (_component vmuxregsre )
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_entity . vmuxregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7018 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_block WireDelay 0 7022 
		(_object
			(_process
				(line__7024(_architecture 0 0 7024 (_procedure_call (_simple)(_target(11))(_sensitivity(0)))))
				(line__7025(_architecture 1 0 7025 (_procedure_call (_simple)(_target(12))(_sensitivity(1)))))
				(line__7026(_architecture 2 0 7026 (_procedure_call (_simple)(_target(13))(_sensitivity(2)))))
				(line__7027(_architecture 3 0 7027 (_procedure_call (_simple)(_target(14))(_sensitivity(3)))))
				(line__7028(_architecture 4 0 7028 (_procedure_call (_simple)(_target(15))(_sensitivity(4)))))
				(line__7029(_architecture 5 0 7029 (_procedure_call (_simple)(_target(16))(_sensitivity(5)))))
				(line__7030(_architecture 6 0 7030 (_procedure_call (_simple)(_target(17))(_sensitivity(6)))))
				(line__7031(_architecture 7 0 7031 (_procedure_call (_simple)(_target(19))(_sensitivity(7)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7035 
		(_object
			(_process
				(line__7037(_architecture 8 0 7037 (_procedure_call (_simple)(_target(18))(_sensitivity(17)))))
				(line__7038(_architecture 9 0 7038 (_procedure_call (_simple)(_target(20))(_sensitivity(19)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6933 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6934 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6935 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6936 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6936 (_entity (_string \"triggered_counter_SLICE_28"\))))
		(_generic (_internal tipd_D1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6938 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_C1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6939 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6940 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6941 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6942 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6943 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_DI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6944 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 6945 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_D1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6946 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_C1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6947 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6948 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6950 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6951 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_Q0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 6952 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6953 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI0_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6954 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6955 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI0_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6956 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 6957 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6958 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 6959 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 6961 (_entity (_in ))))
		(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 6961 (_entity (_in ))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 6961 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 6962 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 6962 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 6962 (_entity (_in ))))
		(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 6963 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 6963 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 6963 (_entity (_out )(_param_out))))
		(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 6964 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 6964 (_entity (_out )(_param_out))))
		(_signal (_internal D1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6973 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal C1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6974 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6975 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6976 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6977 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6978 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6979 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI0_dly ~extieee.std_logic_1164.STD_LOGIC 0 6980 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 6981 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 6982 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 6983 (_architecture (_uni ((i 1))))))
		(_signal (_internal Q0_out ~extieee.std_logic_1164.STD_LOGIC 0 6984 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 6985 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 6987 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 6988 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7043 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7044 (_process 0 )))
		(_variable (_internal Q0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7045 (_process 0 ((i 1)))))
		(_variable (_internal Q0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7046 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7047 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7048 (_process 0 )))
		(_variable (_internal tviol_DI0_CLK ~extieee.std_logic_1164.X01 0 7050 (_process 0 ((i 2)))))
		(_variable (_internal DI0_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7051 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7052 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7053 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 10 0 7041 (_process (_simple)(_target(8)(9)(10))(_sensitivity(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(3164484 )
		(4934723 )
		(12358 )
		(12369 )
		(12614 )
	)
	(_model . Structure 11 -1
	)
)
V 000050 55 2518          1375169572362 Structure
(_unit VHDL (lut40013 0 7139 (structure 0 7147 ))
	(_version va7)
	(_time 1375169572363 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 393f3b3d356f692a3c382966683a383a3a3f6a3e3c)
	(_entity
		(_time 1375169572360)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.rom16x1a
			(_object
				(_generic (_internal initval ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 1 1360 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal ad0 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad1 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad2 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal ad3 ~extieee.std_logic_1164.STD_LOGIC 1 1363 (_entity (_in ((i 1))))))
				(_port (_internal do0 ~extieee.std_logic_1164.STD_LOGIC 1 1364 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 7149 (_component .machxo2.components.rom16x1a )
		(_generic
			((initval)(_string \"1000100010001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_entity machxo2 rom16x1a)
			(_generic
				((initval)(_string \"1000100010001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7140 (_entity (_in ))))
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7141 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (machxo2 components ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 7492          1375169572369 Structure
(_unit VHDL (slice_29 0 7160 (structure 0 7184 ))
	(_version va7)
	(_time 1375169572370 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 393e6b3c636e642f3c6d2c603e3a3b3a303e3a3f6a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572366)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(lut4
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7199 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7199 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7199 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7199 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7200 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7196 (_entity (_out ))))
			)
		)
		(lut40013
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7203 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7203 (_entity (_in ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 7203 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 7203 (_entity (_in ))))
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7204 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_latch_RNI7RIE 0 7207 (_component lut4 )
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_entity . lut4)
		)
	)
	(_instantiation DRIVEGND 0 7209 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_instantiation REG_stb_i 0 7211 (_component lut40013 )
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_entity . lut40013)
		)
	)
	(_block WireDelay 0 7215 
		(_object
			(_process
				(line__7217(_architecture 0 0 7217 (_procedure_call (_simple)(_target(6))(_sensitivity(0)))))
				(line__7218(_architecture 1 0 7218 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__7219(_architecture 2 0 7219 (_procedure_call (_simple)(_target(8))(_sensitivity(2)))))
				(line__7220(_architecture 3 0 7220 (_procedure_call (_simple)(_target(9))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7163 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7164 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7165 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7166 (_entity (_string \"SLICE_29"\))))
		(_generic (_internal tipd_B1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7169 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_B0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7170 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_A0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7171 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7172 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A1_F1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7173 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_B0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7174 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_A0_F0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7175 (_entity (((ns 0))((ns 0))))))
		(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 7177 (_entity (_in ))))
		(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_in ))))
		(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_out )(_param_out))))
		(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 7178 (_entity (_out )(_param_out))))
		(_signal (_internal B1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7187 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7188 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal B0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7189 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal A0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7190 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal F0_out ~extieee.std_logic_1164.STD_LOGIC 0 7191 (_architecture (_uni ((i 1))))))
		(_signal (_internal F1_out ~extieee.std_logic_1164.STD_LOGIC 0 7192 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7194 (_architecture (_uni ))))
		(_variable (_internal F0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7224 (_process 0 ((i 1)))))
		(_variable (_internal F0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7225 (_process 0 )))
		(_variable (_internal F1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7226 (_process 0 ((i 1)))))
		(_variable (_internal F1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7227 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 7223 (_process (_simple)(_target(4)(5))(_sensitivity(6)(7)(8)(9)(10)(11))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(12358 )
		(12614 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 1645          1375169572378 Structure
(_unit VHDL (xo2iobuf 0 6902 (structure 0 7277 ))
	(_version va7)
	(_time 1375169572379 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 494e104b161b1f5f414f0f131a4e4c4f4f4e414f1f)
	(_entity
		(_time 1375169224076)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.obzpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1665 (_entity (_in ((i 1))))))
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 1 1666 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1667 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST5 0 7279 (_component .machxo2.components.obzpd )
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_entity machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_in ))))
		(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_in ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 6903 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 4627          1375169572385 Structure
(_unit VHDL (sync_outb 0 6921 (structure 0 7306 ))
	(_version va7)
	(_time 1375169572386 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 494e1b4a491e485f4e4a0f134e4e4c4e4d4f4b4e4a)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224082)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7317 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7317 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7317 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7314 (_entity (_out ))))
			)
		)
	)
	(_instantiation sync_out_pad 0 7320 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(syncout_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7322 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7326 
		(_object
			(_process
				(line__7328(_architecture 0 0 7328 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 6924 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 6925 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 6926 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 6927 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 6927 (_entity (_string \"sync_outB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 6929 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_syncout ~extvital2000.VITAL_Timing.VitalDelayType01 0 6930 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 6932 (_entity (_in ))))
		(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 6932 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7309 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal syncout_out ~extieee.std_logic_1164.STD_LOGIC 0 7310 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7312 (_architecture (_uni ))))
		(_variable (_internal syncout_zd ~extieee.std_logic_1164.STD_LOGIC 0 7332 (_process 0 ((i 1)))))
		(_variable (_internal syncout_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7333 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7331 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1668184435 7632239 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1444          1375169572392 Structure
(_unit VHDL (xo2iobuf0014 0 7362 (structure 0 7369 ))
	(_version va7)
	(_time 1375169572393 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 585f015b060a0e4e505e1e020b5f5d5e5e5b585b58)
	(_entity
		(_time 1375169572390)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ibpd
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1626 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1627 (_entity (_out ))))
			)
		)
	)
	(_instantiation INST1 0 7371 (_component .machxo2.components.ibpd )
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_entity machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7363 (_entity (_out ))))
		(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7363 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 5150          1375169572398 Structure
(_unit VHDL (sync_inb 0 7013 (structure 0 7401 ))
	(_version va7)
	(_time 1375169572399 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 585f0a5a590f594e5e5c1e02005e0d5e5a5f5b5f51)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224097)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_in ))))
			)
		)
	)
	(_instantiation sync_in_pad 0 7411 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(syncin_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7415 
		(_object
			(_process
				(line__7417(_architecture 0 0 7417 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7016 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7017 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7018 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7019 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7019 (_entity (_string \"sync_inB"\))))
		(_generic (_internal tipd_syncin ~extvital2000.VITAL_Timing.VitalDelayType01 0 7021 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_syncin_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_syncin ~extvital2000.VITAL_Timing.VitalDelayType 0 7023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_syncin_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7025 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7027 (_entity (_out )(_param_out))))
		(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 7027 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7404 (_architecture (_uni ((i 1))))))
		(_signal (_internal syncin_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7405 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7421 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7422 (_process 0 )))
		(_variable (_internal tviol_syncin_syncin ~extieee.std_logic_1164.X01 0 7424 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_syncin ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7425 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7420 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1668184435 28265 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2472          1375169572408 Structure
(_unit VHDL (smuxlregsre 0 7097 (structure 0 7473 ))
	(_version va7)
	(_time 1375169572409 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 686f3a68343e397f616c2b333b6e6d6e6f6f6b6f6a)
	(_entity
		(_time 1375169224105)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3dx
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1583 1 960 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 962 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 963 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 964 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 965 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 966 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 7475 (_component .machxo2.components.ifs1p3dx )
		(_generic
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3dx)
			(_generic
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7098 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7099 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7099 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1583 (machxo2 components ~STRING~1583)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 8753          1375169572416 Structure
(_unit VHDL (sync_in_mgiol 0 7118 (structure 0 7511 ))
	(_version va7)
	(_time 1375169572417 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 686f3a69693f697e636f2e32306e3d6d3e6e3c6e6f)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224112)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 7529 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 7529 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 7529 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 7530 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7530 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal PWR1 ~extieee.std_logic_1164.STD_LOGIC 0 7523 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7526 (_entity (_out ))))
			)
		)
	)
	(_instantiation triggered_counter_signal_in_delayedio 0 7533 (_component smuxlregsre )
		(_port
			((D0)(DI_dly))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre)
		)
	)
	(_instantiation DRIVEVCC 0 7535 (_component vcc )
		(_port
			((PWR1)(VCCI))
		)
		(_use (_entity . vcc)
		)
	)
	(_instantiation DRIVEGND 0 7537 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7541 
		(_object
			(_process
				(line__7543(_architecture 0 0 7543 (_procedure_call (_simple)(_target(3))(_sensitivity(0)))))
				(line__7544(_architecture 1 0 7544 (_procedure_call (_simple)(_target(5))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 7548 
		(_object
			(_process
				(line__7550(_architecture 2 0 7550 (_procedure_call (_simple)(_target(4))(_sensitivity(3)))))
				(line__7551(_architecture 3 0 7551 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7121 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7122 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7123 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7124 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7124 (_entity (_string \"sync_in_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7126 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 7127 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 7128 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7129 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7130 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7131 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7132 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 7133 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7134 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7135 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 7137 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7514 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 7515 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7516 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 7517 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 7518 (_architecture (_uni ((i 1))))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 7520 (_architecture (_uni ))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7521 (_architecture (_uni ))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 7555 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7556 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 7558 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 7559 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 7560 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7561 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 4 0 7554 (_process (_simple)(_target(2))(_sensitivity(4)(6)(7))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(5262921 )
	)
	(_model . Structure 5 -1
	)
)
V 000050 55 4609          1375169572424 Structure
(_unit VHDL (prt_o_3_b 0 7251 (structure 0 7636 ))
	(_version va7)
	(_time 1375169572425 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 77702677722127622577312e707474722171757077)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224120)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7647 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7647 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7647 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7644 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_3 0 7650 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7652 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7656 
		(_object
			(_process
				(line__7658(_architecture 0 0 7658 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7254 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7255 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7256 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7257 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7257 (_entity (_string \"PRT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7259 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7260 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7262 (_entity (_in ))))
		(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 7262 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7639 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO3_out ~extieee.std_logic_1164.STD_LOGIC 0 7640 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7642 (_architecture (_uni ))))
		(_variable (_internal PRTO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 7662 (_process 0 ((i 1)))))
		(_variable (_internal PRTO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7663 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7661 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572433 Structure
(_unit VHDL (prt_o_2_b 0 7324 (structure 0 7709 ))
	(_version va7)
	(_time 1375169572434 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 77702677722127622577312e707475722171757077)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224129)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7720 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7720 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7720 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7717 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_2 0 7723 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7725 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7729 
		(_object
			(_process
				(line__7731(_architecture 0 0 7731 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7327 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7328 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7329 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7330 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7330 (_entity (_string \"PRT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7332 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7333 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_in ))))
		(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 7335 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7712 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO2_out ~extieee.std_logic_1164.STD_LOGIC 0 7713 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7715 (_architecture (_uni ))))
		(_variable (_internal PRTO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 7735 (_process 0 ((i 1)))))
		(_variable (_internal PRTO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7736 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7734 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572442 Structure
(_unit VHDL (prt_o_1_b 0 7397 (structure 0 7782 ))
	(_version va7)
	(_time 1375169572443 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8780d68882d1d792d587c1de80848682d181858087)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224139)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7793 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7793 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7793 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7790 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_1 0 7796 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7798 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7802 
		(_object
			(_process
				(line__7804(_architecture 0 0 7804 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7400 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7401 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7402 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7403 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7403 (_entity (_string \"PRT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7405 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7406 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_in ))))
		(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 7408 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7785 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO1_out ~extieee.std_logic_1164.STD_LOGIC 0 7786 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7788 (_architecture (_uni ))))
		(_variable (_internal PRTO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 7808 (_process 0 ((i 1)))))
		(_variable (_internal PRTO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7809 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7807 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572449 Structure
(_unit VHDL (prt_o_0_b 0 7470 (structure 0 7855 ))
	(_version va7)
	(_time 1375169572450 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8780d68882d1d792d587c1de80848782d181858087)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224146)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 7866 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 7866 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7866 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 7863 (_entity (_out ))))
			)
		)
	)
	(_instantiation PRT_O_pad_0 0 7869 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(PRTO0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 7871 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 7875 
		(_object
			(_process
				(line__7877(_architecture 0 0 7877 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7473 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7474 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7475 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7476 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7476 (_entity (_string \"PRT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7478 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_PRTO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7479 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_entity (_in ))))
		(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 7481 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7858 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal PRTO0_out ~extieee.std_logic_1164.STD_LOGIC 0 7859 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 7861 (_architecture (_uni ))))
		(_variable (_internal PRTO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 7881 (_process 0 ((i 1)))))
		(_variable (_internal PRTO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7882 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7880 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330926160 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5099          1375169572458 Structure
(_unit VHDL (we_ib 0 7543 (structure 0 7931 ))
	(_version va7)
	(_time 1375169572459 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9790c19895c395819b9085ccc1919292c1919e9195)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224157)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 7938 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 7938 (_entity (_in ))))
			)
		)
	)
	(_instantiation WE_I_pad 0 7941 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(WEI_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 7945 
		(_object
			(_process
				(line__7947(_architecture 0 0 7947 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7546 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7547 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7548 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7549 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7549 (_entity (_string \"WE_IB"\))))
		(_generic (_internal tipd_WEI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7551 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_WEI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7552 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_WEI ~extvital2000.VITAL_Timing.VitalDelayType 0 7553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_WEI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7555 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_out )(_param_out))))
		(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 7557 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 7934 (_architecture (_uni ((i 1))))))
		(_signal (_internal WEI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 7935 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 7951 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 7952 (_process 0 )))
		(_variable (_internal tviol_WEI_WEI ~extieee.std_logic_1164.X01 0 7954 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_WEI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 7955 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 7950 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(4801879 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5116          1375169572468 Structure
(_unit VHDL (stb_ib 0 7627 (structure 0 8015 ))
	(_version va7)
	(_time 1375169572469 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9790c59994c0c182c4908ecdc490949093919592c1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224166)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8022 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8022 (_entity (_in ))))
			)
		)
	)
	(_instantiation STB_I_pad 0 8025 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(STBI_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8029 
		(_object
			(_process
				(line__8031(_architecture 0 0 8031 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7630 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7631 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7632 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7633 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7633 (_entity (_string \"STB_IB"\))))
		(_generic (_internal tipd_STBI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7635 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_STBI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7636 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_STBI ~extvital2000.VITAL_Timing.VitalDelayType 0 7637 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7638 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_STBI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7639 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7641 (_entity (_out )(_param_out))))
		(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 7641 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8018 (_architecture (_uni ((i 1))))))
		(_signal (_internal STBI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8019 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8035 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8036 (_process 0 )))
		(_variable (_internal tviol_STBI_STBI ~extieee.std_logic_1164.X01 0 8038 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_STBI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8039 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8034 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229083731 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5116          1375169572476 Structure
(_unit VHDL (rst_ib 0 7711 (structure 0 8099 ))
	(_version va7)
	(_time 1375169572477 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a6a1f5f0a3f0f6b3f5a1bffcf5a1a4a1a5a1a2a3f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224174)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8106 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8106 (_entity (_in ))))
			)
		)
	)
	(_instantiation RST_I_pad 0 8109 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(RSTI_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8113 
		(_object
			(_process
				(line__8115(_architecture 0 0 8115 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7714 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7715 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7716 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7717 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7717 (_entity (_string \"RST_IB"\))))
		(_generic (_internal tipd_RSTI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_RSTI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 7720 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_RSTI ~extvital2000.VITAL_Timing.VitalDelayType 0 7721 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7722 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_RSTI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 7723 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 7725 (_entity (_out )(_param_out))))
		(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 7725 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8102 (_architecture (_uni ((i 1))))))
		(_signal (_internal RSTI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8103 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8119 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8120 (_process 0 )))
		(_variable (_internal tviol_RSTI_RSTI ~extieee.std_logic_1164.X01 0 8122 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_RSTI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8123 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8118 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230263122 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572486 Structure
(_unit VHDL (dat_o_7_b 0 7795 (structure 0 8180 ))
	(_version va7)
	(_time 1375169572487 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b6b0e3e2b1e0e6a3e4b6f0efb1b5b1b3e0b0b4b0b2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224184)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8191 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8188 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_7 0 8194 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO7_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8196 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8200 
		(_object
			(_process
				(line__8202(_architecture 0 0 8202 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7798 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7799 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7800 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7801 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7801 (_entity (_string \"DAT_O_7_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7804 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7806 (_entity (_in ))))
		(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 7806 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8183 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO7_out ~extieee.std_logic_1164.STD_LOGIC 0 8184 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8186 (_architecture (_uni ))))
		(_variable (_internal DATO7_zd ~extieee.std_logic_1164.STD_LOGIC 0 8206 (_process 0 ((i 1)))))
		(_variable (_internal DATO7_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8207 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8205 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 55 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572493 Structure
(_unit VHDL (dat_o_6_b 0 7868 (structure 0 8253 ))
	(_version va7)
	(_time 1375169572494 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code b6b0e3e2b1e0e6a3e4b6f0efb1b5b0b3e0b0b4b0b2)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224193)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8264 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8264 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8264 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8261 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_6 0 8267 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO6_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8269 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8273 
		(_object
			(_process
				(line__8275(_architecture 0 0 8275 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7871 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7872 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7873 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7874 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7874 (_entity (_string \"DAT_O_6_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7876 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7877 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7879 (_entity (_in ))))
		(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 7879 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8256 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO6_out ~extieee.std_logic_1164.STD_LOGIC 0 8257 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8259 (_architecture (_uni ))))
		(_variable (_internal DATO6_zd ~extieee.std_logic_1164.STD_LOGIC 0 8279 (_process 0 ((i 1)))))
		(_variable (_internal DATO6_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8280 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8278 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 54 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572503 Structure
(_unit VHDL (dat_o_5_b 0 7941 (structure 0 8326 ))
	(_version va7)
	(_time 1375169572504 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c5c39090c19395d097c5839cc2c6c0c093c3c7c3c1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224201)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8337 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8337 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8337 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8334 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_5 0 8340 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO5_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8342 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8346 
		(_object
			(_process
				(line__8348(_architecture 0 0 8348 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 7944 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 7945 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 7946 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 7947 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 7947 (_entity (_string \"DAT_O_5_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 7949 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 7950 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 7952 (_entity (_in ))))
		(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 7952 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8329 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO5_out ~extieee.std_logic_1164.STD_LOGIC 0 8330 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8332 (_architecture (_uni ))))
		(_variable (_internal DATO5_zd ~extieee.std_logic_1164.STD_LOGIC 0 8352 (_process 0 ((i 1)))))
		(_variable (_internal DATO5_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8353 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8351 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 53 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572512 Structure
(_unit VHDL (dat_o_4_b 0 8014 (structure 0 8399 ))
	(_version va7)
	(_time 1375169572513 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code c5c39090c19395d097c5839cc2c6c1c093c3c7c3c1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224210)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8410 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8407 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_4 0 8413 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO4_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8415 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8419 
		(_object
			(_process
				(line__8421(_architecture 0 0 8421 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8017 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8018 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8019 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8020 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8020 (_entity (_string \"DAT_O_4_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8022 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8023 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8025 (_entity (_in ))))
		(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 8025 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8402 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO4_out ~extieee.std_logic_1164.STD_LOGIC 0 8403 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8405 (_architecture (_uni ))))
		(_variable (_internal DATO4_zd ~extieee.std_logic_1164.STD_LOGIC 0 8425 (_process 0 ((i 1)))))
		(_variable (_internal DATO4_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8426 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8424 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 52 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572519 Structure
(_unit VHDL (dat_o_3_b 0 8087 (structure 0 8472 ))
	(_version va7)
	(_time 1375169572520 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d5d38087d18385c087d5938cd2d6d6d083d3d7d3d1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224218)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8483 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8483 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8483 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8480 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_3 0 8486 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO3_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8488 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8492 
		(_object
			(_process
				(line__8494(_architecture 0 0 8494 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8090 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8091 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8092 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8093 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8093 (_entity (_string \"DAT_O_3_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8095 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8096 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_in ))))
		(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 8098 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8475 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO3_out ~extieee.std_logic_1164.STD_LOGIC 0 8476 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8478 (_architecture (_uni ))))
		(_variable (_internal DATO3_zd ~extieee.std_logic_1164.STD_LOGIC 0 8498 (_process 0 ((i 1)))))
		(_variable (_internal DATO3_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8499 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8497 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 51 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572528 Structure
(_unit VHDL (dat_o_2_b 0 8160 (structure 0 8545 ))
	(_version va7)
	(_time 1375169572529 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code d5d38087d18385c087d5938cd2d6d7d083d3d7d3d1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224227)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8556 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8556 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8556 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8553 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_2 0 8559 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO2_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8561 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8565 
		(_object
			(_process
				(line__8567(_architecture 0 0 8567 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8163 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8164 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8165 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8166 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8166 (_entity (_string \"DAT_O_2_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8168 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8169 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8171 (_entity (_in ))))
		(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 8171 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8548 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO2_out ~extieee.std_logic_1164.STD_LOGIC 0 8549 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8551 (_architecture (_uni ))))
		(_variable (_internal DATO2_zd ~extieee.std_logic_1164.STD_LOGIC 0 8571 (_process 0 ((i 1)))))
		(_variable (_internal DATO2_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8572 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8570 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 50 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572538 Structure
(_unit VHDL (dat_o_1_b 0 8233 (structure 0 8618 ))
	(_version va7)
	(_time 1375169572539 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e5e3b0b6e1b3b5f0b7e5a3bce2e6e4e0b3e3e7e3e1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224237)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8629 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8629 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8629 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8626 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_1 0 8632 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO1_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8634 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8638 
		(_object
			(_process
				(line__8640(_architecture 0 0 8640 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8236 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8237 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8238 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8239 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8239 (_entity (_string \"DAT_O_1_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8241 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8242 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8244 (_entity (_in ))))
		(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 8244 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8621 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO1_out ~extieee.std_logic_1164.STD_LOGIC 0 8622 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8624 (_architecture (_uni ))))
		(_variable (_internal DATO1_zd ~extieee.std_logic_1164.STD_LOGIC 0 8644 (_process 0 ((i 1)))))
		(_variable (_internal DATO1_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8645 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8643 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 49 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4609          1375169572546 Structure
(_unit VHDL (dat_o_0_b 0 8306 (structure 0 8691 ))
	(_version va7)
	(_time 1375169572547 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code e5e3b0b6e1b3b5f0b7e5a3bce2e6e5e0b3e3e7e3e1)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224244)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8702 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 8699 (_entity (_out ))))
			)
		)
	)
	(_instantiation DAT_O_pad_0 0 8705 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(DATO0_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 8707 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 8711 
		(_object
			(_process
				(line__8713(_architecture 0 0 8713 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8309 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8310 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8311 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8312 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8312 (_entity (_string \"DAT_O_0_B"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 8314 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_DATO0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8315 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 8317 (_entity (_in ))))
		(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 8317 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8694 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal DATO0_out ~extieee.std_logic_1164.STD_LOGIC 0 8695 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 8697 (_architecture (_uni ))))
		(_variable (_internal DATO0_zd ~extieee.std_logic_1164.STD_LOGIC 0 8717 (_process 0 ((i 1)))))
		(_variable (_internal DATO0_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8718 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8716 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330921796 48 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5138          1375169572556 Structure
(_unit VHDL (dat_i_7_b 0 8379 (structure 0 8767 ))
	(_version va7)
	(_time 1375169572557 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code f4f2a1a4f1a2a4e1a7f3edadf3f7f3f1a2f2f6f2f0)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224253)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_7 0 8777 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI7_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 8781 
		(_object
			(_process
				(line__8783(_architecture 0 0 8783 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8382 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8383 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8384 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8385 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8385 (_entity (_string \"DAT_I_7_B"\))))
		(_generic (_internal tipd_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8387 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI7_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8388 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI7 ~extvital2000.VITAL_Timing.VitalDelayType 0 8389 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8390 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI7_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8391 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8393 (_entity (_out )(_param_out))))
		(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 8393 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 8770 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI7_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8771 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 8787 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8788 (_process 0 )))
		(_variable (_internal tviol_DATI7_DATI7 ~extieee.std_logic_1164.X01 0 8790 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI7 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8791 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 8786 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 55 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 2478          1375169572564 Structure
(_unit VHDL (smuxlregsre0015 0 8831 (structure 0 8839 ))
	(_version va7)
	(_time 1375169572565 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 04035502545255130d00475f570201020303070306)
	(_entity
		(_time 1375169572561)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.ifs1p3ix
			(_object
				(_generic (_internal gsr ~extmachxo2.components.~STRING~1584 1 971 (_entity -1 (_string \"ENABLED"\))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 973 (_entity (_in ((i 1))))))
				(_port (_internal sp ~extieee.std_logic_1164.STD_LOGIC 1 974 (_entity (_in ((i 1))))))
				(_port (_internal sclk ~extieee.std_logic_1164.STD_LOGIC 1 975 (_entity (_in ((i 1))))))
				(_port (_internal cd ~extieee.std_logic_1164.STD_LOGIC 1 976 (_entity (_in ((i 1))))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 977 (_entity (_out ((i 1))))))
			)
		)
	)
	(_instantiation INST01 0 8841 (_component .machxo2.components.ifs1p3ix )
		(_generic
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(D0))
			((sp)(SP))
			((sclk)(CK))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_entity machxo2 ifs1p3ix)
			(_generic
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((sp)(sp))
				((sclk)(sclk))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8832 (_entity (_in ))))
		(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8832 (_entity (_in ))))
		(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8832 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8833 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8833 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extmachxo2.components.~STRING~1584 (machxo2 components ~STRING~1584)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 10538         1375169572572 Structure
(_unit VHDL (dat_i_7_mgiol 0 8484 (structure 0 8886 ))
	(_version va7)
	(_time 1375169572573 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 040252020152541103541d5d030703015202500203)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224268)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 8900 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 8900 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 8900 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8901 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 8901 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_7 0 8904 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 8908 
		(_object
			(_process
				(line__8910(_architecture 0 0 8910 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__8911(_architecture 1 0 8911 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__8912(_architecture 2 0 8912 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__8913(_architecture 3 0 8913 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 8917 
		(_object
			(_process
				(line__8919(_architecture 4 0 8919 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__8920(_architecture 5 0 8920 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__8921(_architecture 6 0 8921 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__8922(_architecture 7 0 8922 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8487 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8488 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8489 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8490 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8490 (_entity (_string \"DAT_I_7_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8492 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8493 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8494 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8495 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8496 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8497 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8498 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8499 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8500 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8501 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8502 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8503 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8504 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8505 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8507 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8508 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8509 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8511 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8512 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8889 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 8890 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8891 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 8892 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8893 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 8894 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 8895 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 8896 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 8897 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 8926 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 8927 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 8929 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8930 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 8931 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8932 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 8933 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 8934 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 8935 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 8936 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 8925 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5138          1375169572582 Structure
(_unit VHDL (dat_i_6_b 0 8662 (structure 0 9050 ))
	(_version va7)
	(_time 1375169572583 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 131545141145430640140a4a141015164515111517)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224277)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9057 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_6 0 9060 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI6_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9064 
		(_object
			(_process
				(line__9066(_architecture 0 0 9066 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8665 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8666 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8667 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8668 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8668 (_entity (_string \"DAT_I_6_B"\))))
		(_generic (_internal tipd_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8670 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI6_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8671 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI6 ~extvital2000.VITAL_Timing.VitalDelayType 0 8672 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8673 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI6_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8674 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_out )(_param_out))))
		(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 8676 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9053 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI6_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9054 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9070 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9071 (_process 0 )))
		(_variable (_internal tviol_DATI6_DATI6 ~extieee.std_logic_1164.X01 0 9073 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI6 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9074 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9069 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 54 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10538         1375169572594 Structure
(_unit VHDL (dat_i_6_mgiol 0 8746 (structure 0 9148 ))
	(_version va7)
	(_time 1375169572595 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 232575272175733624733a7a242025267525772524)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224287)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9162 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9162 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9162 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9163 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9163 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_6 0 9166 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 9170 
		(_object
			(_process
				(line__9172(_architecture 0 0 9172 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9173(_architecture 1 0 9173 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9174(_architecture 2 0 9174 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9175(_architecture 3 0 9175 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9179 
		(_object
			(_process
				(line__9181(_architecture 4 0 9181 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9182(_architecture 5 0 9182 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9183(_architecture 6 0 9183 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9184(_architecture 7 0 9184 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8749 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8750 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8751 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8752 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8752 (_entity (_string \"DAT_I_6_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8754 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 8755 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 8756 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 8757 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 8758 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8759 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8760 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8761 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8762 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8763 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8764 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8765 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8766 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8767 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8768 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 8769 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8770 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8771 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 8773 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 8774 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9151 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9152 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9153 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9154 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9155 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9156 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9157 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9158 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9159 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9188 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9189 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9191 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9192 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9193 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9194 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9195 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9196 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9197 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9198 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9187 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5138          1375169572605 Structure
(_unit VHDL (dat_i_5_b 0 8924 (structure 0 9312 ))
	(_version va7)
	(_time 1375169572606 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 232575272175733670243a7a242026267525212527)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224299)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9319 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_5 0 9322 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI5_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9326 
		(_object
			(_process
				(line__9328(_architecture 0 0 9328 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 8927 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 8928 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 8929 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 8930 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 8930 (_entity (_string \"DAT_I_5_B"\))))
		(_generic (_internal tipd_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType01 0 8932 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI5_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 8933 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI5 ~extvital2000.VITAL_Timing.VitalDelayType 0 8934 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8935 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI5_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 8936 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 8938 (_entity (_out )(_param_out))))
		(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 8938 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9315 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI5_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9316 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9332 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9333 (_process 0 )))
		(_variable (_internal tviol_DATI5_DATI5 ~extieee.std_logic_1164.X01 0 9335 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI5 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9336 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9331 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 53 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10538         1375169572617 Structure
(_unit VHDL (dat_i_5_mgiol 0 9008 (structure 0 9410 ))
	(_version va7)
	(_time 1375169572618 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 333565363165632634632a6a343036366535673534)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224308)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9424 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9424 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9424 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9425 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9425 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_5 0 9428 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 9432 
		(_object
			(_process
				(line__9434(_architecture 0 0 9434 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9435(_architecture 1 0 9435 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9436(_architecture 2 0 9436 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9437(_architecture 3 0 9437 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9441 
		(_object
			(_process
				(line__9443(_architecture 4 0 9443 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9444(_architecture 5 0 9444 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9445(_architecture 6 0 9445 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9446(_architecture 7 0 9446 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9011 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9012 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9013 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9014 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9014 (_entity (_string \"DAT_I_5_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9016 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9017 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9018 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9019 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9020 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9021 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9022 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9023 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9024 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9025 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9026 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9027 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9028 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9029 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9030 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9031 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9032 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9033 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9035 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9036 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9036 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9413 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9414 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9415 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9416 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9417 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9418 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9419 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9420 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9421 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9450 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9451 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9453 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9454 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9455 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9456 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9457 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9458 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9459 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9460 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9449 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5138          1375169572628 Structure
(_unit VHDL (dat_i_4_b 0 9186 (structure 0 9574 ))
	(_version va7)
	(_time 1375169572629 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 424414404114125711455b1b454146471444404446)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224318)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9581 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9581 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_4 0 9584 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI4_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9588 
		(_object
			(_process
				(line__9590(_architecture 0 0 9590 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9189 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9190 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9191 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9192 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9192 (_entity (_string \"DAT_I_4_B"\))))
		(_generic (_internal tipd_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9194 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI4_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9195 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI4 ~extvital2000.VITAL_Timing.VitalDelayType 0 9196 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9197 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI4_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9198 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9200 (_entity (_out )(_param_out))))
		(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 9200 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9577 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI4_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9578 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9594 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9595 (_process 0 )))
		(_variable (_internal tviol_DATI4_DATI4 ~extieee.std_logic_1164.X01 0 9597 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI4 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9598 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9593 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 52 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10538         1375169572639 Structure
(_unit VHDL (dat_i_4_mgiol 0 9270 (structure 0 9672 ))
	(_version va7)
	(_time 1375169572640 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 424414404114125745125b1b454146471444164445)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224328)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9686 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9686 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9686 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9687 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9687 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_4 0 9690 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 9694 
		(_object
			(_process
				(line__9696(_architecture 0 0 9696 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9697(_architecture 1 0 9697 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9698(_architecture 2 0 9698 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9699(_architecture 3 0 9699 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9703 
		(_object
			(_process
				(line__9705(_architecture 4 0 9705 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9706(_architecture 5 0 9706 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9707(_architecture 6 0 9707 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9708(_architecture 7 0 9708 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9273 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9274 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9275 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9276 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9276 (_entity (_string \"DAT_I_4_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9278 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9279 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9280 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9281 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9282 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9283 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9284 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9285 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9286 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9287 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9288 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9289 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9290 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9291 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9292 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9293 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9294 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9295 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9297 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9298 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9675 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9676 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9677 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9678 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9679 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9680 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9681 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9682 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9683 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9712 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9713 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9715 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9716 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9717 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9718 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9719 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9720 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9721 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9722 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9711 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5138          1375169572649 Structure
(_unit VHDL (dat_i_3_b 0 9448 (structure 0 9836 ))
	(_version va7)
	(_time 1375169572650 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 525404515104024701554b0b555151570454505456)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224338)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 9843 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_3 0 9846 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI3_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 9850 
		(_object
			(_process
				(line__9852(_architecture 0 0 9852 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9451 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9452 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9453 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9454 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9454 (_entity (_string \"DAT_I_3_B"\))))
		(_generic (_internal tipd_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9456 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI3_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9457 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI3 ~extvital2000.VITAL_Timing.VitalDelayType 0 9458 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9459 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI3_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9460 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_entity (_out )(_param_out))))
		(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 9462 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 9839 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI3_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9840 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 9856 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9857 (_process 0 )))
		(_variable (_internal tviol_DATI3_DATI3 ~extieee.std_logic_1164.X01 0 9859 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI3 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9860 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 9855 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 51 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10538         1375169572660 Structure
(_unit VHDL (dat_i_3_mgiol 0 9532 (structure 0 9934 ))
	(_version va7)
	(_time 1375169572661 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 616737616137317466317838666262643767356766)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224347)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 9948 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9949 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9949 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_3 0 9952 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 9956 
		(_object
			(_process
				(line__9958(_architecture 0 0 9958 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__9959(_architecture 1 0 9959 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__9960(_architecture 2 0 9960 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__9961(_architecture 3 0 9961 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 9965 
		(_object
			(_process
				(line__9967(_architecture 4 0 9967 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__9968(_architecture 5 0 9968 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__9969(_architecture 6 0 9969 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__9970(_architecture 7 0 9970 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9535 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9536 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9537 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9538 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9538 (_entity (_string \"DAT_I_3_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9540 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9541 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9542 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9543 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9544 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9545 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9546 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9547 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9548 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9549 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9550 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9551 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9552 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9553 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9554 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9555 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9556 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9557 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9559 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9560 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9560 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9937 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 9938 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9939 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 9940 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9941 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 9942 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 9943 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 9944 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 9945 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 9974 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 9975 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 9977 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9978 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 9979 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9980 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 9981 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 9982 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 9983 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 9984 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 9973 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5152          1375169572671 Structure
(_unit VHDL (dat_i_2_b 0 9710 (structure 0 10098 ))
	(_version va7)
	(_time 1375169572672 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 616737616137317432667838666263643767636765)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224360)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10105 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_2 0 10108 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI2_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10112 
		(_object
			(_process
				(line__10114(_architecture 0 0 10114 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9713 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9714 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9715 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9716 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9716 (_entity (_string \"DAT_I_2_B"\))))
		(_generic (_internal tipd_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9718 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI2_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9719 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI2 ~extvital2000.VITAL_Timing.VitalDelayType 0 9720 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9721 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI2_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9722 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9724 (_entity (_out )(_param_out))))
		(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 9724 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10101 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI2_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10102 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10118 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10119 (_process 0 )))
		(_variable (_internal tviol_DATI2_DATI2 ~extieee.std_logic_1164.X01 0 10121 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI2 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10122 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10117 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 50 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10583         1375169572682 Structure
(_unit VHDL (dat_i_2_mgiol 0 9794 (structure 0 10196 ))
	(_version va7)
	(_time 1375169572683 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 717727707127216476216828767273742777257776)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224368)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10210 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10210 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10210 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10211 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10211 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_2 0 10214 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 10218 
		(_object
			(_process
				(line__10220(_architecture 0 0 10220 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__10221(_architecture 1 0 10221 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__10222(_architecture 2 0 10222 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__10223(_architecture 3 0 10223 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10227 
		(_object
			(_process
				(line__10229(_architecture 4 0 10229 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__10230(_architecture 5 0 10230 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__10231(_architecture 6 0 10231 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10232(_architecture 7 0 10232 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9797 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9798 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9799 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9800 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9800 (_entity (_string \"DAT_I_2_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9802 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 9803 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 9804 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 9805 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 9806 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9807 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9808 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9809 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9810 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9811 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9812 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9813 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9814 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9815 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9816 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 9817 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9818 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9819 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 9821 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9822 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 9822 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10199 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10200 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10201 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10202 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10203 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10204 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10205 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10206 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10207 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10236 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10237 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10239 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10240 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10241 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10242 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10243 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10244 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10245 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10246 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 10235 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5152          1375169572693 Structure
(_unit VHDL (dat_i_1_b 0 9972 (structure 0 10360 ))
	(_version va7)
	(_time 1375169572694 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 8187d78f81d7d194d28698d886828084d787838785)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224380)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10367 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10367 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_1 0 10370 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI1_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10374 
		(_object
			(_process
				(line__10376(_architecture 0 0 10376 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 9975 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 9976 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 9977 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 9978 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 9978 (_entity (_string \"DAT_I_1_B"\))))
		(_generic (_internal tipd_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType01 0 9980 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI1_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 9981 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI1 ~extvital2000.VITAL_Timing.VitalDelayType 0 9982 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9983 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI1_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 9984 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 9986 (_entity (_out )(_param_out))))
		(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 9986 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10363 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI1_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10364 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10380 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10381 (_process 0 )))
		(_variable (_internal tviol_DATI1_DATI1 ~extieee.std_logic_1164.X01 0 10383 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI1 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10384 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10379 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 49 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10612         1375169572705 Structure
(_unit VHDL (dat_i_1_mgiol 0 10056 (structure 0 10458 ))
	(_version va7)
	(_time 1375169572706 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9096c69f91c6c08597c089c997939195c696c49697)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224389)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10472 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10473 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10473 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_1 0 10476 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 10480 
		(_object
			(_process
				(line__10482(_architecture 0 0 10482 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__10483(_architecture 1 0 10483 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__10484(_architecture 2 0 10484 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__10485(_architecture 3 0 10485 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10489 
		(_object
			(_process
				(line__10491(_architecture 4 0 10491 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__10492(_architecture 5 0 10492 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__10493(_architecture 6 0 10493 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10494(_architecture 7 0 10494 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10059 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10060 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10061 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10062 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10062 (_entity (_string \"DAT_I_1_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10064 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10065 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10066 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10067 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10068 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10069 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10070 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10071 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10072 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10073 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10074 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10075 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10076 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10077 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10078 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10079 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10080 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10081 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10083 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10084 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10084 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10461 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10462 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10463 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10464 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10465 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10466 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10467 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10468 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10469 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10498 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10499 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10501 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10502 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10503 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10504 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10505 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10506 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10507 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10508 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 10497 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5165          1375169572712 Structure
(_unit VHDL (dat_i_0_b 0 10234 (structure 0 10622 ))
	(_version va7)
	(_time 1375169572713 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 9096c69f91c6c085c39789c997939095c696929694)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224399)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10629 (_entity (_in ))))
			)
		)
	)
	(_instantiation DAT_I_pad_0 0 10632 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(DATI0_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10636 
		(_object
			(_process
				(line__10638(_architecture 0 0 10638 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10237 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10238 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10239 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10240 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10240 (_entity (_string \"DAT_I_0_B"\))))
		(_generic (_internal tipd_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType01 0 10242 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_DATI0_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10243 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_DATI0 ~extvital2000.VITAL_Timing.VitalDelayType 0 10244 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10245 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_DATI0_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10246 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_entity (_out )(_param_out))))
		(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 10248 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10625 (_architecture (_uni ((i 1))))))
		(_signal (_internal DATI0_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10626 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10642 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10643 (_process 0 )))
		(_variable (_internal tviol_DATI0_DATI0 ~extieee.std_logic_1164.X01 0 10645 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_DATI0 ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10646 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10641 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1230258500 48 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 10612         1375169572725 Structure
(_unit VHDL (dat_i_0_mgiol 0 10318 (structure 0 10720 ))
	(_version va7)
	(_time 1375169572726 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code a0a6f6f7a1f6f0b5a7f0b9f9a7a3a0a5f6a6f4a6a7)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224409)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(smuxlregsre0015
			(_object
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 10734 (_entity (_in ))))
				(_port (_internal SP ~extieee.std_logic_1164.STD_LOGIC 0 10734 (_entity (_in ))))
				(_port (_internal CK ~extieee.std_logic_1164.STD_LOGIC 0 10734 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10735 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10735 (_entity (_out ))))
			)
		)
	)
	(_instantiation Q_0io_0 0 10738 (_component smuxlregsre0015 )
		(_port
			((D0)(DI_dly))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(INP_out))
		)
		(_use (_entity . smuxlregsre0015)
		)
	)
	(_block WireDelay 0 10742 
		(_object
			(_process
				(line__10744(_architecture 0 0 10744 (_procedure_call (_simple)(_target(5))(_sensitivity(0)))))
				(line__10745(_architecture 1 0 10745 (_procedure_call (_simple)(_target(7))(_sensitivity(1)))))
				(line__10746(_architecture 2 0 10746 (_procedure_call (_simple)(_target(9))(_sensitivity(2)))))
				(line__10747(_architecture 3 0 10747 (_procedure_call (_simple)(_target(11))(_sensitivity(3)))))
			)
			(_subprogram
			)
		)
	)
	(_block SignalDelay 0 10751 
		(_object
			(_process
				(line__10753(_architecture 4 0 10753 (_procedure_call (_simple)(_target(6))(_sensitivity(5)))))
				(line__10754(_architecture 5 0 10754 (_procedure_call (_simple)(_target(8))(_sensitivity(7)))))
				(line__10755(_architecture 6 0 10755 (_procedure_call (_simple)(_target(10))(_sensitivity(9)))))
				(line__10756(_architecture 7 0 10756 (_procedure_call (_simple)(_target(12))(_sensitivity(11)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10321 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10322 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10323 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10324 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10324 (_entity (_string \"DAT_I_0_MGIOL"\))))
		(_generic (_internal tipd_DI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10326 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CE ~extvital2000.VITAL_Timing.VitalDelayType01 0 10327 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_LSR ~extvital2000.VITAL_Timing.VitalDelayType01 0 10328 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tipd_CLK ~extvital2000.VITAL_Timing.VitalDelayType01 0 10329 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLK_INP ~extvital2000.VITAL_Timing.VitalDelayType01 0 10330 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal ticd_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10331 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_DI_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10332 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10333 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_DI_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10334 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_CE_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10335 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10336 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_CE_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10337 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tisd_LSR_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10338 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tsetup_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10339 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal thold_LSR_CLK_noedge_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10340 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tperiod_CLK ~extvital2000.VITAL_Timing.VitalDelayType 0 10341 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10342 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLK_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10343 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 10345 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10346 (_entity (_in ))))
		(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 10346 (_entity (_out )(_param_out))))
		(_signal (_internal DI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10723 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal DI_dly ~extieee.std_logic_1164.STD_LOGIC 0 10724 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10725 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CE_dly ~extieee.std_logic_1164.STD_LOGIC 0 10726 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10727 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal LSR_dly ~extieee.std_logic_1164.STD_LOGIC 0 10728 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10729 (_architecture (_uni ((i 1)))(_param_out))))
		(_signal (_internal CLK_dly ~extieee.std_logic_1164.STD_LOGIC 0 10730 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal INP_out ~extieee.std_logic_1164.STD_LOGIC 0 10731 (_architecture (_uni ((i 1))))))
		(_variable (_internal INP_zd ~extieee.std_logic_1164.STD_LOGIC 0 10760 (_process 0 ((i 1)))))
		(_variable (_internal INP_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10761 (_process 0 )))
		(_variable (_internal tviol_DI_CLK ~extieee.std_logic_1164.X01 0 10763 (_process 0 ((i 2)))))
		(_variable (_internal DI_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10764 (_process 0 )))
		(_variable (_internal tviol_CE_CLK ~extieee.std_logic_1164.X01 0 10765 (_process 0 ((i 2)))))
		(_variable (_internal CE_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10766 (_process 0 )))
		(_variable (_internal tviol_LSR_CLK ~extieee.std_logic_1164.X01 0 10767 (_process 0 ((i 2)))))
		(_variable (_internal LSR_CLK_TimingDatash ~extvital2000.VITAL_Timing.VitalTimingDataType 0 10768 (_process 0 )))
		(_variable (_internal tviol_CLK_CLK ~extieee.std_logic_1164.X01 0 10769 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLK ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10770 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 8 0 10759 (_process (_simple)(_target(4))(_sensitivity(6)(8)(10)(12)(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalSignalDelay (vital2000 VITAL_Timing 13))
			(_external VitalSetupHoldCheck (vital2000 VITAL_Timing 14))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalLogicArrayPT (vital2000 VITAL_Timing VitalLogicArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayT (vital2000 VITAL_Timing VitalTimeArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimeArrayPT (vital2000 VITAL_Timing VitalTimeArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayT (vital2000 VITAL_Timing VitalBoolArrayT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalBoolArrayPT (vital2000 VITAL_Timing VitalBoolArrayPT)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTimingDataType (vital2000 VITAL_Timing VitalTimingDataType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (vital2000 VITAL_Timing VitalEdgeSymbolType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(18756 )
		(4934723 )
		(17731 )
		(5395276 )
		(5262921 )
	)
	(_model . Structure 9 -1
	)
)
V 000050 55 5143          1375169572736 Structure
(_unit VHDL (clk_ib 0 10496 (structure 0 10884 ))
	(_version va7)
	(_time 1375169572737 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code afa9fef8aaf8a9bafca8b6f5fca9aca9fca9fdaaf9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224419)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10891 (_entity (_in ))))
			)
		)
	)
	(_instantiation CLK_I_pad 0 10894 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(CLKI_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 10898 
		(_object
			(_process
				(line__10900(_architecture 0 0 10900 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10499 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10500 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10501 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10502 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10502 (_entity (_string \"CLK_IB"\))))
		(_generic (_internal tipd_CLKI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10504 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_CLKI_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10505 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_CLKI ~extvital2000.VITAL_Timing.VitalDelayType 0 10506 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10507 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_CLKI_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10508 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_out )(_param_out))))
		(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 10510 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 10887 (_architecture (_uni ((i 1))))))
		(_signal (_internal CLKI_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10888 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 10904 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10905 (_process 0 )))
		(_variable (_internal tviol_CLKI_CLKI ~extieee.std_logic_1164.X01 0 10907 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_CLKI ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 10908 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10903 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1229671491 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 4618          1375169572751 Structure
(_unit VHDL (ack_ob 0 10580 (structure 0 10965 ))
	(_version va7)
	(_time 1375169572752 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bfb9ecebeae8b9aaedbff9e5ecb9beb9bcb9edbae9)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224429)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_in ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 10976 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal PWR0 ~extieee.std_logic_1164.STD_LOGIC 0 10973 (_entity (_out ))))
			)
		)
	)
	(_instantiation ACK_O_pad 0 10979 (_component xo2iobuf )
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(ACKO_out))
		)
		(_use (_entity . xo2iobuf)
		)
	)
	(_instantiation DRIVEGND 0 10981 (_component gnd )
		(_port
			((PWR0)(GNDI))
		)
		(_use (_entity . gnd)
		)
	)
	(_block WireDelay 0 10985 
		(_object
			(_process
				(line__10987(_architecture 0 0 10987 (_procedure_call (_simple)(_target(2))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10583 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10584 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10585 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10586 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10586 (_entity (_string \"ACK_OB"\))))
		(_generic (_internal tipd_PADDO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10588 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_PADDO_ACKO ~extvital2000.VITAL_Timing.VitalDelayType01 0 10589 (_entity (((ns 0))((ns 0))))))
		(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 10591 (_entity (_in ))))
		(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 10591 (_entity (_out )(_param_out))))
		(_signal (_internal PADDO_ipd ~extieee.std_logic_1164.STD_LOGIC 0 10968 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_signal (_internal ACKO_out ~extieee.std_logic_1164.STD_LOGIC 0 10969 (_architecture (_uni ((i 1))))))
		(_signal (_internal GNDI ~extieee.std_logic_1164.STD_LOGIC 0 10971 (_architecture (_uni ))))
		(_variable (_internal ACKO_zd ~extieee.std_logic_1164.STD_LOGIC 0 10991 (_process 0 ((i 1)))))
		(_variable (_internal ACKO_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 10992 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 10990 (_process (_simple)(_target(1))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
	)
	(_static
		(1330332481 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 5244          1375169572764 Structure
(_unit VHDL (clk_counterb 0 10653 (structure 0 11041 ))
	(_version va7)
	(_time 1375169572765 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code bfb9eeebbae8b9aaecb8ace5b8b8bab9eab8bbb9ba)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169224438)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(xo2iobuf0014
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 11048 (_entity (_out ))))
				(_port (_internal PAD ~extieee.std_logic_1164.STD_LOGIC 0 11048 (_entity (_in ))))
			)
		)
	)
	(_instantiation clk_counter_pad 0 11051 (_component xo2iobuf0014 )
		(_port
			((Z)(PADDI_out))
			((PAD)(clkcounter_ipd))
		)
		(_use (_entity . xo2iobuf0014)
		)
	)
	(_block WireDelay 0 11055 
		(_object
			(_process
				(line__11057(_architecture 0 0 11057 (_procedure_call (_simple)(_target(3))(_sensitivity(1)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 10656 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 10657 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 10658 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 10659 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 10659 (_entity (_string \"clk_counterB"\))))
		(_generic (_internal tipd_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType01 0 10661 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tpd_clkcounter_PADDI ~extvital2000.VITAL_Timing.VitalDelayType01 0 10662 (_entity (((ns 0))((ns 0))))))
		(_generic (_internal tperiod_clkcounter ~extvital2000.VITAL_Timing.VitalDelayType 0 10663 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_posedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10664 \0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpw_clkcounter_negedge ~extvital2000.VITAL_Timing.VitalDelayType 0 10665 \0 ns\ (_entity ((ns 0)))))
		(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 10667 (_entity (_out )(_param_out))))
		(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 10667 (_entity (_in ))))
		(_signal (_internal PADDI_out ~extieee.std_logic_1164.STD_LOGIC 0 11044 (_architecture (_uni ((i 1))))))
		(_signal (_internal clkcounter_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11045 (_architecture (_uni ((i 1)))(_lastevent)(_param_out))))
		(_variable (_internal PADDI_zd ~extieee.std_logic_1164.STD_LOGIC 0 11061 (_process 0 ((i 1)))))
		(_variable (_internal PADDI_GlitchData ~extvital2000.VITAL_Timing.VitalGlitchDataType 0 11062 (_process 0 )))
		(_variable (_internal tviol_clkcounter_clkcounter ~extieee.std_logic_1164.X01 0 11064 (_process 0 ((i 2)))))
		(_variable (_internal periodcheckinfo_clkcounter ~extvital2000.VITAL_Timing.VitalPeriodDataType 0 11065 (_process 0 )))
		(_process
			(VitalBehavior(_architecture 1 0 11060 (_process (_simple)(_target(0))(_sensitivity(2)(3))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
			(_external VitalPeriodPulseCheck (vital2000 VITAL_Timing 17))
			(_external VitalPathDelay01 (vital2000 VITAL_Timing 8))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType (vital2000 VITAL_Timing VitalDelayType)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchDataType (vital2000 VITAL_Timing VitalGlitchDataType)))
		(_type (_external ~extieee.std_logic_1164.X01 (ieee std_logic_1164 X01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPeriodDataType (vital2000 VITAL_Timing VitalPeriodDataType)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.SEVERITY_LEVEL (std STANDARD SEVERITY_LEVEL)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPath01Type (vital2000 VITAL_Timing VitalPath01Type)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalPathArray01Type (vital2000 VITAL_Timing VitalPathArray01Type)))
		(_variable (_external vital2000.VITAL_Timing.VitalZeroDelay01 (vital2000 VITAL_Timing VitalZeroDelay01)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalGlitchKindType (vital2000 VITAL_Timing VitalGlitchKindType)))
	)
	(_static
		(1667984483 1953396079 29285 )
		(1145323856 73 )
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 1797          1375169572772 Structure
(_unit VHDL (gsr5mode 0 11105 (structure 0 11112 ))
	(_version va7)
	(_time 1375169572773 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cfc99a9b9a9999dccbca8b95c8c9cbc9cac9c8c8cc)
	(_entity
		(_time 1375169572769)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(.machxo2.components.inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 943 (_entity (_in ((i 1))))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 944 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation INST10 0 11115 (_component .machxo2.components.inv )
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_entity machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_instantiation INST20 0 11117 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11106 (_entity (_in ))))
		(_signal (_internal GSRMODE ~extieee.std_logic_1164.STD_LOGIC 0 11113 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 2704          1375169572778 Structure
(_unit VHDL (gsr_instb 0 11127 (structure 0 11143 ))
	(_version va7)
	(_time 1375169572779 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code cfc99a9b9a9999da9acdd695cbc8ccc8cbc9cdc9c8)
	(_attribute vital vital_level0)
	(_entity
		(_time 1375169572776)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_vital vital_level0)
	(_component
		(GSR5MODE
			(_object
				(_port (_internal GSRP ~extieee.std_logic_1164.STD_LOGIC 0 11149 (_entity (_in ))))
			)
		)
	)
	(_instantiation GSR_INST_GSRMODE 0 11152 (_component GSR5MODE )
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_entity . GSR5MODE)
		)
	)
	(_block WireDelay 0 11156 
		(_object
			(_process
				(line__11158(_architecture 0 0 11158 (_procedure_call (_simple)(_target(1))(_sensitivity(0)))))
			)
			(_subprogram
			)
		)
	)
	(_object
		(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 11130 \TRUE\ (_entity ((i 1)))))
		(_generic (_internal XOn ~extSTD.STANDARD.BOOLEAN 0 11131 \FALSE\ (_entity ((i 0)))))
		(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 11132 \TRUE\ (_entity ((i 1)))))
		(_type (_internal ~STRING~12 0 11133 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_generic (_internal InstancePath ~STRING~12 0 11133 (_entity (_string \"GSR_INSTB"\))))
		(_generic (_internal tipd_GSRNET ~extvital2000.VITAL_Timing.VitalDelayType01 0 11135 (_entity (((ns 0))((ns 0))))))
		(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 11137 (_entity (_in ))))
		(_signal (_internal GSRNET_ipd ~extieee.std_logic_1164.STD_LOGIC 0 11146 (_architecture (_uni ((i 1)))(_param_out))))
		(_process
			(VitalBehavior(_architecture 1 0 11161 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external VitalWireDelay (vital2000 VITAL_Timing 11))
		)
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalTransitionType (vital2000 VITAL_Timing VitalTransitionType)))
		(_type (_external ~extvital2000.VITAL_Timing.VitalDelayType01 (vital2000 VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Structure 2 -1
	)
)
V 000050 55 83547         1375169572825 Structure
(_unit VHDL (sync_controller_wb_wrapper 0 10737 (structure 0 11194 ))
	(_version va7)
	(_time 1375169572826 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\(\C:/lscc/diamond/2.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code fdfaacaca0aafcebfefbafa9eea7fafba8faf9fafffbab)
	(_entity
		(_time 1375169224446)
		(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	)
	(_component
		(triggered_counter_SLICE_0
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11320 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11320 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11320 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11321 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11321 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11321 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11322 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11322 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11322 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_1
			(_object
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11325 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11325 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11325 (_entity (_in ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11326 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_2
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11329 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11329 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11329 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11330 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11330 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11330 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_3
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11333 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11333 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11333 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11334 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11334 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11334 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_4
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11337 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11337 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11337 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11338 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11338 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11338 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_5
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11341 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11341 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11341 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11342 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11342 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11342 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11343 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_6
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11346 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11346 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11346 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11347 (_entity (_in ))))
				(_port (_internal D0 ~extieee.std_logic_1164.STD_LOGIC 0 11347 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11347 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11348 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11349 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_7
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11352 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11352 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11352 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11353 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11353 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11353 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11354 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11354 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11354 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_8
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11357 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11357 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11357 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11358 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11358 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11358 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_9
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11361 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11361 (_entity (_in ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11361 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_10
			(_object
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11364 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11364 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11364 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11365 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11365 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11365 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11366 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11366 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_11
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11369 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11370 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11371 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11372 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11372 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11372 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11373 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11373 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_12
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11376 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11376 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11376 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11377 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11377 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11377 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11378 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11378 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11378 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11379 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11379 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11379 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11380 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11380 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_13
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11383 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11383 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11383 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11384 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11384 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11384 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11385 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11385 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11385 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11386 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11386 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11386 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11387 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11387 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_14
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11390 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11390 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11390 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11391 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11391 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11391 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11392 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11392 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11392 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11393 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11393 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11393 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11394 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11394 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_15
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11397 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11397 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11397 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11398 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11398 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11398 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11399 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11399 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11399 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11400 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11400 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11400 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11401 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11401 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_16
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11404 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11404 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11404 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11405 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11405 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11405 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11406 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11406 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11406 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11407 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11407 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11407 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11408 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11408 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_17
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11411 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11411 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11411 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11412 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11412 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11412 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11413 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11413 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11413 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11414 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11414 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11414 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11415 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11415 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_18
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11418 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11418 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11418 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11419 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11420 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11421 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11422 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11422 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_19
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11425 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11425 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11425 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11426 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11426 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11426 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11427 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11427 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11427 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11428 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11428 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11428 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11429 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11429 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_20
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11432 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11433 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11434 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11435 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11435 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11435 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11436 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11436 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_21
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11439 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11439 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11439 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11440 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11440 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11440 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11441 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11442 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11443 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_22
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11446 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11447 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11448 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11448 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11448 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11449 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11449 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11449 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11450 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11450 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_23
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11453 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11454 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11454 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11454 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11455 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11455 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11455 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11456 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11457 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_24
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11460 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11460 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11460 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11461 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11461 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11461 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11462 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11462 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11462 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11463 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11463 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11463 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11464 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11464 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_25
			(_object
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11467 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11467 (_entity (_in ))))
				(_port (_internal C0 ~extieee.std_logic_1164.STD_LOGIC 0 11467 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11468 (_entity (_in ))))
				(_port (_internal DI1 ~extieee.std_logic_1164.STD_LOGIC 0 11468 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11468 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11469 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11469 (_entity (_in ))))
				(_port (_internal FCI ~extieee.std_logic_1164.STD_LOGIC 0 11469 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11470 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11470 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11470 (_entity (_out ))))
				(_port (_internal Q1 ~extieee.std_logic_1164.STD_LOGIC 0 11471 (_entity (_out ))))
				(_port (_internal FCO ~extieee.std_logic_1164.STD_LOGIC 0 11471 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_26
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11474 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11474 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11474 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11475 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11475 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11475 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11476 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11476 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11476 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_27
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11479 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11479 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11479 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11480 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11480 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11480 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11481 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11481 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11481 (_entity (_out ))))
			)
		)
		(triggered_counter_SLICE_28
			(_object
				(_port (_internal D1 ~extieee.std_logic_1164.STD_LOGIC 0 11484 (_entity (_in ))))
				(_port (_internal C1 ~extieee.std_logic_1164.STD_LOGIC 0 11484 (_entity (_in ))))
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11484 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11485 (_entity (_in ))))
				(_port (_internal DI0 ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11486 (_entity (_out ))))
				(_port (_internal Q0 ~extieee.std_logic_1164.STD_LOGIC 0 11487 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11487 (_entity (_out ))))
			)
		)
		(SLICE_29
			(_object
				(_port (_internal B1 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal A1 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal B0 ~extieee.std_logic_1164.STD_LOGIC 0 11490 (_entity (_in ))))
				(_port (_internal A0 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_in ))))
				(_port (_internal F0 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_out ))))
				(_port (_internal F1 ~extieee.std_logic_1164.STD_LOGIC 0 11491 (_entity (_out ))))
			)
		)
		(sync_outB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11494 (_entity (_in ))))
				(_port (_internal syncout ~extieee.std_logic_1164.STD_LOGIC 0 11494 (_entity (_out ))))
			)
		)
		(sync_inB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11497 (_entity (_out ))))
				(_port (_internal syncin ~extieee.std_logic_1164.STD_LOGIC 0 11497 (_entity (_in ))))
			)
		)
		(sync_in_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11500 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11500 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11500 (_entity (_out ))))
			)
		)
		(PRT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11503 (_entity (_in ))))
				(_port (_internal PRTO3 ~extieee.std_logic_1164.STD_LOGIC 0 11503 (_entity (_out ))))
			)
		)
		(PRT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11506 (_entity (_in ))))
				(_port (_internal PRTO2 ~extieee.std_logic_1164.STD_LOGIC 0 11506 (_entity (_out ))))
			)
		)
		(PRT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11509 (_entity (_in ))))
				(_port (_internal PRTO1 ~extieee.std_logic_1164.STD_LOGIC 0 11509 (_entity (_out ))))
			)
		)
		(PRT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11512 (_entity (_in ))))
				(_port (_internal PRTO0 ~extieee.std_logic_1164.STD_LOGIC 0 11512 (_entity (_out ))))
			)
		)
		(WE_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11515 (_entity (_out ))))
				(_port (_internal WEI ~extieee.std_logic_1164.STD_LOGIC 0 11515 (_entity (_in ))))
			)
		)
		(STB_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11518 (_entity (_out ))))
				(_port (_internal STBI ~extieee.std_logic_1164.STD_LOGIC 0 11518 (_entity (_in ))))
			)
		)
		(RST_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11521 (_entity (_out ))))
				(_port (_internal RSTI ~extieee.std_logic_1164.STD_LOGIC 0 11521 (_entity (_in ))))
			)
		)
		(DAT_O_7_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11524 (_entity (_in ))))
				(_port (_internal DATO7 ~extieee.std_logic_1164.STD_LOGIC 0 11524 (_entity (_out ))))
			)
		)
		(DAT_O_6_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11527 (_entity (_in ))))
				(_port (_internal DATO6 ~extieee.std_logic_1164.STD_LOGIC 0 11527 (_entity (_out ))))
			)
		)
		(DAT_O_5_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11530 (_entity (_in ))))
				(_port (_internal DATO5 ~extieee.std_logic_1164.STD_LOGIC 0 11530 (_entity (_out ))))
			)
		)
		(DAT_O_4_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11533 (_entity (_in ))))
				(_port (_internal DATO4 ~extieee.std_logic_1164.STD_LOGIC 0 11533 (_entity (_out ))))
			)
		)
		(DAT_O_3_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11536 (_entity (_in ))))
				(_port (_internal DATO3 ~extieee.std_logic_1164.STD_LOGIC 0 11536 (_entity (_out ))))
			)
		)
		(DAT_O_2_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_in ))))
				(_port (_internal DATO2 ~extieee.std_logic_1164.STD_LOGIC 0 11539 (_entity (_out ))))
			)
		)
		(DAT_O_1_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11542 (_entity (_in ))))
				(_port (_internal DATO1 ~extieee.std_logic_1164.STD_LOGIC 0 11542 (_entity (_out ))))
			)
		)
		(DAT_O_0_B
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11545 (_entity (_in ))))
				(_port (_internal DATO0 ~extieee.std_logic_1164.STD_LOGIC 0 11545 (_entity (_out ))))
			)
		)
		(DAT_I_7_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11548 (_entity (_out ))))
				(_port (_internal DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 11548 (_entity (_in ))))
			)
		)
		(DAT_I_7_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11551 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11552 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11552 (_entity (_out ))))
			)
		)
		(DAT_I_6_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11555 (_entity (_out ))))
				(_port (_internal DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 11555 (_entity (_in ))))
			)
		)
		(DAT_I_6_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11558 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11559 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11559 (_entity (_out ))))
			)
		)
		(DAT_I_5_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11562 (_entity (_out ))))
				(_port (_internal DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 11562 (_entity (_in ))))
			)
		)
		(DAT_I_5_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11565 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11566 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11566 (_entity (_out ))))
			)
		)
		(DAT_I_4_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_out ))))
				(_port (_internal DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 11569 (_entity (_in ))))
			)
		)
		(DAT_I_4_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11572 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11572 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11572 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11573 (_entity (_out ))))
			)
		)
		(DAT_I_3_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11576 (_entity (_out ))))
				(_port (_internal DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 11576 (_entity (_in ))))
			)
		)
		(DAT_I_3_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11579 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11580 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11580 (_entity (_out ))))
			)
		)
		(DAT_I_2_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11583 (_entity (_out ))))
				(_port (_internal DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 11583 (_entity (_in ))))
			)
		)
		(DAT_I_2_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11586 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11586 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11586 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11587 (_entity (_out ))))
			)
		)
		(DAT_I_1_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11590 (_entity (_out ))))
				(_port (_internal DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 11590 (_entity (_in ))))
			)
		)
		(DAT_I_1_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11593 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11594 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11594 (_entity (_out ))))
			)
		)
		(DAT_I_0_B
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_entity (_out ))))
				(_port (_internal DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 11597 (_entity (_in ))))
			)
		)
		(DAT_I_0_MGIOL
			(_object
				(_port (_internal DI ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal LSR ~extieee.std_logic_1164.STD_LOGIC 0 11600 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_entity (_in ))))
				(_port (_internal INP ~extieee.std_logic_1164.STD_LOGIC 0 11601 (_entity (_out ))))
			)
		)
		(CLK_IB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11604 (_entity (_out ))))
				(_port (_internal CLKI ~extieee.std_logic_1164.STD_LOGIC 0 11604 (_entity (_in ))))
			)
		)
		(ACK_OB
			(_object
				(_port (_internal PADDO ~extieee.std_logic_1164.STD_LOGIC 0 11607 (_entity (_in ))))
				(_port (_internal ACKO ~extieee.std_logic_1164.STD_LOGIC 0 11607 (_entity (_out ))))
			)
		)
		(clk_counterB
			(_object
				(_port (_internal PADDI ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_entity (_out ))))
				(_port (_internal clkcounter ~extieee.std_logic_1164.STD_LOGIC 0 11610 (_entity (_in ))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_internal GSRNET ~extieee.std_logic_1164.STD_LOGIC 0 11613 (_entity (_in ))))
			)
		)
		(.machxo2.components.vhi
			(_object
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 1462 (_entity (_out ((i 1))))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_generic (_internal RST_PULSE ~extSTD.STANDARD.INTEGER 1 1352 (_entity -1 ((i 1)))))
				(_port (_internal pur ~extieee.std_logic_1164.STD_LOGIC 1 1354 (_entity (_in ((i 1))))))
			)
		)
	)
	(_instantiation triggered_counter_SLICE_0I 0 11616 (_component triggered_counter_SLICE_0 )
		(_port
			((C1)(triggered_counter_delay_cntr_0))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((B0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_0))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((F1)(triggered_counter_delay_cntr_s_0))
			((Q1)(triggered_counter_delay_cntr_0))
			((FCO)(triggered_counter_delay_cntr_cry_0))
		)
		(_use (_entity . triggered_counter_SLICE_0)
		)
	)
	(_instantiation triggered_counter_SLICE_1I 0 11625 (_component triggered_counter_SLICE_1 )
		(_port
			((B0)(triggered_counter_delay_cntr_31))
			((A0)(triggered_counter_delay_cntr_30))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_14))
			((F1)(triggered_counter_un8_delay_cntr_0_data_tmp_15))
		)
		(_use (_entity . triggered_counter_SLICE_1)
		)
	)
	(_instantiation triggered_counter_SLICE_2I 0 11630 (_component triggered_counter_SLICE_2 )
		(_port
			((B1)(triggered_counter_delay_cntr_29))
			((A1)(triggered_counter_delay_cntr_28))
			((B0)(triggered_counter_delay_cntr_27))
			((A0)(triggered_counter_delay_cntr_26))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_12))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_14))
		)
		(_use (_entity . triggered_counter_SLICE_2)
		)
	)
	(_instantiation triggered_counter_SLICE_3I 0 11637 (_component triggered_counter_SLICE_3 )
		(_port
			((B1)(triggered_counter_delay_cntr_25))
			((A1)(triggered_counter_delay_cntr_24))
			((B0)(triggered_counter_delay_cntr_23))
			((A0)(triggered_counter_delay_cntr_22))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_10))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_12))
		)
		(_use (_entity . triggered_counter_SLICE_3)
		)
	)
	(_instantiation triggered_counter_SLICE_4I 0 11644 (_component triggered_counter_SLICE_4 )
		(_port
			((B1)(triggered_counter_delay_cntr_21))
			((A1)(triggered_counter_delay_cntr_20))
			((B0)(triggered_counter_delay_cntr_19))
			((A0)(triggered_counter_delay_cntr_18))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_8))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_10))
		)
		(_use (_entity . triggered_counter_SLICE_4)
		)
	)
	(_instantiation triggered_counter_SLICE_5I 0 11651 (_component triggered_counter_SLICE_5 )
		(_port
			((B1)(triggered_counter_delay_cntr_17))
			((A1)(triggered_counter_delay_cntr_16))
			((C0)(triggered_counter_delay_cntr_15))
			((B0)(triggered_counter_delay_cntr_14))
			((A0)(Q_7))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_6))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_8))
		)
		(_use (_entity . triggered_counter_SLICE_5)
		)
	)
	(_instantiation triggered_counter_SLICE_6I 0 11658 (_component triggered_counter_SLICE_6 )
		(_port
			((D1)(triggered_counter_delay_cntr_13))
			((C1)(triggered_counter_delay_cntr_12))
			((B1)(Q_6))
			((A1)(Q_5))
			((D0)(triggered_counter_delay_cntr_11))
			((C0)(triggered_counter_delay_cntr_10))
			((B0)(Q_4))
			((A0)(Q_3))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_4))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_6))
		)
		(_use (_entity . triggered_counter_SLICE_6)
		)
	)
	(_instantiation triggered_counter_SLICE_7I 0 11665 (_component triggered_counter_SLICE_7 )
		(_port
			((D1)(triggered_counter_delay_cntr_9))
			((C1)(triggered_counter_delay_cntr_8))
			((B1)(Q_2))
			((A1)(Q_1))
			((C0)(triggered_counter_delay_cntr_7))
			((B0)(triggered_counter_delay_cntr_6))
			((A0)(Q_0))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_2))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_4))
		)
		(_use (_entity . triggered_counter_SLICE_7)
		)
	)
	(_instantiation triggered_counter_SLICE_8I 0 11672 (_component triggered_counter_SLICE_8 )
		(_port
			((B1)(triggered_counter_delay_cntr_5))
			((A1)(triggered_counter_delay_cntr_4))
			((B0)(triggered_counter_delay_cntr_3))
			((A0)(triggered_counter_delay_cntr_2))
			((FCI)(triggered_counter_un8_delay_cntr_0_data_tmp_0))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_2))
		)
		(_use (_entity . triggered_counter_SLICE_8)
		)
	)
	(_instantiation triggered_counter_SLICE_9I 0 11679 (_component triggered_counter_SLICE_9 )
		(_port
			((B1)(triggered_counter_delay_cntr_1))
			((A1)(triggered_counter_delay_cntr_0))
			((FCO)(triggered_counter_un8_delay_cntr_0_data_tmp_0))
		)
		(_use (_entity . triggered_counter_SLICE_9)
		)
	)
	(_instantiation triggered_counter_SLICE_10I 0 11683 (_component triggered_counter_SLICE_10 )
		(_port
			((C0)(triggered_counter_delay_cntr_31))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI0)(triggered_counter_delay_cntr_s_31))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_30))
			((F0)(triggered_counter_delay_cntr_s_31))
			((Q0)(triggered_counter_delay_cntr_31))
		)
		(_use (_entity . triggered_counter_SLICE_10)
		)
	)
	(_instantiation triggered_counter_SLICE_11I 0 11691 (_component triggered_counter_SLICE_11 )
		(_port
			((C1)(triggered_counter_delay_cntr_30))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_29))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_30))
			((DI0)(triggered_counter_delay_cntr_s_29))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_28))
			((F0)(triggered_counter_delay_cntr_s_29))
			((Q0)(triggered_counter_delay_cntr_29))
			((F1)(triggered_counter_delay_cntr_s_30))
			((Q1)(triggered_counter_delay_cntr_30))
			((FCO)(triggered_counter_delay_cntr_cry_30))
		)
		(_use (_entity . triggered_counter_SLICE_11)
		)
	)
	(_instantiation triggered_counter_SLICE_12I 0 11705 (_component triggered_counter_SLICE_12 )
		(_port
			((C1)(triggered_counter_delay_cntr_28))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_27))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_28))
			((DI0)(triggered_counter_delay_cntr_s_27))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_26))
			((F0)(triggered_counter_delay_cntr_s_27))
			((Q0)(triggered_counter_delay_cntr_27))
			((F1)(triggered_counter_delay_cntr_s_28))
			((Q1)(triggered_counter_delay_cntr_28))
			((FCO)(triggered_counter_delay_cntr_cry_28))
		)
		(_use (_entity . triggered_counter_SLICE_12)
		)
	)
	(_instantiation triggered_counter_SLICE_13I 0 11719 (_component triggered_counter_SLICE_13 )
		(_port
			((C1)(triggered_counter_delay_cntr_26))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_25))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_26))
			((DI0)(triggered_counter_delay_cntr_s_25))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_24))
			((F0)(triggered_counter_delay_cntr_s_25))
			((Q0)(triggered_counter_delay_cntr_25))
			((F1)(triggered_counter_delay_cntr_s_26))
			((Q1)(triggered_counter_delay_cntr_26))
			((FCO)(triggered_counter_delay_cntr_cry_26))
		)
		(_use (_entity . triggered_counter_SLICE_13)
		)
	)
	(_instantiation triggered_counter_SLICE_14I 0 11733 (_component triggered_counter_SLICE_14 )
		(_port
			((C1)(triggered_counter_delay_cntr_24))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_23))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_24))
			((DI0)(triggered_counter_delay_cntr_s_23))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_22))
			((F0)(triggered_counter_delay_cntr_s_23))
			((Q0)(triggered_counter_delay_cntr_23))
			((F1)(triggered_counter_delay_cntr_s_24))
			((Q1)(triggered_counter_delay_cntr_24))
			((FCO)(triggered_counter_delay_cntr_cry_24))
		)
		(_use (_entity . triggered_counter_SLICE_14)
		)
	)
	(_instantiation triggered_counter_SLICE_15I 0 11747 (_component triggered_counter_SLICE_15 )
		(_port
			((C1)(triggered_counter_delay_cntr_22))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_21))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_22))
			((DI0)(triggered_counter_delay_cntr_s_21))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_20))
			((F0)(triggered_counter_delay_cntr_s_21))
			((Q0)(triggered_counter_delay_cntr_21))
			((F1)(triggered_counter_delay_cntr_s_22))
			((Q1)(triggered_counter_delay_cntr_22))
			((FCO)(triggered_counter_delay_cntr_cry_22))
		)
		(_use (_entity . triggered_counter_SLICE_15)
		)
	)
	(_instantiation triggered_counter_SLICE_16I 0 11761 (_component triggered_counter_SLICE_16 )
		(_port
			((C1)(triggered_counter_delay_cntr_20))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_19))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_20))
			((DI0)(triggered_counter_delay_cntr_s_19))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_18))
			((F0)(triggered_counter_delay_cntr_s_19))
			((Q0)(triggered_counter_delay_cntr_19))
			((F1)(triggered_counter_delay_cntr_s_20))
			((Q1)(triggered_counter_delay_cntr_20))
			((FCO)(triggered_counter_delay_cntr_cry_20))
		)
		(_use (_entity . triggered_counter_SLICE_16)
		)
	)
	(_instantiation triggered_counter_SLICE_17I 0 11775 (_component triggered_counter_SLICE_17 )
		(_port
			((C1)(triggered_counter_delay_cntr_18))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_17))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_18))
			((DI0)(triggered_counter_delay_cntr_s_17))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_16))
			((F0)(triggered_counter_delay_cntr_s_17))
			((Q0)(triggered_counter_delay_cntr_17))
			((F1)(triggered_counter_delay_cntr_s_18))
			((Q1)(triggered_counter_delay_cntr_18))
			((FCO)(triggered_counter_delay_cntr_cry_18))
		)
		(_use (_entity . triggered_counter_SLICE_17)
		)
	)
	(_instantiation triggered_counter_SLICE_18I 0 11789 (_component triggered_counter_SLICE_18 )
		(_port
			((C1)(triggered_counter_delay_cntr_16))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_15))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_16))
			((DI0)(triggered_counter_delay_cntr_s_15))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_14))
			((F0)(triggered_counter_delay_cntr_s_15))
			((Q0)(triggered_counter_delay_cntr_15))
			((F1)(triggered_counter_delay_cntr_s_16))
			((Q1)(triggered_counter_delay_cntr_16))
			((FCO)(triggered_counter_delay_cntr_cry_16))
		)
		(_use (_entity . triggered_counter_SLICE_18)
		)
	)
	(_instantiation triggered_counter_SLICE_19I 0 11803 (_component triggered_counter_SLICE_19 )
		(_port
			((C1)(triggered_counter_delay_cntr_14))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_13))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_14))
			((DI0)(triggered_counter_delay_cntr_s_13))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_12))
			((F0)(triggered_counter_delay_cntr_s_13))
			((Q0)(triggered_counter_delay_cntr_13))
			((F1)(triggered_counter_delay_cntr_s_14))
			((Q1)(triggered_counter_delay_cntr_14))
			((FCO)(triggered_counter_delay_cntr_cry_14))
		)
		(_use (_entity . triggered_counter_SLICE_19)
		)
	)
	(_instantiation triggered_counter_SLICE_20I 0 11817 (_component triggered_counter_SLICE_20 )
		(_port
			((C1)(triggered_counter_delay_cntr_12))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_11))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_12))
			((DI0)(triggered_counter_delay_cntr_s_11))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_10))
			((F0)(triggered_counter_delay_cntr_s_11))
			((Q0)(triggered_counter_delay_cntr_11))
			((F1)(triggered_counter_delay_cntr_s_12))
			((Q1)(triggered_counter_delay_cntr_12))
			((FCO)(triggered_counter_delay_cntr_cry_12))
		)
		(_use (_entity . triggered_counter_SLICE_20)
		)
	)
	(_instantiation triggered_counter_SLICE_21I 0 11831 (_component triggered_counter_SLICE_21 )
		(_port
			((C1)(triggered_counter_delay_cntr_10))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_9))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_10))
			((DI0)(triggered_counter_delay_cntr_s_9))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_8))
			((F0)(triggered_counter_delay_cntr_s_9))
			((Q0)(triggered_counter_delay_cntr_9))
			((F1)(triggered_counter_delay_cntr_s_10))
			((Q1)(triggered_counter_delay_cntr_10))
			((FCO)(triggered_counter_delay_cntr_cry_10))
		)
		(_use (_entity . triggered_counter_SLICE_21)
		)
	)
	(_instantiation triggered_counter_SLICE_22I 0 11845 (_component triggered_counter_SLICE_22 )
		(_port
			((C1)(triggered_counter_delay_cntr_8))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_7))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_8))
			((DI0)(triggered_counter_delay_cntr_s_7))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_6))
			((F0)(triggered_counter_delay_cntr_s_7))
			((Q0)(triggered_counter_delay_cntr_7))
			((F1)(triggered_counter_delay_cntr_s_8))
			((Q1)(triggered_counter_delay_cntr_8))
			((FCO)(triggered_counter_delay_cntr_cry_8))
		)
		(_use (_entity . triggered_counter_SLICE_22)
		)
	)
	(_instantiation triggered_counter_SLICE_23I 0 11859 (_component triggered_counter_SLICE_23 )
		(_port
			((C1)(triggered_counter_delay_cntr_6))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_5))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_6))
			((DI0)(triggered_counter_delay_cntr_s_5))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_4))
			((F0)(triggered_counter_delay_cntr_s_5))
			((Q0)(triggered_counter_delay_cntr_5))
			((F1)(triggered_counter_delay_cntr_s_6))
			((Q1)(triggered_counter_delay_cntr_6))
			((FCO)(triggered_counter_delay_cntr_cry_6))
		)
		(_use (_entity . triggered_counter_SLICE_23)
		)
	)
	(_instantiation triggered_counter_SLICE_24I 0 11873 (_component triggered_counter_SLICE_24 )
		(_port
			((C1)(triggered_counter_delay_cntr_4))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_3))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_4))
			((DI0)(triggered_counter_delay_cntr_s_3))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_2))
			((F0)(triggered_counter_delay_cntr_s_3))
			((Q0)(triggered_counter_delay_cntr_3))
			((F1)(triggered_counter_delay_cntr_s_4))
			((Q1)(triggered_counter_delay_cntr_4))
			((FCO)(triggered_counter_delay_cntr_cry_4))
		)
		(_use (_entity . triggered_counter_SLICE_24)
		)
	)
	(_instantiation triggered_counter_SLICE_25I 0 11887 (_component triggered_counter_SLICE_25 )
		(_port
			((C1)(triggered_counter_delay_cntr_2))
			((A1)(triggered_counter_reset_delay_cntr_i))
			((C0)(triggered_counter_delay_cntr_1))
			((A0)(triggered_counter_reset_delay_cntr_i))
			((DI1)(triggered_counter_delay_cntr_s_2))
			((DI0)(triggered_counter_delay_cntr_s_1))
			((CE)(triggered_counter_delay_cntre))
			((CLK)(clk_counter_c))
			((FCI)(triggered_counter_delay_cntr_cry_0))
			((F0)(triggered_counter_delay_cntr_s_1))
			((Q0)(triggered_counter_delay_cntr_1))
			((F1)(triggered_counter_delay_cntr_s_2))
			((Q1)(triggered_counter_delay_cntr_2))
			((FCO)(triggered_counter_delay_cntr_cry_2))
		)
		(_use (_entity . triggered_counter_SLICE_25)
		)
	)
	(_instantiation triggered_counter_SLICE_26I 0 11901 (_component triggered_counter_SLICE_26 )
		(_port
			((B1)(triggered_counter_reset_delay_cntr))
			((A1)(sync_in_c))
			((A0)(triggered_counter_reset_delay_cntr))
			((DI0)(triggered_counter_reset_delay_cntr_i))
			((CE)(triggered_counter_latch_1_sqmuxa_i))
			((CLK)(clk_counter_c))
			((F0)(triggered_counter_reset_delay_cntr_i))
			((Q0)(triggered_counter_latch))
			((F1)(triggered_counter_latch_1_sqmuxa_i))
		)
		(_use (_entity . triggered_counter_SLICE_26)
		)
	)
	(_instantiation triggered_counter_SLICE_27I 0 11909 (_component triggered_counter_SLICE_27 )
		(_port
			((B1)(triggered_counter_un8_delay_cntr_0_data_tmp_15))
			((A1)(sync_in_c))
			((A0)(triggered_counter_un8_delay_cntr_0_data_tmp_15))
			((DI0)(triggered_counter_un8_delay_cntr_0_data_tmp_i_15))
			((CE)(triggered_counter_reset_delay_cntr_1_sqmuxa_i))
			((CLK)(clk_counter_c))
			((F0)(triggered_counter_un8_delay_cntr_0_data_tmp_i_15))
			((Q0)(triggered_counter_reset_delay_cntr))
			((F1)(triggered_counter_reset_delay_cntr_1_sqmuxa_i))
		)
		(_use (_entity . triggered_counter_SLICE_27)
		)
	)
	(_instantiation triggered_counter_SLICE_28I 0 11919 (_component triggered_counter_SLICE_28 )
		(_port
			((D1)(sync_in_c))
			((C1)(triggered_counter_signal_in_delayed))
			((B1)(triggered_counter_latch))
			((A1)(triggered_counter_signal_in_pulse2))
			((B0)(triggered_counter_signal_in_delayed))
			((A0)(sync_in_c))
			((DI0)(triggered_counter_signal_in_pulse))
			((CLK)(clk_counter_c))
			((F0)(triggered_counter_signal_in_pulse))
			((Q0)(triggered_counter_signal_in_pulse2))
			((F1)(sync_out_c))
		)
		(_use (_entity . triggered_counter_SLICE_28)
		)
	)
	(_instantiation SLICE_29I 0 11927 (_component SLICE_29 )
		(_port
			((B1)(triggered_counter_reset_delay_cntr))
			((A1)(triggered_counter_latch))
			((B0)(WE_I_c))
			((A0)(ACK_O_c))
			((F0)(REG_stb_i))
			((F1)(triggered_counter_delay_cntre))
		)
		(_use (_entity . SLICE_29)
		)
	)
	(_instantiation sync_outI 0 11931 (_component sync_outB )
		(_port
			((PADDO)(sync_out_c))
			((syncout)(sync_out))
		)
		(_use (_entity . sync_outB)
		)
	)
	(_instantiation sync_inI 0 11933 (_component sync_inB )
		(_port
			((PADDI)(sync_in_c))
			((syncin)(sync_in))
		)
		(_use (_entity . sync_inB)
		)
	)
	(_instantiation sync_in_MGIOLI 0 11935 (_component sync_in_MGIOL )
		(_port
			((DI)(sync_in_c))
			((CLK)(clk_counter_c))
			((INP)(triggered_counter_signal_in_delayed))
		)
		(_use (_entity . sync_in_MGIOL)
		)
	)
	(_instantiation PRT_O_3_I 0 11938 (_component PRT_O_3_B )
		(_port
			((PADDO)(Q_7))
			((PRTO3)(PRT_O(3)))
		)
		(_use (_entity . PRT_O_3_B)
		)
	)
	(_instantiation PRT_O_2_I 0 11940 (_component PRT_O_2_B )
		(_port
			((PADDO)(Q_6))
			((PRTO2)(PRT_O(2)))
		)
		(_use (_entity . PRT_O_2_B)
		)
	)
	(_instantiation PRT_O_1_I 0 11942 (_component PRT_O_1_B )
		(_port
			((PADDO)(Q_5))
			((PRTO1)(PRT_O(1)))
		)
		(_use (_entity . PRT_O_1_B)
		)
	)
	(_instantiation PRT_O_0_I 0 11944 (_component PRT_O_0_B )
		(_port
			((PADDO)(Q_4))
			((PRTO0)(PRT_O(0)))
		)
		(_use (_entity . PRT_O_0_B)
		)
	)
	(_instantiation WE_II 0 11946 (_component WE_IB )
		(_port
			((PADDI)(WE_I_c))
			((WEI)(WE_I))
		)
		(_use (_entity . WE_IB)
		)
	)
	(_instantiation STB_II 0 11948 (_component STB_IB )
		(_port
			((PADDI)(ACK_O_c))
			((STBI)(STB_I))
		)
		(_use (_entity . STB_IB)
		)
	)
	(_instantiation RST_II 0 11950 (_component RST_IB )
		(_port
			((PADDI)(RST_I_c))
			((RSTI)(RST_I))
		)
		(_use (_entity . RST_IB)
		)
	)
	(_instantiation DAT_O_7_I 0 11952 (_component DAT_O_7_B )
		(_port
			((PADDO)(Q_7))
			((DATO7)(DAT_O(7)))
		)
		(_use (_entity . DAT_O_7_B)
		)
	)
	(_instantiation DAT_O_6_I 0 11954 (_component DAT_O_6_B )
		(_port
			((PADDO)(Q_6))
			((DATO6)(DAT_O(6)))
		)
		(_use (_entity . DAT_O_6_B)
		)
	)
	(_instantiation DAT_O_5_I 0 11956 (_component DAT_O_5_B )
		(_port
			((PADDO)(Q_5))
			((DATO5)(DAT_O(5)))
		)
		(_use (_entity . DAT_O_5_B)
		)
	)
	(_instantiation DAT_O_4_I 0 11958 (_component DAT_O_4_B )
		(_port
			((PADDO)(Q_4))
			((DATO4)(DAT_O(4)))
		)
		(_use (_entity . DAT_O_4_B)
		)
	)
	(_instantiation DAT_O_3_I 0 11960 (_component DAT_O_3_B )
		(_port
			((PADDO)(Q_3))
			((DATO3)(DAT_O(3)))
		)
		(_use (_entity . DAT_O_3_B)
		)
	)
	(_instantiation DAT_O_2_I 0 11962 (_component DAT_O_2_B )
		(_port
			((PADDO)(Q_2))
			((DATO2)(DAT_O(2)))
		)
		(_use (_entity . DAT_O_2_B)
		)
	)
	(_instantiation DAT_O_1_I 0 11964 (_component DAT_O_1_B )
		(_port
			((PADDO)(Q_1))
			((DATO1)(DAT_O(1)))
		)
		(_use (_entity . DAT_O_1_B)
		)
	)
	(_instantiation DAT_O_0_I 0 11966 (_component DAT_O_0_B )
		(_port
			((PADDO)(Q_0))
			((DATO0)(DAT_O(0)))
		)
		(_use (_entity . DAT_O_0_B)
		)
	)
	(_instantiation DAT_I_7_I 0 11968 (_component DAT_I_7_B )
		(_port
			((PADDI)(DAT_I_c_7))
			((DATI7)(DAT_I(7)))
		)
		(_use (_entity . DAT_I_7_B)
		)
	)
	(_instantiation DAT_I_7_MGIOLI 0 11970 (_component DAT_I_7_MGIOL )
		(_port
			((DI)(DAT_I_c_7))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_7))
		)
		(_use (_entity . DAT_I_7_MGIOL)
		)
	)
	(_instantiation DAT_I_6_I 0 11973 (_component DAT_I_6_B )
		(_port
			((PADDI)(DAT_I_c_6))
			((DATI6)(DAT_I(6)))
		)
		(_use (_entity . DAT_I_6_B)
		)
	)
	(_instantiation DAT_I_6_MGIOLI 0 11975 (_component DAT_I_6_MGIOL )
		(_port
			((DI)(DAT_I_c_6))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_6))
		)
		(_use (_entity . DAT_I_6_MGIOL)
		)
	)
	(_instantiation DAT_I_5_I 0 11978 (_component DAT_I_5_B )
		(_port
			((PADDI)(DAT_I_c_5))
			((DATI5)(DAT_I(5)))
		)
		(_use (_entity . DAT_I_5_B)
		)
	)
	(_instantiation DAT_I_5_MGIOLI 0 11980 (_component DAT_I_5_MGIOL )
		(_port
			((DI)(DAT_I_c_5))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_5))
		)
		(_use (_entity . DAT_I_5_MGIOL)
		)
	)
	(_instantiation DAT_I_4_I 0 11983 (_component DAT_I_4_B )
		(_port
			((PADDI)(DAT_I_c_4))
			((DATI4)(DAT_I(4)))
		)
		(_use (_entity . DAT_I_4_B)
		)
	)
	(_instantiation DAT_I_4_MGIOLI 0 11985 (_component DAT_I_4_MGIOL )
		(_port
			((DI)(DAT_I_c_4))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_4))
		)
		(_use (_entity . DAT_I_4_MGIOL)
		)
	)
	(_instantiation DAT_I_3_I 0 11988 (_component DAT_I_3_B )
		(_port
			((PADDI)(DAT_I_c_3))
			((DATI3)(DAT_I(3)))
		)
		(_use (_entity . DAT_I_3_B)
		)
	)
	(_instantiation DAT_I_3_MGIOLI 0 11990 (_component DAT_I_3_MGIOL )
		(_port
			((DI)(DAT_I_c_3))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_3))
		)
		(_use (_entity . DAT_I_3_MGIOL)
		)
	)
	(_instantiation DAT_I_2_I 0 11993 (_component DAT_I_2_B )
		(_port
			((PADDI)(DAT_I_c_2))
			((DATI2)(DAT_I(2)))
		)
		(_use (_entity . DAT_I_2_B)
		)
	)
	(_instantiation DAT_I_2_MGIOLI 0 11995 (_component DAT_I_2_MGIOL )
		(_port
			((DI)(DAT_I_c_2))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_2))
		)
		(_use (_entity . DAT_I_2_MGIOL)
		)
	)
	(_instantiation DAT_I_1_I 0 11998 (_component DAT_I_1_B )
		(_port
			((PADDI)(DAT_I_c_1))
			((DATI1)(DAT_I(1)))
		)
		(_use (_entity . DAT_I_1_B)
		)
	)
	(_instantiation DAT_I_1_MGIOLI 0 12000 (_component DAT_I_1_MGIOL )
		(_port
			((DI)(DAT_I_c_1))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_1))
		)
		(_use (_entity . DAT_I_1_MGIOL)
		)
	)
	(_instantiation DAT_I_0_I 0 12003 (_component DAT_I_0_B )
		(_port
			((PADDI)(DAT_I_c_0))
			((DATI0)(DAT_I(0)))
		)
		(_use (_entity . DAT_I_0_B)
		)
	)
	(_instantiation DAT_I_0_MGIOLI 0 12005 (_component DAT_I_0_MGIOL )
		(_port
			((DI)(DAT_I_c_0))
			((CE)(REG_stb_i))
			((LSR)(RST_I_c))
			((CLK)(CLK_I_c))
			((INP)(Q_0))
		)
		(_use (_entity . DAT_I_0_MGIOL)
		)
	)
	(_instantiation CLK_II 0 12008 (_component CLK_IB )
		(_port
			((PADDI)(CLK_I_c))
			((CLKI)(CLK_I))
		)
		(_use (_entity . CLK_IB)
		)
	)
	(_instantiation ACK_OI 0 12010 (_component ACK_OB )
		(_port
			((PADDO)(ACK_O_c))
			((ACKO)(ACK_O))
		)
		(_use (_entity . ACK_OB)
		)
	)
	(_instantiation clk_counterI 0 12012 (_component clk_counterB )
		(_port
			((PADDI)(clk_counter_c))
			((clkcounter)(clk_counter))
		)
		(_use (_entity . clk_counterB)
		)
	)
	(_instantiation GSR_INST 0 12014 (_component GSR_INSTB )
		(_port
			((GSRNET)(RST_I_c))
		)
		(_use (_entity . GSR_INSTB)
		)
	)
	(_instantiation VHI_INST 0 12016 (_component .machxo2.components.vhi )
		(_port
			((z)(VCCI))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation PUR_INST 0 12018 (_component .machxo2.components.pur )
		(_port
			((pur)(VCCI))
		)
		(_use (_entity machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 10738 (_entity (_in ))))
		(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 10738 (_entity (_in ))))
		(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_out ))))
		(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_out ))))
		(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 10739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10740 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10741 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10741 (_entity (_out ))))
		(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 10741 (_entity (_in ))))
		(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 10742 (_entity (_in ))))
		(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 10742 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10743 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10743 (_entity (_out ))))
		(_signal (_internal triggered_counter_delay_cntr_0 ~extieee.std_logic_1164.STD_LOGIC 0 11195 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr_i ~extieee.std_logic_1164.STD_LOGIC 0 11196 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_0 ~extieee.std_logic_1164.STD_LOGIC 0 11197 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntre ~extieee.std_logic_1164.STD_LOGIC 0 11198 (_architecture (_uni ))))
		(_signal (_internal clk_counter_c ~extieee.std_logic_1164.STD_LOGIC 0 11199 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_0 ~extieee.std_logic_1164.STD_LOGIC 0 11200 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_31 ~extieee.std_logic_1164.STD_LOGIC 0 11201 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_30 ~extieee.std_logic_1164.STD_LOGIC 0 11202 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_14 ~extieee.std_logic_1164.STD_LOGIC 0 11203 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_15 ~extieee.std_logic_1164.STD_LOGIC 0 11204 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_29 ~extieee.std_logic_1164.STD_LOGIC 0 11205 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_28 ~extieee.std_logic_1164.STD_LOGIC 0 11206 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_27 ~extieee.std_logic_1164.STD_LOGIC 0 11207 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_26 ~extieee.std_logic_1164.STD_LOGIC 0 11208 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_12 ~extieee.std_logic_1164.STD_LOGIC 0 11209 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_25 ~extieee.std_logic_1164.STD_LOGIC 0 11210 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_24 ~extieee.std_logic_1164.STD_LOGIC 0 11211 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_23 ~extieee.std_logic_1164.STD_LOGIC 0 11212 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_22 ~extieee.std_logic_1164.STD_LOGIC 0 11213 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_10 ~extieee.std_logic_1164.STD_LOGIC 0 11214 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_21 ~extieee.std_logic_1164.STD_LOGIC 0 11215 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_20 ~extieee.std_logic_1164.STD_LOGIC 0 11216 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_19 ~extieee.std_logic_1164.STD_LOGIC 0 11217 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_18 ~extieee.std_logic_1164.STD_LOGIC 0 11218 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_8 ~extieee.std_logic_1164.STD_LOGIC 0 11219 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_17 ~extieee.std_logic_1164.STD_LOGIC 0 11220 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_16 ~extieee.std_logic_1164.STD_LOGIC 0 11221 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_15 ~extieee.std_logic_1164.STD_LOGIC 0 11222 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_14 ~extieee.std_logic_1164.STD_LOGIC 0 11223 (_architecture (_uni ))))
		(_signal (_internal Q_7 ~extieee.std_logic_1164.STD_LOGIC 0 11224 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_6 ~extieee.std_logic_1164.STD_LOGIC 0 11225 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_13 ~extieee.std_logic_1164.STD_LOGIC 0 11226 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_12 ~extieee.std_logic_1164.STD_LOGIC 0 11227 (_architecture (_uni ))))
		(_signal (_internal Q_6 ~extieee.std_logic_1164.STD_LOGIC 0 11228 (_architecture (_uni ))))
		(_signal (_internal Q_5 ~extieee.std_logic_1164.STD_LOGIC 0 11229 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_11 ~extieee.std_logic_1164.STD_LOGIC 0 11230 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_10 ~extieee.std_logic_1164.STD_LOGIC 0 11231 (_architecture (_uni ))))
		(_signal (_internal Q_4 ~extieee.std_logic_1164.STD_LOGIC 0 11232 (_architecture (_uni ))))
		(_signal (_internal Q_3 ~extieee.std_logic_1164.STD_LOGIC 0 11233 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_4 ~extieee.std_logic_1164.STD_LOGIC 0 11234 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_9 ~extieee.std_logic_1164.STD_LOGIC 0 11235 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_8 ~extieee.std_logic_1164.STD_LOGIC 0 11236 (_architecture (_uni ))))
		(_signal (_internal Q_2 ~extieee.std_logic_1164.STD_LOGIC 0 11237 (_architecture (_uni ))))
		(_signal (_internal Q_1 ~extieee.std_logic_1164.STD_LOGIC 0 11238 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_7 ~extieee.std_logic_1164.STD_LOGIC 0 11239 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_6 ~extieee.std_logic_1164.STD_LOGIC 0 11240 (_architecture (_uni ))))
		(_signal (_internal Q_0 ~extieee.std_logic_1164.STD_LOGIC 0 11241 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_2 ~extieee.std_logic_1164.STD_LOGIC 0 11242 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_5 ~extieee.std_logic_1164.STD_LOGIC 0 11243 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_4 ~extieee.std_logic_1164.STD_LOGIC 0 11244 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_3 ~extieee.std_logic_1164.STD_LOGIC 0 11245 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_2 ~extieee.std_logic_1164.STD_LOGIC 0 11246 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_0 ~extieee.std_logic_1164.STD_LOGIC 0 11247 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_1 ~extieee.std_logic_1164.STD_LOGIC 0 11248 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_31 ~extieee.std_logic_1164.STD_LOGIC 0 11249 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_30 ~extieee.std_logic_1164.STD_LOGIC 0 11250 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_30 ~extieee.std_logic_1164.STD_LOGIC 0 11251 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_29 ~extieee.std_logic_1164.STD_LOGIC 0 11252 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_28 ~extieee.std_logic_1164.STD_LOGIC 0 11253 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_28 ~extieee.std_logic_1164.STD_LOGIC 0 11254 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_27 ~extieee.std_logic_1164.STD_LOGIC 0 11255 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_26 ~extieee.std_logic_1164.STD_LOGIC 0 11256 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_26 ~extieee.std_logic_1164.STD_LOGIC 0 11257 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_25 ~extieee.std_logic_1164.STD_LOGIC 0 11258 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_24 ~extieee.std_logic_1164.STD_LOGIC 0 11259 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_24 ~extieee.std_logic_1164.STD_LOGIC 0 11260 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_23 ~extieee.std_logic_1164.STD_LOGIC 0 11261 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_22 ~extieee.std_logic_1164.STD_LOGIC 0 11262 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_22 ~extieee.std_logic_1164.STD_LOGIC 0 11263 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_21 ~extieee.std_logic_1164.STD_LOGIC 0 11264 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_20 ~extieee.std_logic_1164.STD_LOGIC 0 11265 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_20 ~extieee.std_logic_1164.STD_LOGIC 0 11266 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_19 ~extieee.std_logic_1164.STD_LOGIC 0 11267 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_18 ~extieee.std_logic_1164.STD_LOGIC 0 11268 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_18 ~extieee.std_logic_1164.STD_LOGIC 0 11269 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_17 ~extieee.std_logic_1164.STD_LOGIC 0 11270 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_16 ~extieee.std_logic_1164.STD_LOGIC 0 11271 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_16 ~extieee.std_logic_1164.STD_LOGIC 0 11272 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_15 ~extieee.std_logic_1164.STD_LOGIC 0 11273 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_14 ~extieee.std_logic_1164.STD_LOGIC 0 11274 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_14 ~extieee.std_logic_1164.STD_LOGIC 0 11275 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_13 ~extieee.std_logic_1164.STD_LOGIC 0 11276 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_12 ~extieee.std_logic_1164.STD_LOGIC 0 11277 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_12 ~extieee.std_logic_1164.STD_LOGIC 0 11278 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_11 ~extieee.std_logic_1164.STD_LOGIC 0 11279 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_10 ~extieee.std_logic_1164.STD_LOGIC 0 11280 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_10 ~extieee.std_logic_1164.STD_LOGIC 0 11281 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_9 ~extieee.std_logic_1164.STD_LOGIC 0 11282 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_8 ~extieee.std_logic_1164.STD_LOGIC 0 11283 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_8 ~extieee.std_logic_1164.STD_LOGIC 0 11284 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_7 ~extieee.std_logic_1164.STD_LOGIC 0 11285 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_6 ~extieee.std_logic_1164.STD_LOGIC 0 11286 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_6 ~extieee.std_logic_1164.STD_LOGIC 0 11287 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_5 ~extieee.std_logic_1164.STD_LOGIC 0 11288 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_4 ~extieee.std_logic_1164.STD_LOGIC 0 11289 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_4 ~extieee.std_logic_1164.STD_LOGIC 0 11290 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_3 ~extieee.std_logic_1164.STD_LOGIC 0 11291 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_cry_2 ~extieee.std_logic_1164.STD_LOGIC 0 11292 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_2 ~extieee.std_logic_1164.STD_LOGIC 0 11293 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_delay_cntr_s_1 ~extieee.std_logic_1164.STD_LOGIC 0 11294 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr ~extieee.std_logic_1164.STD_LOGIC 0 11295 (_architecture (_uni ))))
		(_signal (_internal sync_in_c ~extieee.std_logic_1164.STD_LOGIC 0 11296 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_latch_1_sqmuxa_i ~extieee.std_logic_1164.STD_LOGIC 0 11297 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_latch ~extieee.std_logic_1164.STD_LOGIC 0 11298 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_un8_delay_cntr_0_data_tmp_i_15 ~extieee.std_logic_1164.STD_LOGIC 0 11299 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_reset_delay_cntr_1_sqmuxa_i ~extieee.std_logic_1164.STD_LOGIC 0 11300 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_signal_in_delayed ~extieee.std_logic_1164.STD_LOGIC 0 11301 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_signal_in_pulse2 ~extieee.std_logic_1164.STD_LOGIC 0 11302 (_architecture (_uni ))))
		(_signal (_internal triggered_counter_signal_in_pulse ~extieee.std_logic_1164.STD_LOGIC 0 11303 (_architecture (_uni ))))
		(_signal (_internal sync_out_c ~extieee.std_logic_1164.STD_LOGIC 0 11304 (_architecture (_uni ))))
		(_signal (_internal WE_I_c ~extieee.std_logic_1164.STD_LOGIC 0 11305 (_architecture (_uni ))))
		(_signal (_internal ACK_O_c ~extieee.std_logic_1164.STD_LOGIC 0 11306 (_architecture (_uni ))))
		(_signal (_internal REG_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 11307 (_architecture (_uni ))))
		(_signal (_internal RST_I_c ~extieee.std_logic_1164.STD_LOGIC 0 11308 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_7 ~extieee.std_logic_1164.STD_LOGIC 0 11309 (_architecture (_uni ))))
		(_signal (_internal CLK_I_c ~extieee.std_logic_1164.STD_LOGIC 0 11310 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_6 ~extieee.std_logic_1164.STD_LOGIC 0 11311 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_5 ~extieee.std_logic_1164.STD_LOGIC 0 11312 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_4 ~extieee.std_logic_1164.STD_LOGIC 0 11313 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_3 ~extieee.std_logic_1164.STD_LOGIC 0 11314 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_2 ~extieee.std_logic_1164.STD_LOGIC 0 11315 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_1 ~extieee.std_logic_1164.STD_LOGIC 0 11316 (_architecture (_uni ))))
		(_signal (_internal DAT_I_c_0 ~extieee.std_logic_1164.STD_LOGIC 0 11317 (_architecture (_uni ))))
		(_signal (_internal VCCI ~extieee.std_logic_1164.STD_LOGIC 0 11318 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
)
V 000032 55 383 0 structure_con
(_configuration VHDL (structure_con 0 12025 (sync_controller_wb_wrapper))
	(_version va7)
	(_time 1375169572831 2013.07.30 00:32:52)
	(_source (\./../../sync_controller_sync_controller_mapvho.vho\))
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_code 0d0a5d0a5d5b5b1a080e1e56580a080a0f0b08085b)
	(_architecture Structure
	)
)
V 000056 55 4693          1375169573365 TB_ARCHITECTURE
(_unit VHDL (sync_controller_wb_wrapper_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1375169573366 2013.07.30 00:32:53)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1f18491940481e09191259454d1949194a181b181d)
	(_entity
		(_time 1375169225414)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(sync_controller_wb_wrapper
			(_object
				(_port (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component sync_controller_wb_wrapper )
		(_port
			((sync_in)(sync_in))
			((clk_counter)(clk_counter))
			((sync_out)(sync_out))
			((ACK_O)(ACK_O))
			((CLK_I)(CLK_I))
			((DAT_I)(DAT_I))
			((DAT_O)(DAT_O))
			((RST_I)(RST_I))
			((STB_I)(STB_I))
			((WE_I)(WE_I))
			((PRT_O)(PRT_O))
		)
		(_use (_entity . sync_controller_wb_wrapper)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal sync_in ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal clk_counter ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_I ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DAT_I ~STD_LOGIC_VECTOR{7~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal RST_I ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal STB_I ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal WE_I ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ((i 2))))))
		(_signal (_internal sync_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal ACK_O ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal DAT_O ~STD_LOGIC_VECTOR{7~downto~0}~134 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal PRT_O ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40 (_architecture (_uni ))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 43 (_architecture ((ns 4624656385354214932)))))
		(_constant (_internal PERIOD_COUNT ~extSTD.STANDARD.TIME 0 44 (_architecture ((us 4620355447710076109)))))
		(_process
			(line__65(_architecture 0 0 65 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__68(_architecture 2 0 68 (_process (_wait_for)(_target(0)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000059 55 553 0 testbench_for_sync_controller_wb_wrapper
(_configuration VHDL (testbench_for_sync_controller_wb_wrapper 0 91 (sync_controller_wb_wrapper_tb))
	(_version va7)
	(_time 1375169573371 2013.07.30 00:32:53)
	(_source (\C:/my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1f184e184c4948081b1e0d454b194a191c19171a49)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . sync_controller_wb_wrapper behavioral
			)
		)
	)
)
