{"Source Block": ["oh/elink/hdl/elink_example.v@52:62@HdlIdDef", "   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tdone;\t\t\t// From egen_txwr of egen.v\n   wire\t\t\trx_clk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\tsoft_reset;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n"], "Clone Blocks": [["oh/elink/hdl/elink_example.v@53:63", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tdone;\t\t\t// From egen_txwr of egen.v\n   wire\t\t\trx_clk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\tsoft_reset;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n"], ["oh/elink/hdl/elink_example.v@51:61", "   \n   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tdone;\t\t\t// From egen_txwr of egen.v\n   wire\t\t\trx_clk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\tsoft_reset;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n"], ["oh/elink/hdl/elink_example.v@54:64", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tdone;\t\t\t// From egen_txwr of egen.v\n   wire\t\t\trx_clk_pll;\t\t// From elink of elink.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\tsoft_reset;\t\t// From elink of elink.v\n   wire\t\t\ttx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk90;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\ttxrd_access;\t\t// From egen_txrd of egen.v\n"]], "Diff Content": {"Delete": [[57, "   wire\t\t\trx_clk_pll;\t\t// From elink of elink.v\n"]], "Add": [[57, "   wire\t\t\telink_en;\t\t// From elink of elink.v\n"], [57, "   wire\t\t\telink_reset;\t\t// From eclocks of eclocks.v\n"]]}}