Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.24 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.24 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: text_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "text_generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "text_generator"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : text_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 50
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : text_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/text_generator.vhd" in Library work.
Entity <text_generator> compiled.
Entity <text_generator> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <text_generator> (Architecture <behavioral>).
Entity <text_generator> analyzed. Unit <text_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <text_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/text_generator.vhd".
WARNING:Xst:647 - Input <av_line_i<0>> is never used.
WARNING:Xst:647 - Input <zreset_i> is never used.
WARNING:Xst:647 - Input <fvh_i<2>> is never used.
WARNING:Xst:647 - Input <text_on_i> is never used.
WARNING:Xst:646 - Signal <first_line<0>> is assigned but never used.
    Found 3-bit register for signal <color_presence_o>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0016>.
    Found 3-bit 8-to-1 multiplexer for signal <$n0018>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0026>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0029>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 3-bit 4-to-1 multiplexer for signal <$n0040>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0047> created at line 517.
    Found 11-bit addsub for signal <$n0050>.
    Found 3-bit subtractor for signal <$n0051> created at line 376.
    Found 11-bit addsub for signal <$n0052>.
    Found 3-bit subtractor for signal <$n0053> created at line 286.
    Found 12-bit adder for signal <$n0054> created at line 488.
    Found 11-bit comparator equal for signal <$n0056> created at line 353.
    Found 10-bit comparator not equal for signal <$n0079> created at line 258.
    Found 10-bit comparator equal for signal <$n0081> created at line 258.
    Found 3-bit register for signal <bit_pointer>.
    Found 12-bit register for signal <bmp_bit_count>.
    Found 12-bit register for signal <bmp_bit_count_store>.
    Found 11-bit down counter for signal <bmp_h_count>.
    Found 1-bit register for signal <bmp_h_count_was_one>.
    Found 11-bit down counter for signal <bmp_v_count>.
    Found 1-bit register for signal <first_text_line>.
    Found 1-bit register for signal <first_text_line_passed>.
    Found 3-bit register for signal <first_text_sample_delayed>.
    Found 1-bit register for signal <h_count_up_zdown>.
    Found 11-bit register for signal <h_move_count>.
    Found 1-bit register for signal <h_text_on>.
    Found 3-bit shift register for signal <insert_text<5:4>>.
    Found 3-bit shift register for signal <insert_text<3>>.
    Found 1-bit register for signal <insert_text<0>>.
    Found 1-bit register for signal <last_pix_repeat_v>.
    Found 1-bit register for signal <pix_on>.
    Found 3-bit register for signal <pix_repeat_h_count>.
    Found 2-bit register for signal <pix_repeat_h_count_was_zero>.
    Found 3-bit 4-to-1 multiplexer for signal <pix_repeat_minus_1_h>.
    Found 3-bit 8-to-1 multiplexer for signal <pix_repeat_minus_1_v>.
    Found 3-bit register for signal <pix_repeat_v_count>.
    Found 1-bit register for signal <pix_tick>.
    Found 1-bit register for signal <v_count_up_zdown>.
    Found 11-bit register for signal <v_move_count>.
    Found 1-bit register for signal <v_text_on>.
    Summary:
	inferred   2 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   1 Shift register(s).
Unit <text_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 5
 11-bit addsub                     : 2
 12-bit adder                      : 1
 3-bit subtractor                  : 2
# Counters                         : 2
 11-bit down counter               : 2
# Registers                        : 26
 1-bit register                    : 18
 11-bit register                   : 2
 12-bit register                   : 2
 3-bit register                    : 4
# Shift Registers                  : 1
 3-bit shift register              : 1
# Comparators                      : 3
 10-bit comparator equal           : 1
 10-bit comparator not equal       : 1
 11-bit comparator equal           : 1
# Multiplexers                     : 8
 1-bit 4-to-1 multiplexer          : 2
 1-bit 8-to-1 multiplexer          : 1
 12-bit 4-to-1 multiplexer         : 1
 3-bit 4-to-1 multiplexer          : 3
 3-bit 8-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <text_generator>: instances <Mcompar__n0081>, <Mcompar__n0079> of unit <LPM_COMPARE_3> and unit <LPM_COMPARE_2> are dual, second instance is removed

Optimizing unit <text_generator> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block text_generator, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : text_generator.ngr
Top Level Output File Name         : text_generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 124

Macro Statistics :
# Registers                        : 26
#      1-bit register              : 18
#      11-bit register             : 2
#      12-bit register             : 2
#      3-bit register              : 4
# Counters                         : 2
#      11-bit down counter         : 2
# Shift Registers                  : 1
#      3-bit shift register        : 1
# Multiplexers                     : 8
#      1-bit 4-to-1 multiplexer    : 2
#      1-bit 8-to-1 multiplexer    : 1
#      12-bit 4-to-1 multiplexer   : 1
#      3-bit 4-to-1 multiplexer    : 3
#      3-bit 8-to-1 multiplexer    : 1
# Adders/Subtractors               : 3
#      11-bit addsub               : 2
#      12-bit adder                : 1
# Comparators                      : 3
#      10-bit comparator equal     : 1
#      10-bit comparator not equal : 1
#      11-bit comparator equal     : 1

Cell Usage :
# BELS                             : 325
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 1
#      LUT1_L                      : 12
#      LUT2                        : 14
#      LUT2_D                      : 2
#      LUT2_L                      : 19
#      LUT3                        : 38
#      LUT3_L                      : 48
#      LUT4                        : 32
#      LUT4_L                      : 28
#      MUXCY                       : 64
#      MUXF5                       : 5
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 99
#      FDE                         : 99
# Shifters                         : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 119
#      IBUF                        : 104
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     108  out of   9280     1%  
 Number of Slice Flip Flops:            99  out of  18560     0%  
 Number of 4 input LUTs:               195  out of  18560     1%  
 Number of bonded IOBs:                124  out of    556    22%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.450ns (Maximum Frequency: 224.719MHz)
   Minimum input arrival time before clock: 7.561ns
   Maximum output required time after clock: 3.692ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.450ns (frequency: 224.719MHz)
  Total number of paths / destination ports: 911 / 141
-------------------------------------------------------------------------
Delay:               4.450ns (Levels of Logic = 8)
  Source:            v_move_count_2 (FF)
  Destination:       first_text_line_passed (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: v_move_count_2 to first_text_line_passed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.374   0.473  v_move_count_2 (v_move_count_2)
     LUT3:I2->O            1   0.313   0.440  first_line<2>1 (first_line<2>)
     LUT4_L:I3->LO         1   0.313   0.000  Eq_stagelut (N5)
     MUXCY:S->O            1   0.377   0.000  Eq_stagecy (Eq_stage_cyo)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_0 (Eq_stage_cyo1)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_1 (Eq_stage_cyo2)
     MUXCY:CI->O           1   0.042   0.000  Eq_stagecy_rn_2 (Eq_stage_cyo3)
     MUXCY:CI->O           2   0.525   0.473  Eq_stagecy_rn_3 (_n0081)
     LUT4:I2->O            1   0.313   0.390  _n01542 (_n0154)
     FDE:CE                    0.335          first_text_line_passed
    ----------------------------------------
    Total                      4.450ns (2.674ns logic, 1.776ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 1473 / 170
-------------------------------------------------------------------------
Offset:              7.561ns (Levels of Logic = 16)
  Source:            system_i<4> (PAD)
  Destination:       v_move_count_10 (FF)
  Destination Clock: clk_i rising

  Data Path: system_i<4> to v_move_count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.919   0.629  system_i_4_IBUF (system_i_4_IBUF)
     LUT4:I0->O            1   0.313   0.506  step_size<2>34 (CHOICE590)
     LUT2:I1->O            1   0.313   0.440  step_size<2>35 (CHOICE591)
     LUT4:I3->O            1   0.313   0.440  step_size<2>42 (CHOICE592)
     LUT4:I3->O            2   0.313   0.561  step_size<2>49 (step_size<2>)
     LUT3_L:I1->LO         1   0.313   0.000  text_generator__n0050<2>lut (N29)
     MUXCY:S->O            1   0.377   0.000  text_generator__n0050<2>cy (text_generator__n0050<2>_cyo)
     MUXCY:CI->O           1   0.042   0.000  text_generator__n0050<3>cy (text_generator__n0050<3>_cyo)
     MUXCY:CI->O           1   0.042   0.000  text_generator__n0050<4>cy (text_generator__n0050<4>_cyo)
     MUXCY:CI->O           1   0.042   0.000  text_generator__n0050<5>cy (text_generator__n0050<5>_cyo)
     MUXCY:CI->O           1   0.041   0.000  text_generator__n0050<6>cy (text_generator__n0050<6>_cyo)
     MUXCY:CI->O           1   0.041   0.000  text_generator__n0050<7>cy (text_generator__n0050<7>_cyo)
     MUXCY:CI->O           1   0.041   0.000  text_generator__n0050<8>cy (text_generator__n0050<8>_cyo)
     MUXCY:CI->O           0   0.041   0.000  text_generator__n0050<9>cy (text_generator__n0050<9>_cyo)
     XORCY:CI->O           1   0.868   0.418  text_generator__n0050<10>_xor (_n0050<10>)
     LUT3_L:I2->LO         1   0.313   0.000  _n0028<10>1 (_n0028<10>)
     FDE:D                     0.234          v_move_count_10
    ----------------------------------------
    Total                      7.561ns (4.567ns logic, 2.994ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.692ns (Levels of Logic = 1)
  Source:            bmp_bit_count_11 (FF)
  Destination:       ram_address_o<8> (PAD)
  Source Clock:      clk_i rising

  Data Path: bmp_bit_count_11 to ram_address_o<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.374   0.467  bmp_bit_count_11 (bmp_bit_count_11)
     OBUF:I->O                 2.851          ram_address_o_8_OBUF (ram_address_o<8>)
    ----------------------------------------
    Total                      3.692ns (3.225ns logic, 0.467ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
CPU : 22.84 / 24.11 s | Elapsed : 23.00 / 23.00 s
 
--> 

Total memory usage is 151256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

