{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446781430595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ArrayUltrasound EP3C40F484C8 " "Selected device EP3C40F484C8 for design \"ArrayUltrasound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446781430914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446781431000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446781431011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446781431011 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4061 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446781431421 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4062 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446781431421 ""}  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4061 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1446781431421 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTH " "Input \"OUTH\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 30 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTH " "Input \"OUTH\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 30 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTG " "Input \"OUTG\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 29 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTF " "Input \"OUTF\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 28 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTE " "Input \"OUTE\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 27 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTD " "Input \"OUTD\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 26 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTC " "Input \"OUTC\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 25 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTB " "Input \"OUTB\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 24 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTA " "Input \"OUTA\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 23 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTG " "Input \"OUTG\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 29 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTF " "Input \"OUTF\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 28 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTE " "Input \"OUTE\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 27 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTD " "Input \"OUTD\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 26 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTC " "Input \"OUTC\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 25 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTB " "Input \"OUTB\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 24 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll OUTA " "Input \"OUTA\" that is fed by the compensated output clock of PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 23 0 0 } } { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1446781431424 ""}  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "altlvds_rx.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "LVDS_AD.v" "" { Text "D:/fpga_linear_128/LVDS_AD.v" 91 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 332 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1446781431424 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Implemented PLL \"LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock -33.7 degrees -22.5 degrees " "Can't achieve requested value -33.7 degrees for clock output LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock of parameter phase shift -- achieved value of -22.5 degrees" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4044 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446781431430 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] -5.6 degrees -3.7 degrees " "Can't achieve requested value -5.6 degrees for clock output LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] of parameter phase shift -- achieved value of -3.7 degrees" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 192 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4040 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446781431430 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock 6 1 -22 -208 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of -22 degrees (-208 ps) for LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4044 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446781431430 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -4 -208 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -4 degrees (-208 ps) for LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 192 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4040 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446781431430 ""}  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 199 -1 0 } } { "" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4044 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1446781431430 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1446781432583 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446781433832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Device EP3C55F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446781433832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446781433832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446781433832 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446781433832 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 51033 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446781433938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 51035 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446781433938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 51037 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446781433938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 51039 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446781433938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446781433938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446781433947 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446781434245 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTH OUTH(n) " "Pin \"OUTH\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTH(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTH } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTH" } { 0 "OUTH(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 30 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1233 9224 9983 0} { 0 { 0 ""} 0 1323 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTH(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTH(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTG OUTG(n) " "Pin \"OUTG\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTG(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTG } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTG" } { 0 "OUTG(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 29 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1232 9224 9983 0} { 0 { 0 ""} 0 1322 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTG(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTG(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTF OUTF(n) " "Pin \"OUTF\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTF(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTF } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTF" } { 0 "OUTF(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 28 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1231 9224 9983 0} { 0 { 0 ""} 0 1321 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTF(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTF(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTE OUTE(n) " "Pin \"OUTE\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTE(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTE } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTE" } { 0 "OUTE(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 27 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1230 9224 9983 0} { 0 { 0 ""} 0 1320 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTE(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTE(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTD OUTD(n) " "Pin \"OUTD\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTD(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTD } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTD" } { 0 "OUTD(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 26 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1229 9224 9983 0} { 0 { 0 ""} 0 1319 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTD(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTD(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTC OUTC(n) " "Pin \"OUTC\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTC(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTC } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTC" } { 0 "OUTC(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 25 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1228 9224 9983 0} { 0 { 0 ""} 0 1318 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTC(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTC(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTB OUTB(n) " "Pin \"OUTB\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTB(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTB } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTB" } { 0 "OUTB(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 24 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1227 9224 9983 0} { 0 { 0 ""} 0 1317 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTB(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTB(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "OUTA OUTA(n) " "Pin \"OUTA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"OUTA(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTA } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUTA" } { 0 "OUTA(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 23 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1226 9224 9983 0} { 0 { 0 ""} 0 1316 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { OUTA(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUTA(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FCO FCO(n) " "Pin \"FCO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FCO(n)\"" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { FCO } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FCO" } { 0 "FCO(n)" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 22 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FCO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1225 9224 9983 0} { 0 { 0 ""} 0 1315 9224 9983 0}  }  } } { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { FCO(n) } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FCO(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446781436005 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1446781436005 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "319 " "TimeQuest Timing Analyzer is analyzing 319 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446781440485 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446781440529 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446781440529 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446781440529 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446781440529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ArrayUltrasound.sdc " "Synopsys Design Constraints File file not found: 'ArrayUltrasound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446781440704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sysclk " "Node: sysclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|sysclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "End_Gate " "Node: End_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|End_Gate"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_Gate " "Node: RX_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|RX_Gate"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Pr_Gate " "Node: Pr_Gate was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|Pr_Gate"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC3200_SPI_CS " "Node: CC3200_SPI_CS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|CC3200_SPI_CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Envelop " "Node: Envelop was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|Envelop"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CC3200_SPI_CLK " "Node: CC3200_SPI_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|CC3200_SPI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_Gate_Reg " "Node: RX_Gate_Reg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440770 "|ArrayUltrasound|RX_Gate_Reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word " "Node: AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440771 "|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FCO " "Node: FCO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440771 "|ArrayUltrasound|FCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Transmit:Transmit_Inst\|Pr_Gate_Reg1 " "Node: Transmit:Transmit_Inst\|Pr_Gate_Reg1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446781440771 "|ArrayUltrasound|Transmit:Transmit_Inst|Pr_Gate_Reg1"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441050 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441050 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441050 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: LVDS_AD_inst_A\|altlvds_rx_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441050 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1446781441050 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446781441086 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446781441086 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1446781441086 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446781441087 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441087 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446781441087 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446781441087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2) " "Automatically promoted node LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442229 ""}  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 352 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock" } } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4044 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442229 ""}  } { { "db/lvds_ad_lvds_rx.v" "" { Text "D:/fpga_linear_128/db/lvds_ad_lvds_rx.v" 352 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LVDS_AD:LVDS_AD_inst_A\|altlvds_rx:altlvds_rx_component\|LVDS_AD_lvds_rx:auto_generated\|fast_clock" } } } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4044 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442229 ""}  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 80 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4061 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442229 ""}  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 80 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4061 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node sysclk~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCLK~output " "Destination node ADCLK~output" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 20 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 50992 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442230 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 3 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 51002 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""}  } { { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19580 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pr_Gate  " "Automatically promoted node Pr_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync~reg0 " "Destination node sync~reg0" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 380 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sync~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdin~5 " "Destination node sdin~5" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 40 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdin~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Send_Data\[13\]~0 " "Destination node Send_Data\[13\]~0" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 380 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Send_Data[13]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 20102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|AX\[0\]~0 " "Destination node Transmit:Transmit_Inst\|AX\[0\]~0" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|AX[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 42911 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Pr_Gate_Reg1 " "Destination node Transmit:Transmit_Inst\|Pr_Gate_Reg1" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 615 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Pr_Gate_Reg1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[127\]~2 " "Destination node Transmit:Transmit_Inst\|Shift_SEQ\[127\]~2" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[127]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41810 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[126\]~6 " "Destination node Transmit:Transmit_Inst\|Shift_SEQ\[126\]~6" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[126]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41818 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[125\]~10 " "Destination node Transmit:Transmit_Inst\|Shift_SEQ\[125\]~10" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[125]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41826 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[124\]~14 " "Destination node Transmit:Transmit_Inst\|Shift_SEQ\[124\]~14" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[124]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_SEQ\[123\]~18 " "Destination node Transmit:Transmit_Inst\|Shift_SEQ\[123\]~18" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 786 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_SEQ[123]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41842 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446781442230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442230 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 167 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pr_Gate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4509 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmit:Transmit_Inst\|Pr_Gate_Trigger  " "Automatically promoted node Transmit:Transmit_Inst\|Pr_Gate_Trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~2 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[0\]~2" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41806 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~6 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[1\]~6" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41814 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~10 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[2\]~10" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41822 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~14 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[3\]~14" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41830 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~18 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[4\]~18" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41838 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~22 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[5\]~22" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[5]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41846 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~26 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[6\]~26" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[6]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41854 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~30 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[7\]~30" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[7]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41862 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~34 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[8\]~34" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[8]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41870 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~38 " "Destination node Transmit:Transmit_Inst\|Shift_HW_SW\[9\]~38" {  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 647 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Shift_HW_SW[9]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41878 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446781442231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442231 ""}  } { { "Transmit.v" "" { Text "D:/fpga_linear_128/Transmit.v" 613 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmit:Transmit_Inst|Pr_Gate_Trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 41321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word  " "Automatically promoted node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word~0 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_New_Word~0" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 55 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 20075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~2 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[7\]~2" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~2 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[15\]~2" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[15]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19698 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\]~4 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[6\]~4" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[6]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~8 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[5\]~8" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[5]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19716 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~12 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[4\]~12" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[4]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~16 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[3\]~16" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[3]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~6 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[7\]~6" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[7]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~20 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|Wr_Data\[2\]~20" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|Wr_Data[2]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~8 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SPI_AD:SPI_AD_Inst\|CMD\[6\]~8" {  } { { "SPI_AD.v" "" { Text "D:/fpga_linear_128/SPI_AD.v" 27 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst|CMD[6]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 19753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446781442232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442232 ""}  } { { "AD9273_SPI_Config.v" "" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 55 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_New_Word } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3753 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "End_Gate  " "Automatically promoted node End_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "End_Gate_Reg " "Destination node End_Gate_Reg" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 432 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { End_Gate_Reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 169 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { End_Gate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4507 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RX_Gate  " "Automatically promoted node RX_Gate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RX_Gate_Reg " "Destination node RX_Gate_Reg" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 426 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RX_Gate_Reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 168 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RX_Gate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4508 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RX_Gate_Reg  " "Automatically promoted node RX_Gate_Reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[9\] " "Destination node Receive:Receive_Inst\|DAS_Value\[9\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[8\] " "Destination node Receive:Receive_Inst\|DAS_Value\[8\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3506 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[7\] " "Destination node Receive:Receive_Inst\|DAS_Value\[7\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[6\] " "Destination node Receive:Receive_Inst\|DAS_Value\[6\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3508 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[5\] " "Destination node Receive:Receive_Inst\|DAS_Value\[5\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[4\] " "Destination node Receive:Receive_Inst\|DAS_Value\[4\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[3\] " "Destination node Receive:Receive_Inst\|DAS_Value\[3\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[1\] " "Destination node Receive:Receive_Inst\|DAS_Value\[1\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3513 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[0\] " "Destination node Receive:Receive_Inst\|DAS_Value\[0\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|DAS_Value\[14\] " "Destination node Receive:Receive_Inst\|DAS_Value\[14\]" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 404 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|DAS_Value[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442234 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 426 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RX_Gate_Reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4546 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|at_source_valid_s  " "Automatically promoted node lf:LF_Inst\|lf_ast:lf_ast_inst\|auk_dspip_avalon_streaming_source_fir_90:source\|at_source_valid_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[4\] " "Destination node LF_Reg\[4\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[0\] " "Destination node LF_Reg\[0\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[3\] " "Destination node LF_Reg\[3\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[5\] " "Destination node LF_Reg\[5\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[6\] " "Destination node LF_Reg\[6\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[7\] " "Destination node LF_Reg\[7\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[1\] " "Destination node LF_Reg\[1\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LF_Reg\[2\] " "Destination node LF_Reg\[2\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LF_Reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seg_Enable " "Destination node Seg_Enable" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 587 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seg_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sum_Log\[11\] " "Destination node Sum_Log\[11\]" {  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 626 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum_Log[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4425 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446781442235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442235 ""}  } { { "auk_dspip_avalon_streaming_source_fir_90.vhd" "" { Text "D:/fpga_linear_128/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_90.vhd" 362 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source|at_source_valid_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n  " "Automatically promoted node RST_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SND_DATA\[6\]~0 " "Destination node AD9273_SPI_Config:AD9273_SPI_Config_Inst\|SND_DATA\[6\]~0" {  } { { "AD9273_SPI_Config.v" "" { Text "D:/fpga_linear_128/AD9273_SPI_Config.v" 77 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9273_SPI_Config:AD9273_SPI_Config_Inst|SND_DATA[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 21197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442237 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 75 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4498 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sample_Gate_Reg  " "Automatically promoted node Sample_Gate_Reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446781442237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receive:Receive_Inst\|So_Gate " "Destination node Receive:Receive_Inst\|So_Gate" {  } { { "Receive.v" "" { Text "D:/fpga_linear_128/Receive.v" 10 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receive:Receive_Inst|So_Gate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 3611 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446781442237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446781442237 ""}  } { { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 430 -1 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sample_Gate_Reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 4542 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446781442237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446781446163 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446781446222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446781446225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446781446291 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446781449157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446781449158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446781449216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446781452209 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446781452269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446781452269 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781452587 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781453005 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] sclk~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "D:/fpga_linear_128/PLL.v" 96 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 157 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1446781453485 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] SPI_CLK~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SPI_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/fpga_linear_128/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera_13_0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "D:/fpga_linear_128/PLL.v" 96 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 157 0 0 } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1446781453486 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446781454072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446781460508 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781461097 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781461653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446781473490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446781473529 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446781535842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:02 " "Fitter placement operations ending: elapsed time is 00:01:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446781535843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446781540549 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781542893 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1446781543372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "D:/fpga_linear_128/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446781553779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446781553779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446781561819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.08 " "Total time spent on timing analysis during the Fitter is 9.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446781562767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446781562852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446781565747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446781565815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446781569571 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446781571417 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446781573656 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone III " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_Data 3.3-V LVTTL AB19 " "Pin SPI_Data uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { SPI_Data } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_Data" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 33 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL A12 " "Pin sysclk uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { sysclk } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 3 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Envelop 3.3-V LVTTL F2 " "Pin Envelop uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { Envelop } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Envelop" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 71 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Envelop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_CS 3.3-V LVTTL F1 " "Pin CC3200_SPI_CS uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { CC3200_SPI_CS } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_CS" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 66 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_CLK 3.3-V LVTTL J1 " "Pin CC3200_SPI_CLK uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { CC3200_SPI_CLK } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_CLK" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 65 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CC3200_SPI_DOUT 3.3-V LVTTL H2 " "Pin CC3200_SPI_DOUT uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_13_0sp1/quartus/bin64/pin_planner.ppl" { CC3200_SPI_DOUT } } } { "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_13_0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC3200_SPI_DOUT" } } } } { "ArrayUltrasound.v" "" { Text "D:/fpga_linear_128/ArrayUltrasound.v" 68 0 0 } } { "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera_13_0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CC3200_SPI_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga_linear_128/" { { 0 { 0 ""} 0 1243 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446781574053 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1446781574053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_linear_128/ArrayUltrasound.fit.smsg " "Generated suppressed messages file D:/fpga_linear_128/ArrayUltrasound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446781576652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446781582881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 11:46:22 2015 " "Processing ended: Fri Nov 06 11:46:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446781582881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446781582881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446781582881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446781582881 ""}
