

================================================================
== Vivado HLS Report for 'big_mult_v3small'
================================================================
* Date:           Tue May 21 18:44:33 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.290|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 3  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      1|        0|    2572|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      69|
|Register             |        -|      -|      509|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      1|      509|    2641|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |pp_0_V_fu_302_p2           |     *    |      1|  0|   17|          46|          39|
    |Ui_1_fu_474_p2             |     +    |      0|  0|   15|           5|           6|
    |i_3_fu_434_p2              |     +    |      0|  0|    9|           2|           1|
    |i_4_fu_175_p2              |     +    |      0|  0|    9|           2|           1|
    |pps_1_V_fu_412_p2          |     +    |      0|  0|   63|          56|          56|
    |tmp_56_fu_197_p2           |     +    |      0|  0|   15|           6|           5|
    |tmp_61_fu_446_p2           |     +    |      0|  0|    9|           2|           1|
    |tmp_722_fu_226_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_723_fu_232_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_724_fu_238_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_728_fu_267_p2          |     -    |      0|  0|   15|           6|           6|
    |tmp_742_fu_524_p2          |     -    |      0|  0|   15|           7|           7|
    |tmp_746_fu_554_p2          |     -    |      0|  0|   15|           7|           7|
    |p_Result_60_fu_293_p2      |    and   |      0|  0|   46|          46|          46|
    |p_demorgan_fu_608_p2       |    and   |      0|  0|   85|          85|          85|
    |tmp_756_fu_620_p2          |    and   |      0|  0|   85|          85|          85|
    |tmp_757_fu_626_p2          |    and   |      0|  0|   85|          85|          85|
    |cond1_fu_484_p2            |   icmp   |      0|  0|    8|           2|           1|
    |cond_fu_366_p2             |   icmp   |      0|  0|    8|           2|           1|
    |exitcond1_fu_169_p2        |   icmp   |      0|  0|    8|           2|           2|
    |exitcond2_fu_360_p2        |   icmp   |      0|  0|    8|           2|           2|
    |exitcond_fu_440_p2         |   icmp   |      0|  0|    9|           2|           3|
    |sel_tmp2_fu_322_p2         |   icmp   |      0|  0|    8|           2|           1|
    |sel_tmp_fu_308_p2          |   icmp   |      0|  0|    8|           2|           1|
    |tmp_739_fu_510_p2          |   icmp   |      0|  0|   20|          32|          32|
    |tmp_fu_211_p2              |   icmp   |      0|  0|   11|           6|           6|
    |tmp_s_fu_181_p2            |   icmp   |      0|  0|    9|           2|           3|
    |tmp_731_fu_281_p2          |   lshr   |      0|  0|  146|          46|          46|
    |tmp_732_fu_287_p2          |   lshr   |      0|  0|  146|           2|          46|
    |tmp_754_fu_602_p2          |   lshr   |      0|  0|  267|           2|          85|
    |p_Result_59_fu_632_p2      |    or    |      0|  0|   85|          85|          85|
    |Ui_fu_203_p3               |  select  |      0|  0|    6|           1|           6|
    |p_v_fu_392_p3              |  select  |      0|  0|   39|           1|          39|
    |pp_2_V_1_fu_328_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_2_fu_336_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_3_fu_344_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_5_fu_352_p3         |  select  |      0|  0|   56|           1|          56|
    |pp_2_V_fu_314_p3           |  select  |      0|  0|   56|           1|          56|
    |pp_V_load_1_phi_fu_404_p3  |  select  |      0|  0|   56|           1|          56|
    |pps_2_V_1_fu_418_p3        |  select  |      0|  0|   56|           1|          56|
    |pps_2_V_2_fu_426_p3        |  select  |      0|  0|   56|           1|          56|
    |tmp_725_fu_244_p3          |  select  |      0|  0|    6|           1|           6|
    |tmp_726_fu_252_p3          |  select  |      0|  0|   46|           1|          46|
    |tmp_727_fu_259_p3          |  select  |      0|  0|    6|           1|           6|
    |tmp_738_fu_498_p3          |  select  |      0|  0|   17|           1|          17|
    |tmp_743_fu_530_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_744_fu_538_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_745_fu_546_p3          |  select  |      0|  0|    7|           1|           7|
    |tmp_752_fu_588_p3          |  select  |      0|  0|   95|           1|          85|
    |tmp_750_fu_572_p2          |    shl   |      0|  0|  267|          85|          85|
    |tmp_753_fu_596_p2          |    shl   |      0|  0|  267|           2|          85|
    |tmp_755_fu_614_p2          |    xor   |      0|  0|   85|          85|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      1|  0| 2572|         837|        1608|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |ap_return    |   9|          2|   85|        170|
    |i_1_reg_136  |   9|          2|    2|          4|
    |i_2_reg_158  |   9|          2|    2|          4|
    |i_reg_100    |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  69|         14|   92|        188|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_return_preg       |  85|   0|   85|          0|
    |i_1_reg_136          |   2|   0|    2|          0|
    |i_2_reg_158          |   2|   0|    2|          0|
    |i_4_reg_663          |   2|   0|    2|          0|
    |i_reg_100            |   2|   0|    2|          0|
    |p_Result_60_reg_668  |  46|   0|   46|          0|
    |p_Val2_s_reg_147     |  85|   0|   85|          0|
    |pp_V_1_s_reg_76      |  56|   0|   56|          0|
    |pp_V_2_s_reg_64      |  56|   0|   56|          0|
    |pps_0_V_reg_88       |  56|   0|   56|          0|
    |pps_V_1_s_reg_112    |  56|   0|   56|          0|
    |pps_V_2_s_reg_124    |  56|   0|   56|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 509|   0|  509|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_start   |  in |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_done    | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_idle    | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_ready   | out |    1| ap_ctrl_hs | big_mult_v3small | return value |
|ap_return  | out |   85| ap_ctrl_hs | big_mult_v3small | return value |
|a_V        |  in |   46|   ap_none  |        a_V       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
5 --> 
	5  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_read = call i46 @_ssdm_op_Read.ap_auto.i46(i46 %a_V)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 6 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.83ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%pp_V_2_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_1, %_ifconv ]"   --->   Operation 8 'phi' 'pp_V_2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%pp_V_1_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_3, %_ifconv ]"   --->   Operation 9 'phi' 'pp_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pps_0_V = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_5, %_ifconv ]"   --->   Operation 10 'phi' 'pps_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader167.preheader ], [ %i_4, %_ifconv ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.53ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 12 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%i_4 = add i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 14 'add' 'i_4' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %arrayctor.loop1.preheader.preheader, label %_ifconv" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.53ns)   --->   "%tmp_s = icmp eq i2 %i, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %i, i2 0, i2 %i)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 17 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.11ns)   --->   "%tmp_56 = add i6 %Lo_assign, 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 18 'add' 'tmp_56' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.25ns)   --->   "%Ui = select i1 %tmp_s, i6 -19, i6 %tmp_56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 19 'select' 'Ui' <Predicate = (!exitcond1)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%tmp = icmp ugt i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 20 'icmp' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_721 = call i46 @llvm.part.select.i46(i46 %a_V_read, i32 45, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 21 'partselect' 'tmp_721' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.11ns)   --->   "%tmp_722 = sub i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 22 'sub' 'tmp_722' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.11ns)   --->   "%tmp_723 = sub i6 -19, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 23 'sub' 'tmp_723' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.11ns)   --->   "%tmp_724 = sub i6 %Ui, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 24 'sub' 'tmp_724' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_728)   --->   "%tmp_725 = select i1 %tmp, i6 %tmp_722, i6 %tmp_724" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 25 'select' 'tmp_725' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_726 = select i1 %tmp, i46 %tmp_721, i46 %a_V_read" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 26 'select' 'tmp_726' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_727 = select i1 %tmp, i6 %tmp_723, i6 %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 27 'select' 'tmp_727' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.11ns) (out node of the LUT)   --->   "%tmp_728 = sub i6 -19, %tmp_725" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 28 'sub' 'tmp_728' <Predicate = (!exitcond1)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_731)   --->   "%tmp_729 = zext i6 %tmp_727 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 29 'zext' 'tmp_729' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_60)   --->   "%tmp_730 = zext i6 %tmp_728 to i46" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 30 'zext' 'tmp_730' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_731 = lshr i46 %tmp_726, %tmp_729" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 31 'lshr' 'tmp_731' <Predicate = (!exitcond1)> <Delay = 1.64> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_60)   --->   "%tmp_732 = lshr i46 -1, %tmp_730" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 32 'lshr' 'tmp_732' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.00ns) (out node of the LUT)   --->   "%p_Result_60 = and i46 %tmp_731, %tmp_732" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 33 'and' 'p_Result_60' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.83ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 34 'br' <Predicate = (exitcond1)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 6.29>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_57 = zext i46 %p_Result_60 to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 35 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (5.77ns)   --->   "%pp_0_V = mul i56 %tmp_57, 396564993198" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 36 'mul' 'pp_0_V' <Predicate = true> <Delay = 5.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.53ns)   --->   "%sel_tmp = icmp eq i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 37 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_1)   --->   "%pp_2_V = select i1 %sel_tmp, i56 %pp_V_2_s, i56 %pp_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 38 'select' 'pp_2_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.53ns)   --->   "%sel_tmp2 = icmp eq i2 %i, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 39 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_1 = select i1 %sel_tmp2, i56 %pp_V_2_s, i56 %pp_2_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 40 'select' 'pp_2_V_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_3)   --->   "%pp_2_V_2 = select i1 %sel_tmp, i56 %pp_0_V, i56 %pp_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 41 'select' 'pp_2_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_3 = select i1 %sel_tmp2, i56 %pp_V_1_s, i56 %pp_2_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 42 'select' 'pp_2_V_3' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.51ns)   --->   "%pp_2_V_5 = select i1 %sel_tmp2, i56 %pp_0_V, i56 %pps_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 43 'select' 'pp_2_V_5' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.64>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%pps_V_1_s = phi i56 [ %pps_2_V_1, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 45 'phi' 'pps_V_1_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%pps_V_2_s = phi i56 [ %pps_2_V_2, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 46 'phi' 'pps_V_2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_3, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 1, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.53ns)   --->   "%exitcond2 = icmp eq i2 %i_1, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 48 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 49 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.53ns)   --->   "%cond = icmp eq i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 51 'icmp' 'cond' <Predicate = (!exitcond2)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_642 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_0_V, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 52 'partselect' 'tmp_642' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_643 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_V_1_s, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 53 'partselect' 'tmp_643' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%p_v = select i1 %cond, i39 %tmp_642, i39 %tmp_643" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 54 'select' 'p_v' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%r_V = zext i39 %p_v to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 55 'zext' 'r_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%pp_V_load_1_phi = select i1 %cond, i56 %pp_V_1_s, i56 %pp_V_2_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 56 'select' 'pp_V_load_1_phi' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns) (out node of the LUT)   --->   "%pps_1_V = add i56 %r_V, %pp_V_load_1_phi" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 57 'add' 'pps_1_V' <Predicate = (!exitcond2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.51ns)   --->   "%pps_2_V_1 = select i1 %cond, i56 %pps_1_V, i56 %pps_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 58 'select' 'pps_2_V_1' <Predicate = (!exitcond2)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.51ns)   --->   "%pps_2_V_2 = select i1 %cond, i56 %pps_V_2_s, i56 %pps_1_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 59 'select' 'pps_2_V_2' <Predicate = (!exitcond2)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.72ns)   --->   "%i_3 = add i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 60 'add' 'i_3' <Predicate = (!exitcond2)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 61 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.83ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 62 'br' <Predicate = (exitcond2)> <Delay = 0.83>

State 5 <SV = 3> <Delay = 4.84>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i85 [ %p_Result_59, %._crit_edge168 ], [ undef, %.preheader.preheader ]"   --->   Operation 63 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_61, %._crit_edge168 ], [ 0, %.preheader.preheader ]" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 64 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.53ns)   --->   "%exitcond = icmp eq i2 %i_2, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 65 'icmp' 'exitcond' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 66 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.72ns)   --->   "%tmp_61 = add i2 %i_2, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 67 'add' 'tmp_61' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %0, label %._crit_edge168" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_735 = trunc i2 %i_2 to i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 69 'trunc' 'tmp_735' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Li = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_735, i2 0, i2 %i_2)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 70 'bitconcatenate' 'Li' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Li_cast1 = zext i5 %Li to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 71 'zext' 'Li_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%Li_cast = zext i5 %Li to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 72 'zext' 'Li_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.11ns)   --->   "%Ui_1 = add i6 16, %Li_cast1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 73 'add' 'Ui_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%Ui_1_cast = zext i6 %Ui_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 74 'zext' 'Ui_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.53ns)   --->   "%cond1 = icmp eq i2 %i_2, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 75 'icmp' 'cond1' <Predicate = (!exitcond)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_736 = trunc i56 %pps_0_V to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 76 'trunc' 'tmp_736' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_737 = trunc i56 %pps_V_1_s to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 77 'trunc' 'tmp_737' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_738 = select i1 %cond1, i17 %tmp_736, i17 %tmp_737" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 78 'select' 'tmp_738' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_V = zext i17 %tmp_738 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 79 'zext' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.84ns)   --->   "%tmp_739 = icmp ugt i32 %Li_cast, %Ui_1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 80 'icmp' 'tmp_739' <Predicate = (!exitcond)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_740 = zext i5 %Li to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 81 'zext' 'tmp_740' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_741 = zext i6 %Ui_1 to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 82 'zext' 'tmp_741' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.20ns)   --->   "%tmp_742 = sub i7 -44, %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 83 'sub' 'tmp_742' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_746)   --->   "%tmp_743 = select i1 %tmp_739, i7 %tmp_740, i7 %tmp_741" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 84 'select' 'tmp_743' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_744 = select i1 %tmp_739, i7 %tmp_741, i7 %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 85 'select' 'tmp_744' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_745 = select i1 %tmp_739, i7 %tmp_742, i7 %tmp_740" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 86 'select' 'tmp_745' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.20ns) (out node of the LUT)   --->   "%tmp_746 = sub i7 -44, %tmp_743" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 87 'sub' 'tmp_746' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_750)   --->   "%tmp_747 = zext i7 %tmp_745 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 88 'zext' 'tmp_747' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_748 = zext i7 %tmp_744 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 89 'zext' 'tmp_748' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_749 = zext i7 %tmp_746 to i85" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 90 'zext' 'tmp_749' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.29ns) (out node of the LUT)   --->   "%tmp_750 = shl i85 %tmp_V, %tmp_747" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 91 'shl' 'tmp_750' <Predicate = (!exitcond)> <Delay = 1.29> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_751 = call i85 @llvm.part.select.i85(i85 %tmp_750, i32 84, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 92 'partselect' 'tmp_751' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_752 = select i1 %tmp_739, i85 %tmp_751, i85 %tmp_750" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 93 'select' 'tmp_752' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_753 = shl i85 -1, %tmp_748" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 94 'shl' 'tmp_753' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_754 = lshr i85 -1, %tmp_749" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 95 'lshr' 'tmp_754' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_demorgan = and i85 %tmp_753, %tmp_754" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 96 'and' 'p_demorgan' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_755 = xor i85 %p_demorgan, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 97 'xor' 'tmp_755' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_756 = and i85 %p_Val2_s, %tmp_755" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 98 'and' 'tmp_756' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_59)   --->   "%tmp_757 = and i85 %tmp_752, %p_demorgan" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 99 'and' 'tmp_757' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_Result_59 = or i85 %tmp_756, %tmp_757" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 100 'or' 'p_Result_59' <Predicate = (!exitcond)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 101 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_734 = trunc i56 %pps_V_2_s to i51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 102 'trunc' 'tmp_734' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i85 @llvm.part.set.i85.i51(i85 %p_Val2_s, i51 %tmp_734, i32 34, i32 84)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:291]   --->   Operation 103 'partset' 'p_Result_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "ret i85 %p_Result_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:293]   --->   Operation 104 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read        (read             ) [ 001100]
StgValue_7      (br               ) [ 011100]
pp_V_2_s        (phi              ) [ 001110]
pp_V_1_s        (phi              ) [ 001110]
pps_0_V         (phi              ) [ 001111]
i               (phi              ) [ 001100]
exitcond1       (icmp             ) [ 001100]
empty           (speclooptripcount) [ 000000]
i_4             (add              ) [ 011100]
StgValue_15     (br               ) [ 000000]
tmp_s           (icmp             ) [ 000000]
Lo_assign       (bitconcatenate   ) [ 000000]
tmp_56          (add              ) [ 000000]
Ui              (select           ) [ 000000]
tmp             (icmp             ) [ 000000]
tmp_721         (partselect       ) [ 000000]
tmp_722         (sub              ) [ 000000]
tmp_723         (sub              ) [ 000000]
tmp_724         (sub              ) [ 000000]
tmp_725         (select           ) [ 000000]
tmp_726         (select           ) [ 000000]
tmp_727         (select           ) [ 000000]
tmp_728         (sub              ) [ 000000]
tmp_729         (zext             ) [ 000000]
tmp_730         (zext             ) [ 000000]
tmp_731         (lshr             ) [ 000000]
tmp_732         (lshr             ) [ 000000]
p_Result_60     (and              ) [ 000100]
StgValue_34     (br               ) [ 001110]
tmp_57          (zext             ) [ 000000]
pp_0_V          (mul              ) [ 000000]
sel_tmp         (icmp             ) [ 000000]
pp_2_V          (select           ) [ 000000]
sel_tmp2        (icmp             ) [ 000000]
pp_2_V_1        (select           ) [ 011100]
pp_2_V_2        (select           ) [ 000000]
pp_2_V_3        (select           ) [ 011100]
pp_2_V_5        (select           ) [ 011100]
StgValue_44     (br               ) [ 011100]
pps_V_1_s       (phi              ) [ 000011]
pps_V_2_s       (phi              ) [ 000011]
i_1             (phi              ) [ 000010]
exitcond2       (icmp             ) [ 000010]
empty_46        (speclooptripcount) [ 000000]
StgValue_50     (br               ) [ 000000]
cond            (icmp             ) [ 000000]
tmp_642         (partselect       ) [ 000000]
tmp_643         (partselect       ) [ 000000]
p_v             (select           ) [ 000000]
r_V             (zext             ) [ 000000]
pp_V_load_1_phi (select           ) [ 000000]
pps_1_V         (add              ) [ 000000]
pps_2_V_1       (select           ) [ 001010]
pps_2_V_2       (select           ) [ 001010]
i_3             (add              ) [ 001010]
StgValue_61     (br               ) [ 001010]
StgValue_62     (br               ) [ 000011]
p_Val2_s        (phi              ) [ 000001]
i_2             (phi              ) [ 000001]
exitcond        (icmp             ) [ 000001]
empty_47        (speclooptripcount) [ 000000]
tmp_61          (add              ) [ 000011]
StgValue_68     (br               ) [ 000000]
tmp_735         (trunc            ) [ 000000]
Li              (bitconcatenate   ) [ 000000]
Li_cast1        (zext             ) [ 000000]
Li_cast         (zext             ) [ 000000]
Ui_1            (add              ) [ 000000]
Ui_1_cast       (zext             ) [ 000000]
cond1           (icmp             ) [ 000000]
tmp_736         (trunc            ) [ 000000]
tmp_737         (trunc            ) [ 000000]
tmp_738         (select           ) [ 000000]
tmp_V           (zext             ) [ 000000]
tmp_739         (icmp             ) [ 000000]
tmp_740         (zext             ) [ 000000]
tmp_741         (zext             ) [ 000000]
tmp_742         (sub              ) [ 000000]
tmp_743         (select           ) [ 000000]
tmp_744         (select           ) [ 000000]
tmp_745         (select           ) [ 000000]
tmp_746         (sub              ) [ 000000]
tmp_747         (zext             ) [ 000000]
tmp_748         (zext             ) [ 000000]
tmp_749         (zext             ) [ 000000]
tmp_750         (shl              ) [ 000000]
tmp_751         (partselect       ) [ 000000]
tmp_752         (select           ) [ 000000]
tmp_753         (shl              ) [ 000000]
tmp_754         (lshr             ) [ 000000]
p_demorgan      (and              ) [ 000000]
tmp_755         (xor              ) [ 000000]
tmp_756         (and              ) [ 000000]
tmp_757         (and              ) [ 000000]
p_Result_59     (or               ) [ 000011]
StgValue_101    (br               ) [ 000011]
tmp_734         (trunc            ) [ 000000]
p_Result_s      (partset          ) [ 000000]
StgValue_104    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i46"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i46"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i85"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i85.i51"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="46" slack="0"/>
<pin id="60" dir="0" index="1" bw="46" slack="0"/>
<pin id="61" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="pp_V_2_s_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="56" slack="1"/>
<pin id="66" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_2_s (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="pp_V_2_s_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="56" slack="1"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_V_2_s/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="pp_V_1_s_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="56" slack="1"/>
<pin id="78" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="pp_V_1_s_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="56" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_V_1_s/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="pps_0_V_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="56" slack="1"/>
<pin id="90" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_0_V (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="pps_0_V_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="56" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_0_V/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="pps_V_1_s_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="56" slack="1"/>
<pin id="114" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="pps_V_1_s_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="56" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_V_1_s/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="pps_V_2_s_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="56" slack="1"/>
<pin id="126" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_2_s (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="pps_V_2_s_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="56" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_V_2_s/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="p_Val2_s_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="85" slack="1"/>
<pin id="149" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Val2_s_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="85" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_2_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Lo_assign_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="2" slack="0"/>
<pin id="192" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_56_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Ui_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ui/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_721_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="46" slack="0"/>
<pin id="219" dir="0" index="1" bw="46" slack="1"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_721/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_722_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_722/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_723_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_723/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_724_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_724/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_725_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_725/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_726_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="46" slack="0"/>
<pin id="255" dir="0" index="2" bw="46" slack="1"/>
<pin id="256" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_726/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_727_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_727/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_728_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_728/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_729_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_729/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_730_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_730/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_731_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="46" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_731/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_732_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_732/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_60_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="46" slack="0"/>
<pin id="295" dir="0" index="1" bw="46" slack="0"/>
<pin id="296" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_60/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_57_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="46" slack="1"/>
<pin id="301" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pp_0_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="46" slack="0"/>
<pin id="304" dir="0" index="1" bw="40" slack="0"/>
<pin id="305" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="pp_0_V/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sel_tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pp_2_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="56" slack="1"/>
<pin id="317" dir="0" index="2" bw="56" slack="0"/>
<pin id="318" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sel_tmp2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="pp_2_V_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="56" slack="1"/>
<pin id="331" dir="0" index="2" bw="56" slack="0"/>
<pin id="332" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="pp_2_V_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="56" slack="0"/>
<pin id="339" dir="0" index="2" bw="56" slack="1"/>
<pin id="340" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="pp_2_V_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="56" slack="1"/>
<pin id="347" dir="0" index="2" bw="56" slack="0"/>
<pin id="348" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_3/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="pp_2_V_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="56" slack="0"/>
<pin id="355" dir="0" index="2" bw="56" slack="1"/>
<pin id="356" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_5/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="cond_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_642_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="39" slack="0"/>
<pin id="374" dir="0" index="1" bw="56" slack="1"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_642/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_643_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="39" slack="0"/>
<pin id="384" dir="0" index="1" bw="56" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_643/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_v_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="39" slack="0"/>
<pin id="395" dir="0" index="2" bw="39" slack="0"/>
<pin id="396" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="r_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="39" slack="0"/>
<pin id="402" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="pp_V_load_1_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="56" slack="1"/>
<pin id="407" dir="0" index="2" bw="56" slack="1"/>
<pin id="408" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_V_load_1_phi/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="pps_1_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="39" slack="0"/>
<pin id="414" dir="0" index="1" bw="56" slack="0"/>
<pin id="415" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pps_1_V/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pps_2_V_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="56" slack="0"/>
<pin id="421" dir="0" index="2" bw="56" slack="0"/>
<pin id="422" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pps_2_V_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="pps_2_V_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="56" slack="0"/>
<pin id="429" dir="0" index="2" bw="56" slack="0"/>
<pin id="430" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pps_2_V_2/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_61_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_735_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_735/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Li_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="0" index="3" bw="2" slack="0"/>
<pin id="461" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Li/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="Li_cast1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast1/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Li_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="Ui_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ui_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Ui_1_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Ui_1_cast/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="cond1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_736_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="56" slack="2"/>
<pin id="492" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_736/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_737_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="56" slack="1"/>
<pin id="496" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_737/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_738_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="17" slack="0"/>
<pin id="501" dir="0" index="2" bw="17" slack="0"/>
<pin id="502" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_738/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_739_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_739/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_740_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_740/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_741_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_741/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_742_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_742/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_743_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_743/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_744_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="0" index="2" bw="7" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_744/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_745_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_745/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_746_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_746/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_747_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_747/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_748_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_748/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_749_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_749/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_750_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="17" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="0"/>
<pin id="575" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_750/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_751_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="85" slack="0"/>
<pin id="580" dir="0" index="1" bw="85" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="0" index="3" bw="1" slack="0"/>
<pin id="583" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_751/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_752_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="85" slack="0"/>
<pin id="591" dir="0" index="2" bw="85" slack="0"/>
<pin id="592" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_752/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_753_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_753/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_754_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="7" slack="0"/>
<pin id="605" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_754/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_demorgan_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="85" slack="0"/>
<pin id="610" dir="0" index="1" bw="85" slack="0"/>
<pin id="611" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_755_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="85" slack="0"/>
<pin id="616" dir="0" index="1" bw="85" slack="0"/>
<pin id="617" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_755/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_756_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="85" slack="0"/>
<pin id="622" dir="0" index="1" bw="85" slack="0"/>
<pin id="623" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_756/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_757_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="85" slack="0"/>
<pin id="628" dir="0" index="1" bw="85" slack="0"/>
<pin id="629" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_757/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_59_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="85" slack="0"/>
<pin id="634" dir="0" index="1" bw="85" slack="0"/>
<pin id="635" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_59/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_734_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="56" slack="1"/>
<pin id="640" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_734/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Result_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="85" slack="0"/>
<pin id="644" dir="0" index="1" bw="85" slack="0"/>
<pin id="645" dir="0" index="2" bw="51" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="0" index="4" bw="8" slack="0"/>
<pin id="648" dir="1" index="5" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="654" class="1005" name="a_V_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="46" slack="1"/>
<pin id="656" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_4_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_Result_60_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="46" slack="1"/>
<pin id="670" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_60 "/>
</bind>
</comp>

<comp id="673" class="1005" name="pp_2_V_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="56" slack="1"/>
<pin id="675" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="pp_2_V_3_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="56" slack="1"/>
<pin id="680" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_3 "/>
</bind>
</comp>

<comp id="683" class="1005" name="pp_2_V_5_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="56" slack="1"/>
<pin id="685" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_5 "/>
</bind>
</comp>

<comp id="691" class="1005" name="pps_2_V_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="56" slack="0"/>
<pin id="693" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="pps_2_V_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="pps_2_V_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="56" slack="0"/>
<pin id="698" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="pps_2_V_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_61_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="714" class="1005" name="p_Result_59_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="85" slack="0"/>
<pin id="716" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="68" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="104" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="104" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="104" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="104" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="104" pin="4"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="181" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="187" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="187" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="203" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="187" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="203" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="187" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="211" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="226" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="211" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="217" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="211" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="232" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="187" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="244" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="259" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="252" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="100" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="64" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="100" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="64" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="314" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="308" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="302" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="76" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="322" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="76" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="336" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="322" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="302" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="88" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="140" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="140" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="88" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="116" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="366" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="372" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="382" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="366" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="76" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="64" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="404" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="366" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="116" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="366" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="128" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="412" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="140" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="14" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="162" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="162" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="162" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="162" pin="4"/><net_sink comp="456" pin=3"/></net>

<net id="469"><net_src comp="456" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="456" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="162" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="88" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="112" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="484" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="490" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="470" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="480" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="456" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="474" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="510" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="516" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="520" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="510" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="520" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="516" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="510" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="524" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="516" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="46" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="530" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="546" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="538" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="554" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="506" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="560" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="48" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="593"><net_src comp="510" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="578" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="572" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="564" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="568" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="151" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="588" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="608" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="620" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="124" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="151" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="638" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="642" pin=4"/></net>

<net id="657"><net_src comp="58" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="666"><net_src comp="175" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="671"><net_src comp="293" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="676"><net_src comp="328" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="681"><net_src comp="344" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="686"><net_src comp="352" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="694"><net_src comp="418" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="699"><net_src comp="426" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="704"><net_src comp="434" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="712"><net_src comp="446" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="717"><net_src comp="632" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: big_mult_v3small : a_V | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_4 : 1
		StgValue_15 : 2
		tmp_s : 1
		Lo_assign : 1
		tmp_56 : 2
		Ui : 3
		tmp : 4
		tmp_722 : 4
		tmp_723 : 2
		tmp_724 : 4
		tmp_725 : 5
		tmp_726 : 5
		tmp_727 : 5
		tmp_728 : 6
		tmp_729 : 6
		tmp_730 : 7
		tmp_731 : 7
		tmp_732 : 8
		p_Result_60 : 9
	State 3
		pp_0_V : 1
		pp_2_V : 2
		pp_2_V_1 : 3
		pp_2_V_2 : 2
		pp_2_V_3 : 3
		pp_2_V_5 : 2
	State 4
		exitcond2 : 1
		StgValue_50 : 2
		cond : 1
		tmp_643 : 1
		p_v : 2
		r_V : 3
		pp_V_load_1_phi : 2
		pps_1_V : 4
		pps_2_V_1 : 5
		pps_2_V_2 : 5
		i_3 : 1
	State 5
		exitcond : 1
		tmp_61 : 1
		StgValue_68 : 2
		tmp_735 : 1
		Li : 2
		Li_cast1 : 3
		Li_cast : 3
		Ui_1 : 4
		Ui_1_cast : 5
		cond1 : 1
		tmp_738 : 2
		tmp_V : 3
		tmp_739 : 6
		tmp_740 : 3
		tmp_741 : 5
		tmp_742 : 4
		tmp_743 : 7
		tmp_744 : 7
		tmp_745 : 7
		tmp_746 : 8
		tmp_747 : 8
		tmp_748 : 8
		tmp_749 : 9
		tmp_750 : 9
		tmp_751 : 10
		tmp_752 : 11
		tmp_753 : 9
		tmp_754 : 10
		p_demorgan : 11
		tmp_755 : 11
		tmp_756 : 11
		tmp_757 : 12
		p_Result_59 : 11
		p_Result_s : 1
		StgValue_104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        Ui_fu_203       |    0    |    0    |    6    |
|          |     tmp_725_fu_244     |    0    |    0    |    6    |
|          |     tmp_726_fu_252     |    0    |    0    |    46   |
|          |     tmp_727_fu_259     |    0    |    0    |    6    |
|          |      pp_2_V_fu_314     |    0    |    0    |    56   |
|          |     pp_2_V_1_fu_328    |    0    |    0    |    56   |
|          |     pp_2_V_2_fu_336    |    0    |    0    |    56   |
|          |     pp_2_V_3_fu_344    |    0    |    0    |    56   |
|  select  |     pp_2_V_5_fu_352    |    0    |    0    |    56   |
|          |       p_v_fu_392       |    0    |    0    |    39   |
|          | pp_V_load_1_phi_fu_404 |    0    |    0    |    56   |
|          |    pps_2_V_1_fu_418    |    0    |    0    |    56   |
|          |    pps_2_V_2_fu_426    |    0    |    0    |    56   |
|          |     tmp_738_fu_498     |    0    |    0    |    17   |
|          |     tmp_743_fu_530     |    0    |    0    |    7    |
|          |     tmp_744_fu_538     |    0    |    0    |    7    |
|          |     tmp_745_fu_546     |    0    |    0    |    7    |
|          |     tmp_752_fu_588     |    0    |    0    |    95   |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_60_fu_293   |    0    |    0    |    46   |
|    and   |    p_demorgan_fu_608   |    0    |    0    |    85   |
|          |     tmp_756_fu_620     |    0    |    0    |    85   |
|          |     tmp_757_fu_626     |    0    |    0    |    85   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_731_fu_281     |    0    |    0    |   146   |
|   lshr   |     tmp_732_fu_287     |    0    |    0    |    13   |
|          |     tmp_754_fu_602     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       i_4_fu_175       |    0    |    0    |    9    |
|          |      tmp_56_fu_197     |    0    |    0    |    15   |
|    add   |     pps_1_V_fu_412     |    0    |    0    |    63   |
|          |       i_3_fu_434       |    0    |    0    |    9    |
|          |      tmp_61_fu_446     |    0    |    0    |    9    |
|          |       Ui_1_fu_474      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_722_fu_226     |    0    |    0    |    15   |
|          |     tmp_723_fu_232     |    0    |    0    |    15   |
|    sub   |     tmp_724_fu_238     |    0    |    0    |    15   |
|          |     tmp_728_fu_267     |    0    |    0    |    15   |
|          |     tmp_742_fu_524     |    0    |    0    |    15   |
|          |     tmp_746_fu_554     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond1_fu_169    |    0    |    0    |    8    |
|          |      tmp_s_fu_181      |    0    |    0    |    8    |
|          |       tmp_fu_211       |    0    |    0    |    11   |
|          |     sel_tmp_fu_308     |    0    |    0    |    8    |
|   icmp   |     sel_tmp2_fu_322    |    0    |    0    |    8    |
|          |    exitcond2_fu_360    |    0    |    0    |    8    |
|          |       cond_fu_366      |    0    |    0    |    8    |
|          |     exitcond_fu_440    |    0    |    0    |    8    |
|          |      cond1_fu_484      |    0    |    0    |    8    |
|          |     tmp_739_fu_510     |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    xor   |     tmp_755_fu_614     |    0    |    0    |    85   |
|----------|------------------------|---------|---------|---------|
|    or    |   p_Result_59_fu_632   |    0    |    0    |    85   |
|----------|------------------------|---------|---------|---------|
|    shl   |     tmp_750_fu_572     |    0    |    0    |    42   |
|          |     tmp_753_fu_596     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    mul   |      pp_0_V_fu_302     |    1    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|   read   |   a_V_read_read_fu_58  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|    Lo_assign_fu_187    |    0    |    0    |    0    |
|          |        Li_fu_456       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_721_fu_217     |    0    |    0    |    0    |
|partselect|     tmp_642_fu_372     |    0    |    0    |    0    |
|          |     tmp_643_fu_382     |    0    |    0    |    0    |
|          |     tmp_751_fu_578     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_729_fu_273     |    0    |    0    |    0    |
|          |     tmp_730_fu_277     |    0    |    0    |    0    |
|          |      tmp_57_fu_299     |    0    |    0    |    0    |
|          |       r_V_fu_400       |    0    |    0    |    0    |
|          |     Li_cast1_fu_466    |    0    |    0    |    0    |
|          |     Li_cast_fu_470     |    0    |    0    |    0    |
|   zext   |    Ui_1_cast_fu_480    |    0    |    0    |    0    |
|          |      tmp_V_fu_506      |    0    |    0    |    0    |
|          |     tmp_740_fu_516     |    0    |    0    |    0    |
|          |     tmp_741_fu_520     |    0    |    0    |    0    |
|          |     tmp_747_fu_560     |    0    |    0    |    0    |
|          |     tmp_748_fu_564     |    0    |    0    |    0    |
|          |     tmp_749_fu_568     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_735_fu_452     |    0    |    0    |    0    |
|   trunc  |     tmp_736_fu_490     |    0    |    0    |    0    |
|          |     tmp_737_fu_494     |    0    |    0    |    0    |
|          |     tmp_734_fu_638     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_s_fu_642   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   1697  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_V_read_reg_654 |   46   |
|    i_1_reg_136    |    2   |
|    i_2_reg_158    |    2   |
|    i_3_reg_701    |    2   |
|    i_4_reg_663    |    2   |
|     i_reg_100     |    2   |
|p_Result_59_reg_714|   85   |
|p_Result_60_reg_668|   46   |
|  p_Val2_s_reg_147 |   85   |
|  pp_2_V_1_reg_673 |   56   |
|  pp_2_V_3_reg_678 |   56   |
|  pp_2_V_5_reg_683 |   56   |
|  pp_V_1_s_reg_76  |   56   |
|  pp_V_2_s_reg_64  |   56   |
|   pps_0_V_reg_88  |   56   |
| pps_2_V_1_reg_691 |   56   |
| pps_2_V_2_reg_696 |   56   |
| pps_V_1_s_reg_112 |   56   |
| pps_V_2_s_reg_124 |   56   |
|   tmp_61_reg_709  |    2   |
+-------------------+--------+
|       Total       |   834  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  pp_V_2_s_reg_64  |  p0  |   2  |  56  |   112  ||    9    |
|  pp_V_1_s_reg_76  |  p0  |   2  |  56  |   112  ||    9    |
|   pps_0_V_reg_88  |  p0  |   2  |  56  |   112  ||    9    |
|     i_reg_100     |  p0  |   2  |   2  |    4   ||    9    |
| pps_V_1_s_reg_112 |  p0  |   2  |  56  |   112  ||    9    |
| pps_V_2_s_reg_124 |  p0  |   2  |  56  |   112  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   564  ||   5.01  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1697  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   834  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   834  |  1751  |
+-----------+--------+--------+--------+--------+
