
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: E:\Gowin\Gowin_V1.9.7.03Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-7K8757E

Implementation : rev_1

# Written on Sat May 22 18:15:37 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start               Requested     Requested     Clock        Clock                     Clock
Level     Clock               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
0 -       top_dds|sys_clk     170.8 MHz     5.855         inferred     Autoconstr_clkgroup_0     258  
======================================================================================================


Clock Load Summary
******************

                    Clock     Source            Clock Pin                          Non-clock Pin     Non-clock Pin
Clock               Load      Pin               Seq Example                        Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------
top_dds|sys_clk     258       sys_clk(port)     key_control_inst.data_i[7:0].C     -                 -            
==================================================================================================================
