{
  "module_name": "clk-rk3228.c",
  "hash_id": "f541cda9483c62154145f1851fab0167e26ccc8e57c383badb99ad38d6a034f9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/rockchip/clk-rk3228.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/syscore_ops.h>\n#include <dt-bindings/clock/rk3228-cru.h>\n#include \"clk.h\"\n\n#define RK3228_GRF_SOC_STATUS0\t0x480\n\nenum rk3228_plls {\n\tapll, dpll, cpll, gpll,\n};\n\nstatic struct rockchip_pll_rate_table rk3228_pll_rates[] = {\n\t \n\tRK3036_PLL_RATE(1608000000, 1, 67, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1584000000, 1, 66, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1560000000, 1, 65, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1536000000, 1, 64, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1512000000, 1, 63, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1488000000, 1, 62, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1464000000, 1, 61, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1440000000, 1, 60, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1416000000, 1, 59, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1392000000, 1, 58, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1368000000, 1, 57, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1344000000, 1, 56, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1320000000, 1, 55, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1296000000, 1, 54, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1272000000, 1, 53, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1248000000, 1, 52, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1200000000, 1, 50, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1188000000, 2, 99, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1104000000, 1, 46, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1100000000, 12, 550, 1, 1, 1, 0),\n\tRK3036_PLL_RATE(1008000000, 1, 84, 2, 1, 1, 0),\n\tRK3036_PLL_RATE(1000000000, 6, 500, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 984000000, 1, 82, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 960000000, 1, 80, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 936000000, 1, 78, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 912000000, 1, 76, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 900000000, 4, 300, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 888000000, 1, 74, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 864000000, 1, 72, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 840000000, 1, 70, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 816000000, 1, 68, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 800000000, 6, 400, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 700000000, 6, 350, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 696000000, 1, 58, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 600000000, 1, 75, 3, 1, 1, 0),\n\tRK3036_PLL_RATE( 594000000, 2, 99, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 504000000, 1, 63, 3, 1, 1, 0),\n\tRK3036_PLL_RATE( 500000000, 6, 250, 2, 1, 1, 0),\n\tRK3036_PLL_RATE( 408000000, 1, 68, 2, 2, 1, 0),\n\tRK3036_PLL_RATE( 312000000, 1, 52, 2, 2, 1, 0),\n\tRK3036_PLL_RATE( 216000000, 1, 72, 4, 2, 1, 0),\n\tRK3036_PLL_RATE(  96000000, 1, 64, 4, 4, 1, 0),\n\t{   },\n};\n\n#define RK3228_DIV_CPU_MASK\t\t0x1f\n#define RK3228_DIV_CPU_SHIFT\t\t8\n\n#define RK3228_DIV_PERI_MASK\t\t0xf\n#define RK3228_DIV_PERI_SHIFT\t\t0\n#define RK3228_DIV_ACLK_MASK\t\t0x7\n#define RK3228_DIV_ACLK_SHIFT\t\t4\n#define RK3228_DIV_HCLK_MASK\t\t0x3\n#define RK3228_DIV_HCLK_SHIFT\t\t8\n#define RK3228_DIV_PCLK_MASK\t\t0x7\n#define RK3228_DIV_PCLK_SHIFT\t\t12\n\n#define RK3228_CLKSEL1(_core_aclk_div, _core_peri_div)\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\t\\\n\t\t.reg = RK2928_CLKSEL_CON(1),\t\t\t\t\t\\\n\t\t.val = HIWORD_UPDATE(_core_peri_div, RK3228_DIV_PERI_MASK,\t\\\n\t\t\t\t     RK3228_DIV_PERI_SHIFT) |\t\t\t\\\n\t\t       HIWORD_UPDATE(_core_aclk_div, RK3228_DIV_ACLK_MASK,\t\\\n\t\t\t\t     RK3228_DIV_ACLK_SHIFT),\t\t\t\\\n}\n\n#define RK3228_CPUCLK_RATE(_prate, _core_aclk_div, _core_peri_div)\t\t\\\n\t{\t\t\t\t\t\t\t\t\t\\\n\t\t.prate = _prate,\t\t\t\t\t\t\\\n\t\t.divs = {\t\t\t\t\t\t\t\\\n\t\t\tRK3228_CLKSEL1(_core_aclk_div, _core_peri_div),\t\t\\\n\t\t},\t\t\t\t\t\t\t\t\\\n\t}\n\nstatic struct rockchip_cpuclk_rate_table rk3228_cpuclk_rates[] __initdata = {\n\tRK3228_CPUCLK_RATE(1800000000, 1, 7),\n\tRK3228_CPUCLK_RATE(1704000000, 1, 7),\n\tRK3228_CPUCLK_RATE(1608000000, 1, 7),\n\tRK3228_CPUCLK_RATE(1512000000, 1, 7),\n\tRK3228_CPUCLK_RATE(1488000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1464000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1416000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1392000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1296000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1200000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1104000000, 1, 5),\n\tRK3228_CPUCLK_RATE(1008000000, 1, 5),\n\tRK3228_CPUCLK_RATE(912000000, 1, 5),\n\tRK3228_CPUCLK_RATE(816000000, 1, 3),\n\tRK3228_CPUCLK_RATE(696000000, 1, 3),\n\tRK3228_CPUCLK_RATE(600000000, 1, 3),\n\tRK3228_CPUCLK_RATE(408000000, 1, 1),\n\tRK3228_CPUCLK_RATE(312000000, 1, 1),\n\tRK3228_CPUCLK_RATE(216000000,  1, 1),\n\tRK3228_CPUCLK_RATE(96000000, 1, 1),\n};\n\nstatic const struct rockchip_cpuclk_reg_data rk3228_cpuclk_data = {\n\t.core_reg[0] = RK2928_CLKSEL_CON(0),\n\t.div_core_shift[0] = 0,\n\t.div_core_mask[0] = 0x1f,\n\t.num_cores = 1,\n\t.mux_core_alt = 1,\n\t.mux_core_main = 0,\n\t.mux_core_shift = 6,\n\t.mux_core_mask = 0x1,\n};\n\nPNAME(mux_pll_p)\t\t= { \"clk_24m\", \"xin24m\" };\n\nPNAME(mux_ddrphy_p)\t\t= { \"dpll_ddr\", \"gpll_ddr\", \"apll_ddr\" };\nPNAME(mux_armclk_p)\t\t= { \"apll_core\", \"gpll_core\", \"dpll_core\" };\nPNAME(mux_usb480m_phy_p)\t= { \"usb480m_phy0\", \"usb480m_phy1\" };\nPNAME(mux_usb480m_p)\t\t= { \"usb480m_phy\", \"xin24m\" };\nPNAME(mux_hdmiphy_p)\t\t= { \"hdmiphy_phy\", \"xin24m\" };\nPNAME(mux_aclk_cpu_src_p)\t= { \"cpll_aclk_cpu\", \"gpll_aclk_cpu\", \"hdmiphy_aclk_cpu\" };\n\nPNAME(mux_pll_src_4plls_p)\t= { \"cpll\", \"gpll\", \"hdmiphy\", \"usb480m\" };\nPNAME(mux_pll_src_3plls_p)\t= { \"cpll\", \"gpll\", \"hdmiphy\" };\nPNAME(mux_pll_src_2plls_p)\t= { \"cpll\", \"gpll\" };\nPNAME(mux_sclk_hdmi_cec_p)\t= { \"cpll\", \"gpll\", \"xin24m\" };\nPNAME(mux_aclk_peri_src_p)\t= { \"cpll_peri\", \"gpll_peri\", \"hdmiphy_peri\" };\nPNAME(mux_mmc_src_p)\t\t= { \"cpll\", \"gpll\", \"xin24m\", \"usb480m\" };\nPNAME(mux_pll_src_cpll_gpll_usb480m_p)\t= { \"cpll\", \"gpll\", \"usb480m\" };\n\nPNAME(mux_sclk_rga_p)\t\t= { \"gpll\", \"cpll\", \"sclk_rga_src\" };\n\nPNAME(mux_sclk_vop_src_p)\t= { \"gpll_vop\", \"cpll_vop\" };\nPNAME(mux_dclk_vop_p)\t\t= { \"hdmiphy\", \"sclk_vop_pre\" };\n\nPNAME(mux_i2s0_p)\t\t= { \"i2s0_src\", \"i2s0_frac\", \"ext_i2s\", \"xin12m\" };\nPNAME(mux_i2s1_pre_p)\t\t= { \"i2s1_src\", \"i2s1_frac\", \"ext_i2s\", \"xin12m\" };\nPNAME(mux_i2s_out_p)\t\t= { \"i2s1_pre\", \"xin12m\" };\nPNAME(mux_i2s2_p)\t\t= { \"i2s2_src\", \"i2s2_frac\", \"xin12m\" };\nPNAME(mux_sclk_spdif_p)\t\t= { \"sclk_spdif_src\", \"spdif_frac\", \"xin12m\" };\n\nPNAME(mux_uart0_p)\t\t= { \"uart0_src\", \"uart0_frac\", \"xin24m\" };\nPNAME(mux_uart1_p)\t\t= { \"uart1_src\", \"uart1_frac\", \"xin24m\" };\nPNAME(mux_uart2_p)\t\t= { \"uart2_src\", \"uart2_frac\", \"xin24m\" };\n\nPNAME(mux_sclk_mac_extclk_p)\t= { \"ext_gmac\", \"phy_50m_out\" };\nPNAME(mux_sclk_gmac_pre_p)\t= { \"sclk_gmac_src\", \"sclk_mac_extclk\" };\nPNAME(mux_sclk_macphy_p)\t= { \"sclk_gmac_src\", \"ext_gmac\" };\n\nstatic struct rockchip_pll_clock rk3228_pll_clks[] __initdata = {\n\t[apll] = PLL(pll_rk3036, PLL_APLL, \"apll\", mux_pll_p, 0, RK2928_PLL_CON(0),\n\t\t     RK2928_MODE_CON, 0, 7, 0, rk3228_pll_rates),\n\t[dpll] = PLL(pll_rk3036, PLL_DPLL, \"dpll\", mux_pll_p, 0, RK2928_PLL_CON(3),\n\t\t     RK2928_MODE_CON, 4, 6, 0, NULL),\n\t[cpll] = PLL(pll_rk3036, PLL_CPLL, \"cpll\", mux_pll_p, 0, RK2928_PLL_CON(6),\n\t\t     RK2928_MODE_CON, 8, 8, 0, NULL),\n\t[gpll] = PLL(pll_rk3036, PLL_GPLL, \"gpll\", mux_pll_p, 0, RK2928_PLL_CON(9),\n\t\t     RK2928_MODE_CON, 12, 9, ROCKCHIP_PLL_SYNC_RATE, rk3228_pll_rates),\n};\n\n#define MFLAGS CLK_MUX_HIWORD_MASK\n#define DFLAGS CLK_DIVIDER_HIWORD_MASK\n#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)\n\nstatic struct rockchip_clk_branch rk3228_i2s0_fracmux __initdata =\n\tMUX(0, \"i2s0_pre\", mux_i2s0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(9), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_i2s1_fracmux __initdata =\n\tMUX(0, \"i2s1_pre\", mux_i2s1_pre_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(3), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_i2s2_fracmux __initdata =\n\tMUX(0, \"i2s2_pre\", mux_i2s2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(16), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_spdif_fracmux __initdata =\n\tMUX(SCLK_SPDIF, \"sclk_spdif\", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(6), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_uart0_fracmux __initdata =\n\tMUX(SCLK_UART0, \"sclk_uart0\", mux_uart0_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(13), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_uart1_fracmux __initdata =\n\tMUX(SCLK_UART1, \"sclk_uart1\", mux_uart1_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(14), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_uart2_fracmux __initdata =\n\tMUX(SCLK_UART2, \"sclk_uart2\", mux_uart2_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(15), 8, 2, MFLAGS);\n\nstatic struct rockchip_clk_branch rk3228_clk_branches[] __initdata = {\n\t \n\n\tDIV(0, \"clk_24m\", \"xin24m\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKSEL_CON(4), 8, 5, DFLAGS),\n\n\t \n\tGATE(0, \"apll_ddr\", \"apll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 2, GFLAGS),\n\tGATE(0, \"dpll_ddr\", \"dpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 2, GFLAGS),\n\tGATE(0, \"gpll_ddr\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 2, GFLAGS),\n\tCOMPOSITE(0, \"ddrphy4x\", mux_ddrphy_p, CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKSEL_CON(26), 8, 2, MFLAGS, 0, 3, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,\n\t\t\tRK2928_CLKGATE_CON(7), 1, GFLAGS),\n\tGATE(0, \"ddrc\", \"ddrphy_pre\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(8), 5, GFLAGS),\n\tFACTOR_GATE(0, \"ddrphy\", \"ddrphy4x\", CLK_IGNORE_UNUSED, 1, 4,\n\t\t\tRK2928_CLKGATE_CON(7), 0, GFLAGS),\n\n\t \n\tGATE(0, \"dpll_core\", \"dpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 6, GFLAGS),\n\tGATE(0, \"apll_core\", \"apll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 6, GFLAGS),\n\tGATE(0, \"gpll_core\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 6, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"pclk_dbg\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKSEL_CON(1), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK2928_CLKGATE_CON(4), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"armcore\", \"armclk\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKSEL_CON(1), 4, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,\n\t\t\tRK2928_CLKGATE_CON(4), 0, GFLAGS),\n\n\t \n\tMUX(SCLK_HDMI_PHY, \"hdmiphy\", mux_hdmiphy_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_MISC_CON, 13, 1, MFLAGS),\n\tMUX(0, \"usb480m_phy\", mux_usb480m_phy_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_MISC_CON, 14, 1, MFLAGS),\n\tMUX(0, \"usb480m\", mux_usb480m_p, CLK_SET_RATE_PARENT,\n\t\t\tRK2928_MISC_CON, 15, 1, MFLAGS),\n\n\t \n\tGATE(0, \"hdmiphy_aclk_cpu\", \"hdmiphy\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 1, GFLAGS),\n\tGATE(0, \"gpll_aclk_cpu\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 1, GFLAGS),\n\tGATE(0, \"cpll_aclk_cpu\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(0), 1, GFLAGS),\n\tCOMPOSITE_NOGATE(0, \"aclk_cpu_src\", mux_aclk_cpu_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(0), 13, 2, MFLAGS, 8, 5, DFLAGS),\n\tGATE(ACLK_CPU, \"aclk_cpu\", \"aclk_cpu_src\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 0, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_CPU, \"hclk_cpu\", \"aclk_cpu_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(1), 8, 2, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(6), 1, GFLAGS),\n\tCOMPOSITE_NOMUX(0, \"pclk_bus_src\", \"aclk_cpu_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(1), 12, 3, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(6), 2, GFLAGS),\n\tGATE(PCLK_CPU, \"pclk_cpu\", \"pclk_bus_src\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 3, GFLAGS),\n\tGATE(0, \"pclk_phy_pre\", \"pclk_bus_src\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 4, GFLAGS),\n\tGATE(0, \"pclk_ddr_pre\", \"pclk_bus_src\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 13, GFLAGS),\n\n\t \n\tCOMPOSITE(ACLK_VPU_PRE, \"aclk_vpu_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(32), 5, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 11, GFLAGS),\n\tFACTOR_GATE(HCLK_VPU_PRE, \"hclk_vpu_pre\", \"aclk_vpu_pre\", 0, 1, 4,\n\t\t\tRK2928_CLKGATE_CON(4), 4, GFLAGS),\n\n\tCOMPOSITE(ACLK_RKVDEC_PRE, \"aclk_rkvdec_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(28), 6, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 2, GFLAGS),\n\tFACTOR_GATE(HCLK_RKVDEC_PRE, \"hclk_rkvdec_pre\", \"aclk_rkvdec_pre\", 0, 1, 4,\n\t\t\tRK2928_CLKGATE_CON(4), 5, GFLAGS),\n\n\tCOMPOSITE(SCLK_VDEC_CABAC, \"sclk_vdec_cabac\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(28), 14, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 3, GFLAGS),\n\n\tCOMPOSITE(SCLK_VDEC_CORE, \"sclk_vdec_core\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(34), 13, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 4, GFLAGS),\n\n\t \n\tCOMPOSITE(ACLK_IEP_PRE, \"aclk_iep_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(31), 5, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 0, GFLAGS),\n\tDIV(HCLK_VIO_PRE, \"hclk_vio_pre\", \"aclk_iep_pre\", 0,\n\t\t\tRK2928_CLKSEL_CON(2), 0, 5, DFLAGS),\n\n\tCOMPOSITE(ACLK_HDCP_PRE, \"aclk_hdcp_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(31), 13, 2, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 4, GFLAGS),\n\n\tMUX(0, \"sclk_rga_src\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(33), 13, 2, MFLAGS),\n\tCOMPOSITE_NOMUX(ACLK_RGA_PRE, \"aclk_rga_pre\", \"sclk_rga_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(33), 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 2, GFLAGS),\n\tCOMPOSITE(SCLK_RGA, \"sclk_rga\", mux_sclk_rga_p, 0,\n\t\t\tRK2928_CLKSEL_CON(22), 5, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 6, GFLAGS),\n\n\tCOMPOSITE(ACLK_VOP_PRE, \"aclk_vop_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(33), 5, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 1, GFLAGS),\n\n\tCOMPOSITE(SCLK_HDCP, \"sclk_hdcp\", mux_pll_src_3plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(23), 14, 2, MFLAGS, 8, 6, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 5, GFLAGS),\n\n\tGATE(SCLK_HDMI_HDCP, \"sclk_hdmi_hdcp\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(3), 7, GFLAGS),\n\n\tCOMPOSITE(SCLK_HDMI_CEC, \"sclk_hdmi_cec\", mux_sclk_hdmi_cec_p, 0,\n\t\t\tRK2928_CLKSEL_CON(21), 14, 2, MFLAGS, 0, 14, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 8, GFLAGS),\n\n\t \n\tGATE(0, \"cpll_peri\", \"cpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(2), 0, GFLAGS),\n\tGATE(0, \"gpll_peri\", \"gpll\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(2), 0, GFLAGS),\n\tGATE(0, \"hdmiphy_peri\", \"hdmiphy\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(2), 0, GFLAGS),\n\tCOMPOSITE_NOGATE(0, \"aclk_peri_src\", mux_aclk_peri_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(10), 10, 2, MFLAGS, 0, 5, DFLAGS),\n\tCOMPOSITE_NOMUX(PCLK_PERI, \"pclk_peri\", \"aclk_peri_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(10), 12, 3, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(5), 2, GFLAGS),\n\tCOMPOSITE_NOMUX(HCLK_PERI, \"hclk_peri\", \"aclk_peri_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(10), 8, 2, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(5), 1, GFLAGS),\n\tGATE(ACLK_PERI, \"aclk_peri\", \"aclk_peri_src\", 0,\n\t\t\tRK2928_CLKGATE_CON(5), 0, GFLAGS),\n\n\tGATE(SCLK_TIMER0, \"sclk_timer0\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 5, GFLAGS),\n\tGATE(SCLK_TIMER1, \"sclk_timer1\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 6, GFLAGS),\n\tGATE(SCLK_TIMER2, \"sclk_timer2\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 7, GFLAGS),\n\tGATE(SCLK_TIMER3, \"sclk_timer3\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 8, GFLAGS),\n\tGATE(SCLK_TIMER4, \"sclk_timer4\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 9, GFLAGS),\n\tGATE(SCLK_TIMER5, \"sclk_timer5\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(6), 10, GFLAGS),\n\n\tCOMPOSITE(SCLK_CRYPTO, \"sclk_crypto\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(24), 5, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 7, GFLAGS),\n\n\tCOMPOSITE(SCLK_TSP, \"sclk_tsp\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(22), 15, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 6, GFLAGS),\n\n\tGATE(SCLK_HSADC, \"sclk_hsadc\", \"ext_hsadc\", 0,\n\t\t\tRK2928_CLKGATE_CON(10), 12, GFLAGS),\n\n\tCOMPOSITE(SCLK_WIFI, \"sclk_wifi\", mux_pll_src_cpll_gpll_usb480m_p, 0,\n\t\t\tRK2928_CLKSEL_CON(23), 5, 2, MFLAGS, 0, 6, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 15, GFLAGS),\n\n\tCOMPOSITE(SCLK_SDMMC, \"sclk_sdmmc\", mux_mmc_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(11), 8, 2, MFLAGS, 0, 8, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 11, GFLAGS),\n\n\tCOMPOSITE_NODIV(SCLK_SDIO_SRC, \"sclk_sdio_src\", mux_mmc_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(11), 10, 2, MFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 13, GFLAGS),\n\tDIV(SCLK_SDIO, \"sclk_sdio\", \"sclk_sdio_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(12), 0, 8, DFLAGS),\n\n\tCOMPOSITE_NODIV(0, \"sclk_emmc_src\", mux_mmc_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(11), 12, 2, MFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 14, GFLAGS),\n\tDIV(SCLK_EMMC, \"sclk_emmc\", \"sclk_emmc_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(12), 8, 8, DFLAGS),\n\n\t \n\n\tGATE(0, \"gpll_vop\", \"gpll\", 0,\n\t\t\tRK2928_CLKGATE_CON(3), 1, GFLAGS),\n\tGATE(0, \"cpll_vop\", \"cpll\", 0,\n\t\t\tRK2928_CLKGATE_CON(3), 1, GFLAGS),\n\tMUX(0, \"sclk_vop_src\", mux_sclk_vop_src_p, 0,\n\t\t\tRK2928_CLKSEL_CON(27), 0, 1, MFLAGS),\n\tDIV(DCLK_HDMI_PHY, \"dclk_hdmiphy\", \"sclk_vop_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(29), 0, 3, DFLAGS),\n\tDIV(0, \"sclk_vop_pre\", \"sclk_vop_src\", 0,\n\t\t\tRK2928_CLKSEL_CON(27), 8, 8, DFLAGS),\n\tMUX(DCLK_VOP, \"dclk_vop\", mux_dclk_vop_p, 0,\n\t\t\tRK2928_CLKSEL_CON(27), 1, 1, MFLAGS),\n\n\tFACTOR(0, \"xin12m\", \"xin24m\", 0, 1, 2),\n\n\tCOMPOSITE(0, \"i2s0_src\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(9), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(0), 3, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"i2s0_frac\", \"i2s0_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(8), 0,\n\t\t\tRK2928_CLKGATE_CON(0), 4, GFLAGS,\n\t\t\t&rk3228_i2s0_fracmux),\n\tGATE(SCLK_I2S0, \"sclk_i2s0\", \"i2s0_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKGATE_CON(0), 5, GFLAGS),\n\n\tCOMPOSITE(0, \"i2s1_src\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(3), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(0), 10, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"i2s1_frac\", \"i2s1_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(7), 0,\n\t\t\tRK2928_CLKGATE_CON(0), 11, GFLAGS,\n\t\t\t&rk3228_i2s1_fracmux),\n\tGATE(SCLK_I2S1, \"sclk_i2s1\", \"i2s1_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKGATE_CON(0), 14, GFLAGS),\n\tCOMPOSITE_NODIV(SCLK_I2S_OUT, \"i2s_out\", mux_i2s_out_p, 0,\n\t\t\tRK2928_CLKSEL_CON(3), 12, 1, MFLAGS,\n\t\t\tRK2928_CLKGATE_CON(0), 13, GFLAGS),\n\n\tCOMPOSITE(0, \"i2s2_src\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(16), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(0), 7, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"i2s2_frac\", \"i2s2_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(30), 0,\n\t\t\tRK2928_CLKGATE_CON(0), 8, GFLAGS,\n\t\t\t&rk3228_i2s2_fracmux),\n\tGATE(SCLK_I2S2, \"sclk_i2s2\", \"i2s2_pre\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKGATE_CON(0), 9, GFLAGS),\n\n\tCOMPOSITE(0, \"sclk_spdif_src\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(6), 15, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 10, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"spdif_frac\", \"sclk_spdif_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(20), 0,\n\t\t\tRK2928_CLKGATE_CON(2), 12, GFLAGS,\n\t\t\t&rk3228_spdif_fracmux),\n\n\tGATE(0, \"jtag\", \"ext_jtag\", CLK_IGNORE_UNUSED,\n\t\t\tRK2928_CLKGATE_CON(1), 3, GFLAGS),\n\n\tGATE(SCLK_OTGPHY0, \"sclk_otgphy0\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(1), 5, GFLAGS),\n\tGATE(SCLK_OTGPHY1, \"sclk_otgphy1\", \"xin24m\", 0,\n\t\t\tRK2928_CLKGATE_CON(1), 6, GFLAGS),\n\n\tCOMPOSITE_NOMUX(SCLK_TSADC, \"sclk_tsadc\", \"xin24m\", 0,\n\t\t\tRK2928_CLKSEL_CON(24), 6, 10, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 8, GFLAGS),\n\n\tCOMPOSITE(0, \"aclk_gpu_pre\", mux_pll_src_4plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(34), 5, 2, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(3), 13, GFLAGS),\n\n\tCOMPOSITE(SCLK_SPI0, \"sclk_spi0\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(25), 8, 1, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 9, GFLAGS),\n\n\t \n\tCOMPOSITE(0, \"uart0_src\", mux_pll_src_cpll_gpll_usb480m_p, 0,\n\t\t\tRK2928_CLKSEL_CON(13), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 8, GFLAGS),\n\tCOMPOSITE(0, \"uart1_src\", mux_pll_src_cpll_gpll_usb480m_p, 0,\n\t\t\tRK2928_CLKSEL_CON(14), 12, 2, MFLAGS, 0, 7, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 10, GFLAGS),\n\tCOMPOSITE(0, \"uart2_src\", mux_pll_src_cpll_gpll_usb480m_p,\n\t\t\t0, RK2928_CLKSEL_CON(15), 12, 2,\n\t\t\tMFLAGS, 0, 7, DFLAGS, RK2928_CLKGATE_CON(1), 12, GFLAGS),\n\tCOMPOSITE_FRACMUX(0, \"uart0_frac\", \"uart0_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(17), 0,\n\t\t\tRK2928_CLKGATE_CON(1), 9, GFLAGS,\n\t\t\t&rk3228_uart0_fracmux),\n\tCOMPOSITE_FRACMUX(0, \"uart1_frac\", \"uart1_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(18), 0,\n\t\t\tRK2928_CLKGATE_CON(1), 11, GFLAGS,\n\t\t\t&rk3228_uart1_fracmux),\n\tCOMPOSITE_FRACMUX(0, \"uart2_frac\", \"uart2_src\", CLK_SET_RATE_PARENT,\n\t\t\tRK2928_CLKSEL_CON(19), 0,\n\t\t\tRK2928_CLKGATE_CON(1), 13, GFLAGS,\n\t\t\t&rk3228_uart2_fracmux),\n\n\tCOMPOSITE(SCLK_NANDC, \"sclk_nandc\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(2), 14, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 0, GFLAGS),\n\n\tCOMPOSITE(SCLK_MAC_SRC, \"sclk_gmac_src\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(5), 7, 1, MFLAGS, 0, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(1), 7, GFLAGS),\n\tMUX(SCLK_MAC_EXTCLK, \"sclk_mac_extclk\", mux_sclk_mac_extclk_p, 0,\n\t\t\tRK2928_CLKSEL_CON(29), 10, 1, MFLAGS),\n\tMUX(SCLK_MAC, \"sclk_gmac_pre\", mux_sclk_gmac_pre_p, 0,\n\t\t\tRK2928_CLKSEL_CON(5), 5, 1, MFLAGS),\n\tGATE(SCLK_MAC_REFOUT, \"sclk_mac_refout\", \"sclk_gmac_pre\", 0,\n\t\t\tRK2928_CLKGATE_CON(5), 4, GFLAGS),\n\tGATE(SCLK_MAC_REF, \"sclk_mac_ref\", \"sclk_gmac_pre\", 0,\n\t\t\tRK2928_CLKGATE_CON(5), 3, GFLAGS),\n\tGATE(SCLK_MAC_RX, \"sclk_mac_rx\", \"sclk_gmac_pre\", 0,\n\t\t\tRK2928_CLKGATE_CON(5), 5, GFLAGS),\n\tGATE(SCLK_MAC_TX, \"sclk_mac_tx\", \"sclk_gmac_pre\", 0,\n\t\t\tRK2928_CLKGATE_CON(5), 6, GFLAGS),\n\tCOMPOSITE(SCLK_MAC_PHY, \"sclk_macphy\", mux_sclk_macphy_p, 0,\n\t\t\tRK2928_CLKSEL_CON(29), 12, 1, MFLAGS, 8, 2, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(5), 7, GFLAGS),\n\tCOMPOSITE(SCLK_MAC_OUT, \"sclk_gmac_out\", mux_pll_src_2plls_p, 0,\n\t\t\tRK2928_CLKSEL_CON(5), 15, 1, MFLAGS, 8, 5, DFLAGS,\n\t\t\tRK2928_CLKGATE_CON(2), 2, GFLAGS),\n\n\t \n\n\t \n\tGATE(ACLK_RGA, \"aclk_rga\", \"aclk_rga_pre\", 0, RK2928_CLKGATE_CON(13), 0, GFLAGS),\n\tGATE(0, \"aclk_rga_noc\", \"aclk_rga_pre\", 0, RK2928_CLKGATE_CON(13), 11, GFLAGS),\n\tGATE(ACLK_IEP, \"aclk_iep\", \"aclk_iep_pre\", 0, RK2928_CLKGATE_CON(13), 2, GFLAGS),\n\tGATE(0, \"aclk_iep_noc\", \"aclk_iep_pre\", 0, RK2928_CLKGATE_CON(13), 9, GFLAGS),\n\n\tGATE(ACLK_VOP, \"aclk_vop\", \"aclk_vop_pre\", 0, RK2928_CLKGATE_CON(13), 5, GFLAGS),\n\tGATE(0, \"aclk_vop_noc\", \"aclk_vop_pre\", 0, RK2928_CLKGATE_CON(13), 12, GFLAGS),\n\n\tGATE(ACLK_HDCP, \"aclk_hdcp\", \"aclk_hdcp_pre\", 0, RK2928_CLKGATE_CON(14), 10, GFLAGS),\n\tGATE(0, \"aclk_hdcp_noc\", \"aclk_hdcp_pre\", 0, RK2928_CLKGATE_CON(13), 10, GFLAGS),\n\n\tGATE(HCLK_RGA, \"hclk_rga\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 1, GFLAGS),\n\tGATE(HCLK_IEP, \"hclk_iep\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 3, GFLAGS),\n\tGATE(HCLK_VOP, \"hclk_vop\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 6, GFLAGS),\n\tGATE(0, \"hclk_vio_ahb_arbi\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 7, GFLAGS),\n\tGATE(0, \"hclk_vio_noc\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 8, GFLAGS),\n\tGATE(0, \"hclk_vop_noc\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(13), 13, GFLAGS),\n\tGATE(HCLK_VIO_H2P, \"hclk_vio_h2p\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(14), 7, GFLAGS),\n\tGATE(HCLK_HDCP_MMU, \"hclk_hdcp_mmu\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(14), 12, GFLAGS),\n\tGATE(PCLK_HDMI_CTRL, \"pclk_hdmi_ctrl\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(14), 6, GFLAGS),\n\tGATE(PCLK_VIO_H2P, \"pclk_vio_h2p\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(14), 8, GFLAGS),\n\tGATE(PCLK_HDCP, \"pclk_hdcp\", \"hclk_vio_pre\", 0, RK2928_CLKGATE_CON(14), 11, GFLAGS),\n\n\t \n\tGATE(0, \"aclk_peri_noc\", \"aclk_peri\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(12), 0, GFLAGS),\n\tGATE(ACLK_GMAC, \"aclk_gmac\", \"aclk_peri\", 0, RK2928_CLKGATE_CON(11), 4, GFLAGS),\n\n\tGATE(HCLK_SDMMC, \"hclk_sdmmc\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 0, GFLAGS),\n\tGATE(HCLK_SDIO, \"hclk_sdio\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 1, GFLAGS),\n\tGATE(HCLK_EMMC, \"hclk_emmc\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 2, GFLAGS),\n\tGATE(HCLK_NANDC, \"hclk_nandc\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 3, GFLAGS),\n\tGATE(HCLK_HOST0, \"hclk_host0\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 6, GFLAGS),\n\tGATE(0, \"hclk_host0_arb\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 7, GFLAGS),\n\tGATE(HCLK_HOST1, \"hclk_host1\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 8, GFLAGS),\n\tGATE(0, \"hclk_host1_arb\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 9, GFLAGS),\n\tGATE(HCLK_HOST2, \"hclk_host2\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 10, GFLAGS),\n\tGATE(HCLK_OTG, \"hclk_otg\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 12, GFLAGS),\n\tGATE(0, \"hclk_otg_pmu\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 13, GFLAGS),\n\tGATE(0, \"hclk_host2_arb\", \"hclk_peri\", 0, RK2928_CLKGATE_CON(11), 14, GFLAGS),\n\tGATE(0, \"hclk_peri_noc\", \"hclk_peri\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(12), 1, GFLAGS),\n\n\tGATE(PCLK_GMAC, \"pclk_gmac\", \"pclk_peri\", 0, RK2928_CLKGATE_CON(11), 5, GFLAGS),\n\tGATE(0, \"pclk_peri_noc\", \"pclk_peri\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(12), 2, GFLAGS),\n\n\t \n\tGATE(ACLK_GPU, \"aclk_gpu\", \"aclk_gpu_pre\", 0, RK2928_CLKGATE_CON(7), 14, GFLAGS),\n\tGATE(0, \"aclk_gpu_noc\", \"aclk_gpu_pre\", 0, RK2928_CLKGATE_CON(7), 15, GFLAGS),\n\n\t \n\tGATE(0, \"sclk_initmem_mbist\", \"aclk_cpu\", 0, RK2928_CLKGATE_CON(8), 1, GFLAGS),\n\tGATE(0, \"aclk_initmem\", \"aclk_cpu\", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),\n\tGATE(ACLK_DMAC, \"aclk_dmac_bus\", \"aclk_cpu\", 0, RK2928_CLKGATE_CON(8), 2, GFLAGS),\n\tGATE(0, \"aclk_bus_noc\", \"aclk_cpu\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(10), 1, GFLAGS),\n\n\tGATE(0, \"hclk_rom\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 3, GFLAGS),\n\tGATE(HCLK_I2S0_8CH, \"hclk_i2s0_8ch\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 7, GFLAGS),\n\tGATE(HCLK_I2S1_8CH, \"hclk_i2s1_8ch\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 8, GFLAGS),\n\tGATE(HCLK_I2S2_2CH, \"hclk_i2s2_2ch\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),\n\tGATE(HCLK_SPDIF_8CH, \"hclk_spdif_8ch\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 10, GFLAGS),\n\tGATE(HCLK_TSP, \"hclk_tsp\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(10), 11, GFLAGS),\n\tGATE(HCLK_M_CRYPTO, \"hclk_crypto_mst\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 11, GFLAGS),\n\tGATE(HCLK_S_CRYPTO, \"hclk_crypto_slv\", \"hclk_cpu\", 0, RK2928_CLKGATE_CON(8), 12, GFLAGS),\n\n\tGATE(0, \"pclk_ddrupctl\", \"pclk_ddr_pre\", 0, RK2928_CLKGATE_CON(8), 4, GFLAGS),\n\tGATE(0, \"pclk_ddrmon\", \"pclk_ddr_pre\", 0, RK2928_CLKGATE_CON(8), 6, GFLAGS),\n\tGATE(0, \"pclk_msch_noc\", \"pclk_ddr_pre\", 0, RK2928_CLKGATE_CON(10), 2, GFLAGS),\n\n\tGATE(PCLK_EFUSE_1024, \"pclk_efuse_1024\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(8), 13, GFLAGS),\n\tGATE(PCLK_EFUSE_256, \"pclk_efuse_256\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(8), 14, GFLAGS),\n\tGATE(PCLK_I2C0, \"pclk_i2c0\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(8), 15, GFLAGS),\n\tGATE(PCLK_I2C1, \"pclk_i2c1\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 0, GFLAGS),\n\tGATE(PCLK_I2C2, \"pclk_i2c2\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 1, GFLAGS),\n\tGATE(PCLK_I2C3, \"pclk_i2c3\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 2, GFLAGS),\n\tGATE(PCLK_TIMER, \"pclk_timer0\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 4, GFLAGS),\n\tGATE(0, \"pclk_stimer\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 5, GFLAGS),\n\tGATE(PCLK_SPI0, \"pclk_spi0\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 6, GFLAGS),\n\tGATE(PCLK_PWM, \"pclk_rk_pwm\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),\n\tGATE(PCLK_GPIO0, \"pclk_gpio0\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 8, GFLAGS),\n\tGATE(PCLK_GPIO1, \"pclk_gpio1\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 9, GFLAGS),\n\tGATE(PCLK_GPIO2, \"pclk_gpio2\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 10, GFLAGS),\n\tGATE(PCLK_GPIO3, \"pclk_gpio3\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 11, GFLAGS),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 12, GFLAGS),\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 13, GFLAGS),\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 14, GFLAGS),\n\tGATE(PCLK_TSADC, \"pclk_tsadc\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(9), 15, GFLAGS),\n\tGATE(PCLK_GRF, \"pclk_grf\", \"pclk_cpu\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(10), 0, GFLAGS),\n\tGATE(0, \"pclk_cru\", \"pclk_cpu\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(10), 1, GFLAGS),\n\tGATE(0, \"pclk_sgrf\", \"pclk_cpu\", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(10), 2, GFLAGS),\n\tGATE(0, \"pclk_sim\", \"pclk_cpu\", 0, RK2928_CLKGATE_CON(10), 3, GFLAGS),\n\n\tGATE(0, \"pclk_ddrphy\", \"pclk_phy_pre\", 0, RK2928_CLKGATE_CON(10), 3, GFLAGS),\n\tGATE(0, \"pclk_acodecphy\", \"pclk_phy_pre\", 0, RK2928_CLKGATE_CON(10), 5, GFLAGS),\n\tGATE(PCLK_HDMI_PHY, \"pclk_hdmiphy\", \"pclk_phy_pre\", 0, RK2928_CLKGATE_CON(10), 7, GFLAGS),\n\tGATE(0, \"pclk_vdacphy\", \"pclk_phy_pre\", 0, RK2928_CLKGATE_CON(10), 8, GFLAGS),\n\tGATE(0, \"pclk_phy_noc\", \"pclk_phy_pre\", 0, RK2928_CLKGATE_CON(10), 9, GFLAGS),\n\n\tGATE(ACLK_VPU, \"aclk_vpu\", \"aclk_vpu_pre\", 0, RK2928_CLKGATE_CON(15), 0, GFLAGS),\n\tGATE(0, \"aclk_vpu_noc\", \"aclk_vpu_pre\", 0, RK2928_CLKGATE_CON(15), 4, GFLAGS),\n\tGATE(ACLK_RKVDEC, \"aclk_rkvdec\", \"aclk_rkvdec_pre\", 0, RK2928_CLKGATE_CON(15), 2, GFLAGS),\n\tGATE(0, \"aclk_rkvdec_noc\", \"aclk_rkvdec_pre\", 0, RK2928_CLKGATE_CON(15), 6, GFLAGS),\n\tGATE(HCLK_VPU, \"hclk_vpu\", \"hclk_vpu_pre\", 0, RK2928_CLKGATE_CON(15), 1, GFLAGS),\n\tGATE(0, \"hclk_vpu_noc\", \"hclk_vpu_pre\", 0, RK2928_CLKGATE_CON(15), 5, GFLAGS),\n\tGATE(HCLK_RKVDEC, \"hclk_rkvdec\", \"hclk_rkvdec_pre\", 0, RK2928_CLKGATE_CON(15), 3, GFLAGS),\n\tGATE(0, \"hclk_rkvdec_noc\", \"hclk_rkvdec_pre\", 0, RK2928_CLKGATE_CON(15), 7, GFLAGS),\n\n\t \n\tMMC(SCLK_SDMMC_DRV,    \"sdmmc_drv\",    \"sclk_sdmmc\", RK3228_SDMMC_CON0, 1),\n\tMMC(SCLK_SDMMC_SAMPLE, \"sdmmc_sample\", \"sclk_sdmmc\", RK3228_SDMMC_CON1, 0),\n\n\tMMC(SCLK_SDIO_DRV,     \"sdio_drv\",     \"sclk_sdio\",  RK3228_SDIO_CON0,  1),\n\tMMC(SCLK_SDIO_SAMPLE,  \"sdio_sample\",  \"sclk_sdio\",  RK3228_SDIO_CON1,  0),\n\n\tMMC(SCLK_EMMC_DRV,     \"emmc_drv\",     \"sclk_emmc\",  RK3228_EMMC_CON0,  1),\n\tMMC(SCLK_EMMC_SAMPLE,  \"emmc_sample\",  \"sclk_emmc\",  RK3228_EMMC_CON1,  0),\n};\n\nstatic const char *const rk3228_critical_clocks[] __initconst = {\n\t\"aclk_cpu\",\n\t\"pclk_cpu\",\n\t\"hclk_cpu\",\n\t\"aclk_peri\",\n\t\"hclk_peri\",\n\t\"pclk_peri\",\n\t\"aclk_rga_noc\",\n\t\"aclk_iep_noc\",\n\t\"aclk_vop_noc\",\n\t\"aclk_hdcp_noc\",\n\t\"hclk_vio_ahb_arbi\",\n\t\"hclk_vio_noc\",\n\t\"hclk_vop_noc\",\n\t\"hclk_host0_arb\",\n\t\"hclk_host1_arb\",\n\t\"hclk_host2_arb\",\n\t\"hclk_otg_pmu\",\n\t\"aclk_gpu_noc\",\n\t\"sclk_initmem_mbist\",\n\t\"aclk_initmem\",\n\t\"hclk_rom\",\n\t\"pclk_ddrupctl\",\n\t\"pclk_ddrmon\",\n\t\"pclk_msch_noc\",\n\t\"pclk_stimer\",\n\t\"pclk_ddrphy\",\n\t\"pclk_acodecphy\",\n\t\"pclk_phy_noc\",\n\t\"aclk_vpu_noc\",\n\t\"aclk_rkvdec_noc\",\n\t\"hclk_vpu_noc\",\n\t\"hclk_rkvdec_noc\",\n};\n\nstatic void __init rk3228_clk_init(struct device_node *np)\n{\n\tstruct rockchip_clk_provider *ctx;\n\tvoid __iomem *reg_base;\n\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base) {\n\t\tpr_err(\"%s: could not map cru region\\n\", __func__);\n\t\treturn;\n\t}\n\n\tctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\n\tif (IS_ERR(ctx)) {\n\t\tpr_err(\"%s: rockchip clk init failed\\n\", __func__);\n\t\tiounmap(reg_base);\n\t\treturn;\n\t}\n\n\trockchip_clk_register_plls(ctx, rk3228_pll_clks,\n\t\t\t\t   ARRAY_SIZE(rk3228_pll_clks),\n\t\t\t\t   RK3228_GRF_SOC_STATUS0);\n\trockchip_clk_register_branches(ctx, rk3228_clk_branches,\n\t\t\t\t  ARRAY_SIZE(rk3228_clk_branches));\n\trockchip_clk_protect_critical(rk3228_critical_clocks,\n\t\t\t\t      ARRAY_SIZE(rk3228_critical_clocks));\n\n\trockchip_clk_register_armclk(ctx, ARMCLK, \"armclk\",\n\t\t\tmux_armclk_p, ARRAY_SIZE(mux_armclk_p),\n\t\t\t&rk3228_cpuclk_data, rk3228_cpuclk_rates,\n\t\t\tARRAY_SIZE(rk3228_cpuclk_rates));\n\n\trockchip_register_softrst(np, 9, reg_base + RK2928_SOFTRST_CON(0),\n\t\t\t\t  ROCKCHIP_SOFTRST_HIWORD_MASK);\n\n\trockchip_register_restart_notifier(ctx, RK3228_GLB_SRST_FST, NULL);\n\n\trockchip_clk_of_add_provider(np, ctx);\n}\nCLK_OF_DECLARE(rk3228_cru, \"rockchip,rk3228-cru\", rk3228_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}