INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/24_eth_udp/eth_udp.srcs/sources_1/new/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/24_eth_udp/eth_udp.srcs/sources_1/new/eth_udp_tx_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/24_eth_udp/eth_udp.srcs/sources_1/new/ip_checksum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_checksum
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/24_eth_udp/eth_udp.srcs/sim_1/new/eth_udp_tx_gmii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii_tb
