Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.gui

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Assigned Driver generic 1.00.a for instance lightbutton_0

lightbutton_0 has been added to the project

Assigned Driver generic 1.00.a for instance lightbutton_1

lightbutton_1 has been added to the project

Assigned Driver generic 1.00.a for instance lightbutton_2

lightbutton_2 has been added to the project

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

lightbutton_1 has been deleted from the project

lightbutton_2 has been deleted from the project

At Local date and time: Mon Feb 08 17:49:54 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 7 -
Running XST synthesis
ERROR:Xst:1934 - "C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" Port <Buttons_in> of module <user_logic> is missing in instance interface.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Mon Feb 08 18:09:58 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:2098 - PORT:Buttons_in CONNECTOR:Buttons_in -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 82 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:Lights_out CONNECTOR:Lights_out -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 81 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 7 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

lightbutton_0 has been deleted from the project

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

Assigned Driver generic 1.00.a for instance lightbutton_0

lightbutton_0 has been added to the project

At Local date and time: Mon Feb 08 18:10:45 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:2098 - PORT:Buttons_in CONNECTOR:Buttons_in -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 82 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:Lights_out CONNECTOR:Lights_out -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 81 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 7 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

ERROR:EDK - Address map will not be generated because no processors were found

Assigned Driver generic 1.00.a for instance plb_v46_0

At Local date and time: Mon Feb 08 23:41:09 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...
INFO:EDK:1560 - IPNAME:lightbutton INSTANCE:lightbutton_0 -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lightbutton INSTANCE:lightbutton_0 -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 0
INFO:EDK:1560 - IPNAME:lightbutton INSTANCE:lightbutton_0 -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:lightbutton INSTANCE:lightbutton_0 -
   C:\Xilinx\ssdproject\loopback\pcores\lightbutton_v1_00_a\data\lightbutton_v2_
   1_0.mpd line 32 - tool is overriding PARAMETER C_SPLB_SMALLEST_MASTER value
   to 128
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 0
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v4
   6_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to
   32

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Xilinx\ssdproject\loopback\system.mhs
line 13 - 0 master(s) : 1 slave(s)
ERROR:EDK:1599 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   C:\Xilinx\ssdproject\loopback\system.mhs line 13 - must have atleast 1 master
   assigned!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Generated Block Diagram SVG

Rendering --- system.jpg

ERROR:EDK:2266 - Rendering engine could not generate block diagram.

plb_v46_0 has been deleted from the project

At Local date and time: Mon Feb 08 23:42:07 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 7 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

The project's MHS file has changed on disk.

ERROR:EDK:1558 - IPNAME:lightbutton INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 - PORT Lights_out not found in mpd.

ERROR:EDK:1558 - IPNAME:lightbutton INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 11 - PORT Buttons_in not found in mpd.

WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\ssdproject\loopback\__xps\system.gui

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Mon Feb 08 23:50:56 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:2098 - PORT:Buttons_in CONNECTOR:Buttons_in_ucf -
   C:\Xilinx\ssdproject\loopback\system.mhs line 11 - No driver found. Port will
   be driven to GND!
WARNING:EDK:2099 - PORT:Lights_out CONNECTOR:Lights_out_ucf -
   C:\Xilinx\ssdproject\loopback\system.mhs line 10 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
ERROR:EDK:1525 - INST:lightbutton_0 PORT:Buttons_in -
   C:\Xilinx\ssdproject\loopback\system.mhs line 7 - port is driven by a
   sourceless connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

ERROR:EDK - Address map will not be generated because no processors were found

At Local date and time: Tue Feb 09 00:06:21 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:2099 - PORT:Lights_out CONNECTOR:Lights_out_ucf -
   C:\Xilinx\ssdproject\loopback\system.mhs line 10 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 7 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

At Local date and time: Tue Feb 09 00:18:02 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...
WARNING:EDK:2098 - PORT:Lights_out_pin CONNECTOR:Lights_out -
   C:\Xilinx\ssdproject\loopback\system.mhs line 6 - No driver found. Port will
   be driven to GND!
WARNING:EDK:2098 - PORT:Buttons_in_pin CONNECTOR:Buttons_in -
   C:\Xilinx\ssdproject\loopback\system.mhs line 7 - No driver found. Port will
   be driven to GND!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

The project's MHS file has changed on disk.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

The project's MHS file has changed on disk.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Tue Feb 09 00:21:53 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

The project's MHS file has changed on disk.

At Local date and time: Tue Feb 09 00:23:44 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:Xst:2585 - Port <Buttons_in> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Lights_out> of instance <lightbutton_0> does not exist in definition <lightbutton>. Please compare the definition of block <lightbutton> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Tue Feb 09 00:28:28 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:HDLParsers:851 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 417. Formal Buttons_in of user_logic with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 00:30:38 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:HDLParsers:3312 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 416. Undefined symbol 'Lights_out'.
ERROR:HDLParsers:1209 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 416. Lights_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 419. parse error, unexpected CLOSEPAR
ERROR:HDLParsers:851 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 424. Formal Buttons_in of user_logic with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 00:33:27 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:HDLParsers:164 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 419. parse error, unexpected CLOSEPAR
ERROR:HDLParsers:851 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 424. Formal Buttons_in of user_logic with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 00:34:02 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:HDLParsers:850 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 415. Formal port Buttons_in does not exist in Entity 'plbv46_slave_single'.
ERROR:HDLParsers:850 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 416. Formal port Lights_out does not exist in Entity 'plbv46_slave_single'.
ERROR:HDLParsers:851 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 424. Formal Buttons_in of user_logic with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 00:35:20 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis
ERROR:HDLParsers:164 - "C:/Xilinx/ssdproject/loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 414. parse error, unexpected CLOSEPAR
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\ssdproject\loopback\synthesis\lightbutton_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 00:35:54 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/ssdproject/loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 - C:\Xilinx\ssdproject\loopback\system.mhs line 10 -
Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 12.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "c:/Xilinx/ssdproject/loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.


Done!

At Local date and time: Tue Feb 09 00:38:17 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Tue Feb 09 00:38:26 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Feb 09 19:08:20 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 10 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 17.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-3 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-3 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation 

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-3 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-3 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-3".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Switches_in_pin<0> connected to top level port
   Switches_in_pin<0> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<1> connected to top level port
   Switches_in_pin<1> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<2> connected to top level port
   Switches_in_pin<2> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<3> connected to top level port
   Switches_in_pin<3> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<4> connected to top level port
   Switches_in_pin<4> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<5> connected to top level port
   Switches_in_pin<5> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<6> connected to top level port
   Switches_in_pin<6> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<7> connected to top level port
   Switches_in_pin<7> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 27 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:d5ca2dc) REAL time: 28 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 28 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:d5ca2dc) REAL time: 28 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d5ca2dc) REAL time: 29 secs 

Total REAL time to Placer completion: 29 secs 
Total CPU  time to Placer completion: 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         8 out of     640    1%
    Number of LOCed IOBs:                        8 out of       8  100%

Specific Feature Utilization:

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   25 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   8 out of 640     1%
      Number of LOCed IOBs                   8 out of 8     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Phase  1  : 8 unrouted;      REAL time: 19 secs 

Phase  2  : 8 unrouted;      REAL time: 19 secs 

Phase  3  : 0 unrouted;      REAL time: 20 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 
Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 37 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  324 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-3 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Tue Feb 09 19:10:48 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 15 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3
Opened constraints file system.pcf.

Tue Feb 09 19:11:03 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-3 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   69.57 C, Min. Reading:   18.38 C, Max.
Reading:   80.89 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   1.011 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.549 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Feb 09 19:19:26 2010
 make -f system.make download started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-3 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-3 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-3 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-3 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   5 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-3".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Switches_in_pin<0> connected to top level port
   Switches_in_pin<0> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<1> connected to top level port
   Switches_in_pin<1> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<2> connected to top level port
   Switches_in_pin<2> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<3> connected to top level port
   Switches_in_pin<3> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<4> connected to top level port
   Switches_in_pin<4> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<5> connected to top level port
   Switches_in_pin<5> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<6> connected to top level port
   Switches_in_pin<6> has been removed.
WARNING:MapLib:701 - Signal Switches_in_pin<7> connected to top level port
   Switches_in_pin<7> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 29 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 30 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:d5ca2dc) REAL time: 31 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 31 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 31 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d5ca2dc) REAL time: 31 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d5ca2dc) REAL time: 31 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d5ca2dc) REAL time: 31 secs 

Total REAL time to Placer completion: 31 secs 
Total CPU  time to Placer completion: 25 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         8 out of     640    1%
    Number of LOCed IOBs:                        8 out of       8  100%

Specific Feature Utilization:

Peak Memory Usage:  383 MB
Total REAL time to MAP completion:  33 secs 
Total CPU time to MAP completion:   27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   8 out of 640     1%
      Number of LOCed IOBs                   8 out of 8     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

Starting Router


Phase  1  : 8 unrouted;      REAL time: 18 secs 

Phase  2  : 8 unrouted;      REAL time: 18 secs 

Phase  3  : 0 unrouted;      REAL time: 19 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 
Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 36 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  325 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-3 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Tue Feb 09 19:21:28 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 16 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -3
Opened constraints file system.pcf.

Tue Feb 09 19:21:42 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-3 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   46.44 C, Max.
Reading:   70.06 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.990 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

The project's MHS file has changed on disk.

ERROR:EDK:1558 - IPNAME:lightbutton INSTANCE:lightbutton_0 - C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 13 - PORT Lights_out<0> not found in mpd.

ERROR:EDK:1558 - IPNAME:lightbutton INSTANCE:lightbutton_0 - C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 14 - PORT Switches_in<0> not found in mpd.

WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Feb 09 19:50:00 2010
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-3 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-3 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lightbutton INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 10 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 4.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...
ERROR:NgdBuild:76 - File "../implementation/lightbutton_0_wrapper.ngc" cannot be
   merged into block "lightbutton_0" (TYPE="lightbutton_0_wrapper") because one
   or more pins on the block, including pin "Lights_out", were not found in the
   file.  Please make sure that all pins on the instantiated component match
   pins in the lower-level design block (irrespective of case).  If there are
   bussed pins on this block, make sure that the upper-level and lower-level
   netlists use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../implementation/system.blc"...
make: *** [implementation/system.ngc] Error 1



Done!

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

At Local date and time: Tue Feb 09 21:20:23 2010
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Tue Feb 09 21:20:28 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lightbutton INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 4.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...
ERROR:NgdBuild:76 - File "../implementation/lightbutton_0_wrapper.ngc" cannot be
   merged into block "lightbutton_0" (TYPE="lightbutton_0_wrapper") because one
   or more pins on the block, including pin "Lights_out", were not found in the
   file.  Please make sure that all pins on the instantiated component match
   pins in the lower-level design block (irrespective of case).  If there are
   bussed pins on this block, make sure that the upper-level and lower-level
   netlists use the same bus-naming convention.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

One or more errors were found during NGCBUILD.  No NGC file will be written.

Writing NGCBUILD log file "../implementation/system.blc"...
make: *** [implementation/system.ngc] Error 1



Done!

At Local date and time: Tue Feb 09 21:21:23 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Deleting External port : GPIO_LED_0 

Deleting Internal port lightbutton_0:Lights_out 

Deleting External port : GPIO_DIP_SW1 

Deleting Internal port lightbutton_0:Switches_in 

lightbutton_0 has been deleted from the project

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

Assigned Driver generic 1.00.a for instance lightbutton_0

lightbutton_0 has been added to the project

Make instance lightbutton_0 port Switches_in external with net as port name

Instance lightbutton_0 port Switches_in connector undefined, using lightbutton_0_Switches_in

Make instance lightbutton_0 port Lights_out external with net as port name

Instance lightbutton_0 port Lights_out connector undefined, using lightbutton_0_Lights_out

The project's MHS file has changed on disk.

The project's MHS file has changed on disk.

At Local date and time: Tue Feb 09 21:24:42 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 12.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation 

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW2         LOC="AG27";>
   [system.ucf(2)]: NET "GPIO_DIP_SW2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW2         LOC="AG27";> [system.ucf(2)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW3         LOC="AF25";>
   [system.ucf(3)]: NET "GPIO_DIP_SW3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW3         LOC="AF25";> [system.ucf(3)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW4         LOC="AF26";>
   [system.ucf(4)]: NET "GPIO_DIP_SW4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW4         LOC="AF26";> [system.ucf(4)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW5         LOC="AE27";>
   [system.ucf(5)]: NET "GPIO_DIP_SW5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW5         LOC="AE27";> [system.ucf(5)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW6         LOC="AE26";>
   [system.ucf(6)]: NET "GPIO_DIP_SW6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW6         LOC="AE26";> [system.ucf(6)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW7         LOC="AC25";>
   [system.ucf(7)]: NET "GPIO_DIP_SW7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW7         LOC="AC25";> [system.ucf(7)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_DIP_SW8         LOC="AC24";>
   [system.ucf(8)]: NET "GPIO_DIP_SW8" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_DIP_SW8         LOC="AC24";> [system.ucf(8)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_1           LOC="L18";>
   [system.ucf(11)]: NET "GPIO_LED_1" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_1           LOC="L18";> [system.ucf(11)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_2           LOC="G15";>
   [system.ucf(12)]: NET "GPIO_LED_2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_2           LOC="G15";> [system.ucf(12)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_3           LOC="AD26";>
   [system.ucf(13)]: NET "GPIO_LED_3" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_3           LOC="AD26";> [system.ucf(13)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_4           LOC="G16";>
   [system.ucf(14)]: NET "GPIO_LED_4" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_4           LOC="G16";> [system.ucf(14)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_5           LOC="AD25";>
   [system.ucf(15)]: NET "GPIO_LED_5" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_5           LOC="AD25";> [system.ucf(15)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_6           LOC="AD24";>
   [system.ucf(16)]: NET "GPIO_LED_6" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_6           LOC="AD24";> [system.ucf(16)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET  GPIO_LED_7           LOC="AE24";>
   [system.ucf(17)]: NET "GPIO_LED_7" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:203 - A target design object for the Locate constraint
   '<NET  GPIO_LED_7           LOC="AE24";> [system.ucf(17)]' could not be found
   and so the Locate constraint will be removed.

Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    14
  Number of warnings:  14

Total REAL time to NGDBUILD completion:  5 sec
Total CPU time to NGDBUILD completion:   3 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
    
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Tue Feb 09 21:26:42 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal GPIO_DIP_SW1 connected to top level port
   GPIO_DIP_SW1 has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5) REAL time: 28 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5) REAL time: 28 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5) REAL time: 28 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5) REAL time: 28 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:5) REAL time: 29 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:5) REAL time: 29 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:5) REAL time: 29 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:5) REAL time: 30 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5) REAL time: 30 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5) REAL time: 30 secs 

Total REAL time to Placer completion: 30 secs 
Total CPU  time to Placer completion: 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         1 out of     640    1%
    Number of LOCed IOBs:                        1 out of       1  100%

Specific Feature Utilization:

Peak Memory Usage:  384 MB
Total REAL time to MAP completion:  37 secs 
Total CPU time to MAP completion:   23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   1 out of 640     1%
      Number of LOCed IOBs                   1 out of 1     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

Starting Router


Phase  1  : 1 unrouted;      REAL time: 17 secs 

Phase  2  : 1 unrouted;      REAL time: 17 secs 

Phase  3  : 0 unrouted;      REAL time: 17 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 27 secs 
Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  325 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Tue Feb 09 21:29:14 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 39 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Feb 09 21:29:28 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Feb 09 21:30:32 2010
 make -f system.make download started...

# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   42.01 C, Min. Reading:   41.52 C, Max.
Reading:   46.93 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Feb 09 21:33:32 2010
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Tue Feb 09 21:33:43 2010
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Tue Feb 09 21:33:50 2010
 make -f system.make netlistclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm


Done!

At Local date and time: Tue Feb 09 21:33:57 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lightbutton INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 3.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal GPIO_DIP_SW1 connected to top level port
   GPIO_DIP_SW1 has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5) REAL time: 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5) REAL time: 24 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5) REAL time: 24 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5) REAL time: 24 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:5) REAL time: 25 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:5) REAL time: 25 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:5) REAL time: 25 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5) REAL time: 25 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5) REAL time: 25 secs 

Total REAL time to Placer completion: 25 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         1 out of     640    1%
    Number of LOCed IOBs:                        1 out of       1  100%

Specific Feature Utilization:

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  28 secs 
Total CPU time to MAP completion:   21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   1 out of 640     1%
      Number of LOCed IOBs                   1 out of 1     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

Starting Router


Phase  1  : 1 unrouted;      REAL time: 15 secs 

Phase  2  : 1 unrouted;      REAL time: 15 secs 

Phase  3  : 0 unrouted;      REAL time: 15 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  325 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Tue Feb 09 21:36:16 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Feb 09 21:36:28 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Feb 09 21:37:09 2010
 make -f system.make download started...

# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   41.52 C, Min. Reading:   41.52 C, Max.
Reading:   42.01 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.493 V, Max.
Reading:   2.496 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Feb 09 21:41:21 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lightbutton INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Copying
cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 4.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal GPIO_DIP_SW1 connected to top level port
   GPIO_DIP_SW1 has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:5) REAL time: 21 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:5) REAL time: 21 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:5) REAL time: 21 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5) REAL time: 21 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5) REAL time: 21 secs 

Total REAL time to Placer completion: 21 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         1 out of     640    1%
    Number of LOCed IOBs:                        1 out of       1  100%

Specific Feature Utilization:

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
Trying to terminate Process...



Done!

At Local date and time: Tue Feb 09 21:42:50 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  9 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal GPIO_DIP_SW1 connected to top level port
   GPIO_DIP_SW1 has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Trying to terminate Process...



Done!

At Local date and time: Tue Feb 09 21:43:44 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy

make: *** [hwclean] Error 1



Done!

At Local date and time: Tue Feb 09 21:44:06 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Running
XST synthesis
ERROR:HDLCompilers:26 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 119 unexpected token: '!'
ERROR:HDLCompilers:26 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 120 unexpected token: 'Lights_out'
ERROR:HDLCompilers:26 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 120 expecting '=', found ';'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\synthesis\lightbutton_0_wrap
   per_xst.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Tue Feb 09 21:45:07 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Running
XST synthesis
ERROR:HDLCompilers:26 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 119 unexpected token: 'Lights_out'
ERROR:HDLCompilers:26 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 119 expecting '=', found ';'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\synthesis\lightbutton_0_wrap
   per_xst.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 21:45:55 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Running
XST synthesis
ERROR:HDLCompilers:246 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 119 Reference to scalar reg 'Lights_out' is not a legal net lvalue
ERROR:HDLCompilers:53 - "C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\pcores\lightbutton_v1_00_a/hdl/verilog/user_logic.v" line 119 Illegal left hand side of continuous assign
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\synthesis\lightbutton_0_wrap
   per_xst.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Tue Feb 09 21:46:56 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 11 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 12.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation 

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4b178a49) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4b178a49) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:4b178a49) REAL time: 20 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4b178a49) REAL time: 20 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:4b178a49) REAL time: 20 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4b178a49) REAL time: 20 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:4b178a49) REAL time: 20 secs 

Total REAL time to Placer completion: 21 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         2 out of     640    1%
    Number of LOCed IOBs:                        2 out of       2  100%

Specific Feature Utilization:

Average Fanout of Non-Clock Nets:                1.00

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   2 out of 640     1%
      Number of LOCed IOBs                   2 out of 2     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

Starting Router


Phase  1  : 1 unrouted;      REAL time: 16 secs 

Phase  2  : 1 unrouted;      REAL time: 16 secs 

Phase  3  : 0 unrouted;      REAL time: 16 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 
Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  324 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Tue Feb 09 21:48:57 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Feb 09 21:49:08 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   42.01 C, Min. Reading:   41.52 C, Max.
Reading:   42.01 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.493 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Deleting External port : GPIO_DIP_SW1 

Deleting Internal port lightbutton_0:Switches_in 

Deleting External port : GPIO_LED_0 

Deleting Internal port lightbutton_0:Lights_out 

lightbutton_0 has been deleted from the project

WARNING:EDK:1445 - Generated empty contents for BUSINTERFACE in TREE mode

WARNING:EDK:936 - Could not sort or apply filters to contents for BUSINTERFACE in TREE mode

Assigned Driver generic 1.00.a for instance lightbutton_0

lightbutton_0 has been added to the project

lightbutton_0 has been deleted from the project

At Local date and time: Tue Feb 09 23:56:15 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Feb 10 00:22:15 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 13 - Running
XST synthesis
ERROR:HDLParsers:164 - "C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 163. parse error, unexpected DIV, expecting IDENTIFIER
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\synthesis\lightbutton_0_wrap
   per_xst.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Wed Feb 10 00:26:02 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 13 - Running
XST synthesis
ERROR:HDLParsers:164 - "C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 448. parse error, unexpected SEMICOLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:3312 - "C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 460. Undefined symbol 'Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/pcores/lightbutton_v1_00_a/hdl/vhdl/lightbutton.vhd" Line 460. Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\synthesis\lightbutton_0_wrap
   per_xst.srp for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/lightbutton_0_wrapper.ngc] Error 2



Done!

At Local date and time: Wed Feb 10 00:27:15 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 13 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 12.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation 

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:d8d6c5c) REAL time: 28 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 29 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d8d6c5c) REAL time: 29 secs 

Total REAL time to Placer completion: 29 secs 
Total CPU  time to Placer completion: 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         6 out of     640    1%
    Number of LOCed IOBs:                        6 out of       6  100%

Specific Feature Utilization:

Average Fanout of Non-Clock Nets:                1.00

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  31 secs 
Total CPU time to MAP completion:   24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   6 out of 640     1%
      Number of LOCed IOBs                   6 out of 6     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

Starting Router


Phase  1  : 3 unrouted;      REAL time: 15 secs 

Phase  2  : 3 unrouted;      REAL time: 15 secs 

Phase  3  : 0 unrouted;      REAL time: 15 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 
Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  324 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Wed Feb 10 00:29:24 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 14 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Feb 10 00:29:36 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Wed Feb 10 00:30:55 2010
 make -f system.make download started...

# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   36.59 C, Min. Reading:   32.16 C, Max.
Reading:   36.59 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.990 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Fri Feb 12 12:08:19 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading c:/Xilinx/11.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc2c256, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xbr/data/xc2c256.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc2c256 successfully.

done.
Elapsed time =      3 sec.
Elapsed time =      0 sec.
ERROR:iMPACT:2204 - Can only assign file to device 1.

make: *** [download] Error 1



Done!

At Local date and time: Fri Feb 12 12:13:26 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   57.76 C, Min. Reading:   25.77 C, Max.
Reading:   58.25 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.987 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Fri Feb 12 12:15:30 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   50.87 C, Max.
Reading:   57.76 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.496 V, Min. Reading:   2.490 V, Max.
Reading:   2.514 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2218 - Error shows in the status register, release done bit is NOT
   1.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0000 0000 0000 0000 0000 0000 0000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Fri Feb 12 12:16:21 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   55.30 C, Min. Reading:   52.84 C, Max.
Reading:   55.30 C
5: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.987 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Fri Feb 12 12:18:33 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Fri Feb 12 12:19:16 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.3 - platgen Xilinx EDK 11.3 Build EDK_LS3.57
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   lightbutton_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:lightbutton_0 -
C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\system.mhs line 13 - Running
XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 12.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.3 - ngcbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/11.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\11.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file
"c:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/synthesis/system.ngc" ...
Loading design module "../implementation/lightbutton_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.3 - Xflow L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile c:/Xilinx/11.1/ISE/xilinx/data/fpga.flw into working
directory C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation 

Using Flow File:
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.3 - ngdbuild L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Xilinx/repos/ssd/trunk/project/xupv5_loopback/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Applying constraints in "system.ucf" to the design...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Processing BMM file ...

WARNING:Data2MEM:53 - File 'system.bmm' was empty or had no BMM content.


Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.3 - Map L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <c:/Xilinx/11.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearb
   itrate_i has no load.
WARNING:LIT:243 - Logical network lightbutton_0/Sl_rdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<0> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<1> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<2> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<3> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<4> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<5> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<6> has no load.
WARNING:LIT:243 - Logical network
   lightbutton_0/lightbutton_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy
   _i<7> has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 30 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d8d6c5c) REAL time: 31 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d8d6c5c) REAL time: 31 secs 

Total REAL time to Placer completion: 31 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         6 out of     640    1%
    Number of LOCed IOBs:                        6 out of       6  100%

Specific Feature Utilization:

Average Fanout of Non-Clock Nets:                1.00

Peak Memory Usage:  386 MB
Total REAL time to MAP completion:  37 secs 
Total CPU time to MAP completion:   21 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.3 - par L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/data/parBmgr.acd> with local file
<c:/Xilinx/11.1/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.66 2009-08-24".



Device Utilization Summary:

   Number of External IOBs                   6 out of 640     1%
      Number of LOCed IOBs                   6 out of 6     100%

   Number of Slice Registers                 0 out of 69120   0%
      Number used as Flip Flops              0
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                      0 out of 69120   0%
   Number of Slice LUT-Flip Flop pairs       0 out of 69120   0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

Starting Router


Phase  1  : 3 unrouted;      REAL time: 14 secs 

Phase  2  : 3 unrouted;      REAL time: 14 secs 

Phase  3  : 0 unrouted;      REAL time: 15 secs 

Phase  4  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 25 secs 
Total REAL time to Router completion: 25 secs 
Total CPU time to Router completion: 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

Timing Score: 0 (Setup: 0, Hold: 0)



Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  324 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.3 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-08-24, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.

Analysis completed Fri Feb 12 12:21:35 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 17 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/11.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.3 - Bitgen L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/virtex5/data/virtex5.acd>
with local file <c:/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
c:\Xilinx\11.1\ISE;C:\Xilinx\11.1\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Feb 12 12:21:47 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
# @cp -f implementation/system_bd.bmm .
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs   \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.3 Build EDK_LS3.57
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Computing clock values...

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.3 - iMPACT L.57 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of c:/Xilinx/11.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/11.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   48.90 C, Max.
Reading:   55.30 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.996 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.481 V, Max.
Reading:   2.496 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 11.3 Build EDK_LS3.57

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Feb 16 19:48:13 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\repos\ssd\trunk\project\xupv5_loopback\__xps\system.gui

