[
  {
    "key": "ctrl+shift+f",
    "command": "workbench.action.tasks.runTask",
    "args": "Format Verilog",
    "when": "editorLangId == verilog"
  }
]
