// Seed: 2136340692
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    output tri0 id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wire id_17,
    output tri1 id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri1 id_21
    , id_26,
    output wor id_22,
    output tri id_23,
    input wire id_24
);
  wire id_27;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    output wand  id_2
    , id_6,
    input  wand  id_3,
    output uwire id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_8 = 0;
  assign id_6 = 1 ? (id_6.id_6) : 1 >> 1;
endmodule
