Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  2 16:46:34 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1637 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.051        0.000                      0                 1371        0.105        0.000                      0                 1371        4.500        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.051        0.000                      0                 1371        0.105        0.000                      0                 1371        4.500        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.952ns (20.684%)  route 3.651ns (79.316%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.888     9.762    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X55Y45         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.452    14.793    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[26]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y45         FDCE (Setup_fdce_C_CE)      -0.205    14.813    pixelColourControl/slave_rx_module/data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[23]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[24]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[25]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[27]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[28]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[29]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[30]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[30]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.952ns (20.747%)  route 3.637ns (79.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.874     9.748    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[31]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDCE (Setup_fdce_C_CE)      -0.169    14.850    pixelColourControl/slave_rx_module/data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/data_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.952ns (21.414%)  route 3.494ns (78.586%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.638     5.159    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.456     5.615 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=6, routed)           0.879     6.494    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.618 f  pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8/O
                         net (fo=4, routed)           0.672     7.290    pixelColourControl/slave_rx_module/FSM_sequential_state[1]_i_8_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.414 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.406     7.820    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__0_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.944 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0/O
                         net (fo=16, routed)          0.806     8.750    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__0_n_0
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.874 r  pixelColourControl/slave_rx_module/data[31]_i_1/O
                         net (fo=10, routed)          0.731     9.605    pixelColourControl/slave_rx_module/data[31]_i_1_n_0
    SLICE_X57Y46         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.453    14.794    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X57Y46         FDCE                                         r  pixelColourControl/slave_rx_module/data_reg[22]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.814    pixelColourControl/slave_rx_module/data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.592%)  route 0.284ns (60.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.594     1.477    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X62Y50         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  pixelColourControl/master_tx_module2/uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.284     1.902    pixelColourControl/master_tx_module2/uart_tx_inst/state__0[1]
    SLICE_X62Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.947    pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx[3]_i_1__7_n_0
    SLICE_X62Y49         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.867     1.994    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X62Y49         FDCE (Hold_fdce_C_D)         0.092     1.842    pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module3/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module3/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.563     1.446    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X55Y58         FDCE                                         r  pixelColourControl/master_rx_module3/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  pixelColourControl/master_rx_module3/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.685    pixelColourControl/master_rx_module3/shift_reg_reg_n_0_[0]
    SLICE_X54Y58         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.833     1.961    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X54Y58         FDCE                                         r  pixelColourControl/master_rx_module3/data_reg[0]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.085     1.544    pixelColourControl/master_rx_module3/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.594     1.477    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y43         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.697    pixelColourControl/master_tx_module1/tx_data
    SLICE_X59Y43         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.864     1.991    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y43         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y43         FDCE (Hold_fdce_C_D)         0.075     1.552    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X55Y54         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.667    pixelColourControl/master_tx_module4/tx_data
    SLICE_X55Y54         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.834     1.962    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.075     1.522    pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.563     1.446    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X53Y59         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/Q
                         net (fo=7, routed)           0.100     1.688    pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy
    SLICE_X52Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.733 r  pixelColourControl/master_tx_module3/uart_tx_inst/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.733    pixelColourControl/master_tx_module3/uart_tx_inst_n_4
    SLICE_X52Y59         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.833     1.961    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X52Y59         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X52Y59         FDPE (Hold_fdpe_C_D)         0.120     1.579    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.061%)  route 0.330ns (63.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.596     1.479    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDCE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg[4]/Q
                         net (fo=3, routed)           0.330     1.950    pixelColourControl/master_tx_module2/uart_tx_inst/bit_idx_reg_n_0_[4]
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.995 r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_i_2__1/O
                         net (fo=1, routed)           0.000     1.995    pixelColourControl/master_tx_module2/uart_tx_inst/tx_i_2__1_n_0
    SLICE_X63Y50         FDPE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.864     1.992    pixelColourControl/master_tx_module2/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X63Y50         FDPE                                         r  pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDPE (Hold_fdpe_C_D)         0.091     1.839    pixelColourControl/master_tx_module2/uart_tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/tx_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.565     1.448    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  pixelColourControl/master_tx_module1/tx_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  pixelColourControl/master_tx_module1/tx_data_reg[29]/Q
                         net (fo=1, routed)           0.112     1.701    pixelColourControl/master_tx_module1/uart_tx_inst/tx_data_reg[31][7]
    SLICE_X55Y43         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.837     1.964    pixelColourControl/master_tx_module1/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X55Y43         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y43         FDCE (Hold_fdce_C_D)         0.076     1.541    pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module2/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module2/uart_tx_inst_slave/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.595     1.478    pixelColourControl/slave_tx_module2/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  pixelColourControl/slave_tx_module2/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pixelColourControl/slave_tx_module2/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.110     1.729    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/Q[2]
    SLICE_X3Y5           FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.866     1.993    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.072     1.566    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.594     1.477    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  pixelColourControl/master_rx_module/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.128     1.746    pixelColourControl/master_rx_module/shift_reg_reg_n_0_[4]
    SLICE_X62Y46         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.866     1.993    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X62Y46         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[4]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.066     1.581    pixelColourControl/master_rx_module/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module/tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.593     1.476    pixelColourControl/slave_tx_module/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  pixelColourControl/slave_tx_module/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pixelColourControl/slave_tx_module/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.112     1.729    pixelColourControl/slave_tx_module/uart_tx_inst_slave/Q[1]
    SLICE_X5Y4           FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.864     1.991    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.072     1.564    pixelColourControl/slave_tx_module/uart_tx_inst_slave/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   pixelColourControl/Player4MovementControl/clk40hz/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   pixelColourControl/clk40hz2/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   pixelColourControl/clk40hz2/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   pixelColourControl/clk40hz2/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   pixelColourControl/clk40hz2/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   pixelColourControl/clk40hz2/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   pixelColourControl/clk40hz2/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   pixelColourControl/clk40hz2/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   pixelColourControl/clk40hz2/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   pixelColourControl/clk40hz2/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   pixelColourControl/clk40hz2/COUNT_reg[18]/C



