/// Auto-generated bit field definitions for TIM2
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::tim2 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TIM2 Bit Field Definitions
// ============================================================================

/// CR1 - control register 1
namespace cr1 {
    /// Counter enable Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware. CEN is cleared automatically in one-pulse mode, when an update event occurs.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;
    /// Enumerated values for CEN
    namespace cen {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update disable This bit is set and cleared by software to enable/disable UEV event generation. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller Buffered registers are then loaded with their preload values.
    /// Position: 1, Width: 1
    /// Access: read-write
    using UDIS = BitField<1, 1>;
    constexpr uint32_t UDIS_Pos = 1;
    constexpr uint32_t UDIS_Msk = UDIS::mask;
    /// Enumerated values for UDIS
    namespace udis {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update request source This bit is set and cleared by software to select the UEV event sources. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller
    /// Position: 2, Width: 1
    /// Access: read-write
    using URS = BitField<2, 1>;
    constexpr uint32_t URS_Pos = 2;
    constexpr uint32_t URS_Msk = URS::mask;
    /// Enumerated values for URS
    namespace urs {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// One-pulse mode
    /// Position: 3, Width: 1
    /// Access: read-write
    using OPM = BitField<3, 1>;
    constexpr uint32_t OPM_Pos = 3;
    constexpr uint32_t OPM_Msk = OPM::mask;
    /// Enumerated values for OPM
    namespace opm {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Direction Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
    /// Position: 4, Width: 1
    /// Access: read-write
    using DIR = BitField<4, 1>;
    constexpr uint32_t DIR_Pos = 4;
    constexpr uint32_t DIR_Msk = DIR::mask;
    /// Enumerated values for DIR
    namespace dir {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Center-aligned mode selection Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)
    /// Position: 5, Width: 2
    /// Access: read-write
    using CMS = BitField<5, 2>;
    constexpr uint32_t CMS_Pos = 5;
    constexpr uint32_t CMS_Msk = CMS::mask;
    /// Enumerated values for CMS
    namespace cms {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Auto-reload preload enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using ARPE = BitField<7, 1>;
    constexpr uint32_t ARPE_Pos = 7;
    constexpr uint32_t ARPE_Msk = ARPE::mask;
    /// Enumerated values for ARPE
    namespace arpe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clock division This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),
    /// Position: 8, Width: 2
    /// Access: read-write
    using CKD = BitField<8, 2>;
    constexpr uint32_t CKD_Pos = 8;
    constexpr uint32_t CKD_Msk = CKD::mask;
    /// Enumerated values for CKD
    namespace ckd {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
    }

    /// UIF status bit remapping
    /// Position: 11, Width: 1
    /// Access: read-write
    using UIFREMAP = BitField<11, 1>;
    constexpr uint32_t UIFREMAP_Pos = 11;
    constexpr uint32_t UIFREMAP_Msk = UIFREMAP::mask;
    /// Enumerated values for UIFREMAP
    namespace uifremap {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
    /// Capture/compare DMA selection
    /// Position: 3, Width: 1
    /// Access: read-write
    using CCDS = BitField<3, 1>;
    constexpr uint32_t CCDS_Pos = 3;
    constexpr uint32_t CCDS_Msk = CCDS::mask;
    /// Enumerated values for CCDS
    namespace ccds {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Master mode selection These bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows: When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register). Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 4, Width: 3
    /// Access: read-write
    using MMS = BitField<4, 3>;
    constexpr uint32_t MMS_Pos = 4;
    constexpr uint32_t MMS_Msk = MMS::mask;
    /// Enumerated values for MMS
    namespace mms {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
    }

    /// TI1 selection
    /// Position: 7, Width: 1
    /// Access: read-write
    using TI1S = BitField<7, 1>;
    constexpr uint32_t TI1S_Pos = 7;
    constexpr uint32_t TI1S_Msk = TI1S::mask;
    /// Enumerated values for TI1S
    namespace ti1s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace cr2

/// SMCR - slave mode control register
namespace smcr {
    /// Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. reinitializes the counter, generates an update of the registers and starts the counter. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 0, Width: 3
    /// Access: read-write
    using SMS1 = BitField<0, 3>;
    constexpr uint32_t SMS1_Pos = 0;
    constexpr uint32_t SMS1_Msk = SMS1::mask;
    /// Enumerated values for SMS1
    namespace sms1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
    }

    /// OCREF clear selection This bit is used to select the OCREF clear source
    /// Position: 3, Width: 1
    /// Access: read-write
    using OCCS = BitField<3, 1>;
    constexpr uint32_t OCCS_Pos = 3;
    constexpr uint32_t OCCS_Msk = OCCS::mask;
    /// Enumerated values for OCCS
    namespace occs {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger selection This bit-field selects the trigger input to be used to synchronize the counter. Others: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
    /// Position: 4, Width: 3
    /// Access: read-write
    using TS1 = BitField<4, 3>;
    constexpr uint32_t TS1_Pos = 4;
    constexpr uint32_t TS1_Msk = TS1::mask;
    /// Enumerated values for TS1
    namespace ts1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
    }

    /// Master/Slave mode
    /// Position: 7, Width: 1
    /// Access: read-write
    using MSM = BitField<7, 1>;
    constexpr uint32_t MSM_Pos = 7;
    constexpr uint32_t MSM_Msk = MSM::mask;
    /// Enumerated values for MSM
    namespace msm {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// External trigger filter This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
    /// Position: 8, Width: 4
    /// Access: read-write
    using ETF = BitField<8, 4>;
    constexpr uint32_t ETF_Pos = 8;
    constexpr uint32_t ETF_Msk = ETF::mask;
    /// Enumerated values for ETF
    namespace etf {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// External trigger prescaler External trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks.
    /// Position: 12, Width: 2
    /// Access: read-write
    using ETPS = BitField<12, 2>;
    constexpr uint32_t ETPS_Pos = 12;
    constexpr uint32_t ETPS_Msk = ETPS::mask;
    /// Enumerated values for ETPS
    namespace etps {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// External clock enable This bit enables External clock mode 2. Note: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111). It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111). If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF.
    /// Position: 14, Width: 1
    /// Access: read-write
    using ECE = BitField<14, 1>;
    constexpr uint32_t ECE_Pos = 14;
    constexpr uint32_t ECE_Msk = ECE::mask;
    /// Enumerated values for ECE
    namespace ece {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// External trigger polarity This bit selects whether ETR or ETR is used for trigger operations
    /// Position: 15, Width: 1
    /// Access: read-write
    using ETP = BitField<15, 1>;
    constexpr uint32_t ETP_Pos = 15;
    constexpr uint32_t ETP_Msk = ETP::mask;
    /// Enumerated values for ETP
    namespace etp {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. reinitializes the counter, generates an update of the registers and starts the counter. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
    /// Position: 16, Width: 1
    /// Access: read-write
    using SMS2 = BitField<16, 1>;
    constexpr uint32_t SMS2_Pos = 16;
    constexpr uint32_t SMS2_Msk = SMS2::mask;
    /// Enumerated values for SMS2
    namespace sms2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
    }

    /// Trigger selection This bit-field selects the trigger input to be used to synchronize the counter. Others: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
    /// Position: 20, Width: 2
    /// Access: read-write
    using TS2 = BitField<20, 2>;
    constexpr uint32_t TS2_Pos = 20;
    constexpr uint32_t TS2_Msk = TS2::mask;
    /// Enumerated values for TS2
    namespace ts2 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xA = 10;
        constexpr uint32_t B_0xB = 11;
        constexpr uint32_t B_0xC = 12;
    }

}  // namespace smcr

/// DIER - DMA/Interrupt enable register
namespace dier {
    /// Update interrupt enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using UIE = BitField<0, 1>;
    constexpr uint32_t UIE_Pos = 0;
    constexpr uint32_t UIE_Msk = UIE::mask;
    /// Enumerated values for UIE
    namespace uie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 interrupt enable
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1IE = BitField<1, 1>;
    constexpr uint32_t CC1IE_Pos = 1;
    constexpr uint32_t CC1IE_Msk = CC1IE::mask;
    /// Enumerated values for CC1IE
    namespace cc1ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 interrupt enable
    /// Position: 2, Width: 1
    /// Access: read-write
    using CC2IE = BitField<2, 1>;
    constexpr uint32_t CC2IE_Pos = 2;
    constexpr uint32_t CC2IE_Msk = CC2IE::mask;
    /// Enumerated values for CC2IE
    namespace cc2ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 3 interrupt enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC3IE = BitField<3, 1>;
    constexpr uint32_t CC3IE_Pos = 3;
    constexpr uint32_t CC3IE_Msk = CC3IE::mask;
    /// Enumerated values for CC3IE
    namespace cc3ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 4 interrupt enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC4IE = BitField<4, 1>;
    constexpr uint32_t CC4IE_Pos = 4;
    constexpr uint32_t CC4IE_Msk = CC4IE::mask;
    /// Enumerated values for CC4IE
    namespace cc4ie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger interrupt enable
    /// Position: 6, Width: 1
    /// Access: read-write
    using TIE = BitField<6, 1>;
    constexpr uint32_t TIE_Pos = 6;
    constexpr uint32_t TIE_Msk = TIE::mask;
    /// Enumerated values for TIE
    namespace tie {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Update DMA request enable
    /// Position: 8, Width: 1
    /// Access: read-write
    using UDE = BitField<8, 1>;
    constexpr uint32_t UDE_Pos = 8;
    constexpr uint32_t UDE_Msk = UDE::mask;
    /// Enumerated values for UDE
    namespace ude {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 DMA request enable
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC1DE = BitField<9, 1>;
    constexpr uint32_t CC1DE_Pos = 9;
    constexpr uint32_t CC1DE_Msk = CC1DE::mask;
    /// Enumerated values for CC1DE
    namespace cc1de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 DMA request enable
    /// Position: 10, Width: 1
    /// Access: read-write
    using CC2DE = BitField<10, 1>;
    constexpr uint32_t CC2DE_Pos = 10;
    constexpr uint32_t CC2DE_Msk = CC2DE::mask;
    /// Enumerated values for CC2DE
    namespace cc2de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 3 DMA request enable
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3DE = BitField<11, 1>;
    constexpr uint32_t CC3DE_Pos = 11;
    constexpr uint32_t CC3DE_Msk = CC3DE::mask;
    /// Enumerated values for CC3DE
    namespace cc3de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 4 DMA request enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4DE = BitField<12, 1>;
    constexpr uint32_t CC4DE_Pos = 12;
    constexpr uint32_t CC4DE_Msk = CC4DE::mask;
    /// Enumerated values for CC4DE
    namespace cc4de {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Trigger DMA request enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using TDE = BitField<14, 1>;
    constexpr uint32_t TDE_Pos = 14;
    constexpr uint32_t TDE_Msk = TDE::mask;
    /// Enumerated values for TDE
    namespace tde {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dier

/// SR - status register
namespace sr {
    /// Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. At overflow or underflow and if UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register.
    /// Position: 0, Width: 1
    /// Access: read-write
    using UIF = BitField<0, 1>;
    constexpr uint32_t UIF_Pos = 0;
    constexpr uint32_t UIF_Msk = UIF::mask;
    /// Enumerated values for UIF
    namespace uif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare 1 interrupt flag This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only). If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description. If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER).
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1IF = BitField<1, 1>;
    constexpr uint32_t CC1IF_Pos = 1;
    constexpr uint32_t CC1IF_Msk = CC1IF::mask;
    /// Enumerated values for CC1IF
    namespace cc1if {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 2 interrupt flag Refer to CC1IF description
    /// Position: 2, Width: 1
    /// Access: read-write
    using CC2IF = BitField<2, 1>;
    constexpr uint32_t CC2IF_Pos = 2;
    constexpr uint32_t CC2IF_Msk = CC2IF::mask;

    /// Capture/Compare 3 interrupt flag Refer to CC1IF description
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC3IF = BitField<3, 1>;
    constexpr uint32_t CC3IF_Pos = 3;
    constexpr uint32_t CC3IF_Msk = CC3IF::mask;

    /// Capture/Compare 4 interrupt flag Refer to CC1IF description
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC4IF = BitField<4, 1>;
    constexpr uint32_t CC4IF_Pos = 4;
    constexpr uint32_t CC4IF_Msk = CC4IF::mask;

    /// Trigger interrupt flag This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
    /// Position: 6, Width: 1
    /// Access: read-write
    using TIF = BitField<6, 1>;
    constexpr uint32_t TIF_Pos = 6;
    constexpr uint32_t TIF_Msk = TIF::mask;
    /// Enumerated values for TIF
    namespace tif {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â.
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC1OF = BitField<9, 1>;
    constexpr uint32_t CC1OF_Pos = 9;
    constexpr uint32_t CC1OF_Msk = CC1OF::mask;
    /// Enumerated values for CC1OF
    namespace cc1of {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare 2 overcapture flag refer to CC1OF description
    /// Position: 10, Width: 1
    /// Access: read-write
    using CC2OF = BitField<10, 1>;
    constexpr uint32_t CC2OF_Pos = 10;
    constexpr uint32_t CC2OF_Msk = CC2OF::mask;

    /// Capture/Compare 3 overcapture flag refer to CC1OF description
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3OF = BitField<11, 1>;
    constexpr uint32_t CC3OF_Pos = 11;
    constexpr uint32_t CC3OF_Msk = CC3OF::mask;

    /// Capture/Compare 4 overcapture flag refer to CC1OF description
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4OF = BitField<12, 1>;
    constexpr uint32_t CC4OF_Pos = 12;
    constexpr uint32_t CC4OF_Msk = CC4OF::mask;

}  // namespace sr

/// EGR - event generation register
namespace egr {
    /// Update generation This bit can be set by software, it is automatically cleared by hardware.
    /// Position: 0, Width: 1
    /// Access: write-only
    using UG = BitField<0, 1>;
    constexpr uint32_t UG_Pos = 0;
    constexpr uint32_t UG_Msk = UG::mask;
    /// Enumerated values for UG
    namespace ug {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high.
    /// Position: 1, Width: 1
    /// Access: write-only
    using CC1G = BitField<1, 1>;
    constexpr uint32_t CC1G_Pos = 1;
    constexpr uint32_t CC1G_Msk = CC1G::mask;
    /// Enumerated values for CC1G
    namespace cc1g {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare 2 generation Refer to CC1G description
    /// Position: 2, Width: 1
    /// Access: write-only
    using CC2G = BitField<2, 1>;
    constexpr uint32_t CC2G_Pos = 2;
    constexpr uint32_t CC2G_Msk = CC2G::mask;

    /// Capture/compare 3 generation Refer to CC1G description
    /// Position: 3, Width: 1
    /// Access: write-only
    using CC3G = BitField<3, 1>;
    constexpr uint32_t CC3G_Pos = 3;
    constexpr uint32_t CC3G_Msk = CC3G::mask;

    /// Capture/compare 4 generation Refer to CC1G description
    /// Position: 4, Width: 1
    /// Access: write-only
    using CC4G = BitField<4, 1>;
    constexpr uint32_t CC4G_Pos = 4;
    constexpr uint32_t CC4G_Msk = CC4G::mask;

    /// Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
    /// Position: 6, Width: 1
    /// Access: write-only
    using TG = BitField<6, 1>;
    constexpr uint32_t TG_Pos = 6;
    constexpr uint32_t TG_Msk = TG::mask;
    /// Enumerated values for TG
    namespace tg {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace egr

/// CCMR1_Output - capture/compare mode register 1 (output mode)
namespace ccmr1_output {
    /// Capture/Compare 1 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;
    /// Enumerated values for CC1S
    namespace cc1s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output compare 1 fast enable
    /// Position: 2, Width: 1
    using OC1FE = BitField<2, 1>;
    constexpr uint32_t OC1FE_Pos = 2;
    constexpr uint32_t OC1FE_Msk = OC1FE::mask;

    /// Output compare 1 preload enable Note: The PWM mode can be used without validating the preload register only in one-pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
    /// Position: 3, Width: 1
    /// Access: read-write
    using OC1PE = BitField<3, 1>;
    constexpr uint32_t OC1PE_Pos = 3;
    constexpr uint32_t OC1PE_Msk = OC1PE::mask;
    /// Enumerated values for OC1PE
    namespace oc1pe {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Output compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. Note: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from âfrozenâ mode to âPWMâ mode. Note: The OC1M[3] bit is not contiguous, located in bit 16.
    /// Position: 4, Width: 3
    /// Access: read-write
    using OC1M1 = BitField<4, 3>;
    constexpr uint32_t OC1M1_Pos = 4;
    constexpr uint32_t OC1M1_Msk = OC1M1::mask;
    /// Enumerated values for OC1M1
    namespace oc1m1 {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
        constexpr uint32_t B_0x4 = 4;
        constexpr uint32_t B_0x5 = 5;
        constexpr uint32_t B_0x6 = 6;
        constexpr uint32_t B_0x7 = 7;
        constexpr uint32_t B_0x8 = 8;
        constexpr uint32_t B_0x9 = 9;
        constexpr uint32_t B_0xC = 12;
        constexpr uint32_t B_0xD = 13;
        constexpr uint32_t B_0xE = 14;
        constexpr uint32_t B_0xF = 15;
    }

    /// Output compare 1 clear enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using OC1CE = BitField<7, 1>;
    constexpr uint32_t OC1CE_Pos = 7;
    constexpr uint32_t OC1CE_Msk = OC1CE::mask;
    /// Enumerated values for OC1CE
    namespace oc1ce {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;
    /// Enumerated values for CC2S
    namespace cc2s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Output compare 2 fast enable
    /// Position: 10, Width: 1
    using OC2FE = BitField<10, 1>;
    constexpr uint32_t OC2FE_Pos = 10;
    constexpr uint32_t OC2FE_Msk = OC2FE::mask;

    /// Output compare 2 preload enable
    /// Position: 11, Width: 1
    using OC2PE = BitField<11, 1>;
    constexpr uint32_t OC2PE_Pos = 11;
    constexpr uint32_t OC2PE_Msk = OC2PE::mask;

    /// Output compare 2 mode
    /// Position: 12, Width: 3
    using OC2M = BitField<12, 3>;
    constexpr uint32_t OC2M_Pos = 12;
    constexpr uint32_t OC2M_Msk = OC2M::mask;

    /// Output compare 2 clear enable
    /// Position: 15, Width: 1
    using OC2CE = BitField<15, 1>;
    constexpr uint32_t OC2CE_Pos = 15;
    constexpr uint32_t OC2CE_Msk = OC2CE::mask;

    /// Output Compare 1 mode - bit 3
    /// Position: 16, Width: 1
    using OC1M_3 = BitField<16, 1>;
    constexpr uint32_t OC1M_3_Pos = 16;
    constexpr uint32_t OC1M_3_Msk = OC1M_3::mask;

    /// Output Compare 2 mode - bit 3
    /// Position: 24, Width: 1
    using OC2M_3 = BitField<24, 1>;
    constexpr uint32_t OC2M_3_Pos = 24;
    constexpr uint32_t OC2M_3_Msk = OC2M_3::mask;

}  // namespace ccmr1_output

/// CCMR1_Input - capture/compare mode register 1 (input mode)
namespace ccmr1_input {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Input capture 1 prescaler
    /// Position: 2, Width: 2
    using IC1PSC = BitField<2, 2>;
    constexpr uint32_t IC1PSC_Pos = 2;
    constexpr uint32_t IC1PSC_Msk = IC1PSC::mask;

    /// Input capture 1 filter
    /// Position: 4, Width: 4
    using IC1F = BitField<4, 4>;
    constexpr uint32_t IC1F_Pos = 4;
    constexpr uint32_t IC1F_Msk = IC1F::mask;

    /// Capture/compare 2 selection
    /// Position: 8, Width: 2
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;

    /// Input capture 2 prescaler
    /// Position: 10, Width: 2
    using IC2PSC = BitField<10, 2>;
    constexpr uint32_t IC2PSC_Pos = 10;
    constexpr uint32_t IC2PSC_Msk = IC2PSC::mask;

    /// Input capture 2 filter
    /// Position: 12, Width: 4
    using IC2F = BitField<12, 4>;
    constexpr uint32_t IC2F_Pos = 12;
    constexpr uint32_t IC2F_Msk = IC2F::mask;

}  // namespace ccmr1_input

/// CCMR2_Output - capture/compare mode register 2 (output mode)
namespace ccmr2_output {
    /// Capture/Compare 3 selection
    /// Position: 0, Width: 2
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;

    /// Output compare 3 fast enable
    /// Position: 2, Width: 1
    using OC3FE = BitField<2, 1>;
    constexpr uint32_t OC3FE_Pos = 2;
    constexpr uint32_t OC3FE_Msk = OC3FE::mask;

    /// Output compare 3 preload enable
    /// Position: 3, Width: 1
    using OC3PE = BitField<3, 1>;
    constexpr uint32_t OC3PE_Pos = 3;
    constexpr uint32_t OC3PE_Msk = OC3PE::mask;

    /// Output compare 3 mode
    /// Position: 4, Width: 3
    using OC3M = BitField<4, 3>;
    constexpr uint32_t OC3M_Pos = 4;
    constexpr uint32_t OC3M_Msk = OC3M::mask;

    /// Output compare 3 clear enable
    /// Position: 7, Width: 1
    using OC3CE = BitField<7, 1>;
    constexpr uint32_t OC3CE_Pos = 7;
    constexpr uint32_t OC3CE_Msk = OC3CE::mask;

    /// Capture/Compare 4 selection
    /// Position: 8, Width: 2
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;

    /// Output compare 4 fast enable
    /// Position: 10, Width: 1
    using OC4FE = BitField<10, 1>;
    constexpr uint32_t OC4FE_Pos = 10;
    constexpr uint32_t OC4FE_Msk = OC4FE::mask;

    /// Output compare 4 preload enable
    /// Position: 11, Width: 1
    using OC4PE = BitField<11, 1>;
    constexpr uint32_t OC4PE_Pos = 11;
    constexpr uint32_t OC4PE_Msk = OC4PE::mask;

    /// Output compare 4 mode
    /// Position: 12, Width: 3
    using OC4M = BitField<12, 3>;
    constexpr uint32_t OC4M_Pos = 12;
    constexpr uint32_t OC4M_Msk = OC4M::mask;

    /// Output compare 4 clear enable
    /// Position: 15, Width: 1
    using OC4CE = BitField<15, 1>;
    constexpr uint32_t OC4CE_Pos = 15;
    constexpr uint32_t OC4CE_Msk = OC4CE::mask;

    /// Output Compare 3 mode - bit 3
    /// Position: 16, Width: 1
    using OC3M_3 = BitField<16, 1>;
    constexpr uint32_t OC3M_3_Pos = 16;
    constexpr uint32_t OC3M_3_Msk = OC3M_3::mask;

    /// Output Compare 4 mode - bit 3
    /// Position: 24, Width: 1
    using OC4M_3 = BitField<24, 1>;
    constexpr uint32_t OC4M_3_Pos = 24;
    constexpr uint32_t OC4M_3_Msk = OC4M_3::mask;

}  // namespace ccmr2_output

/// CCMR2_Input - capture/compare mode register 2 (input mode)
namespace ccmr2_input {
    /// Capture/Compare 3 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER).
    /// Position: 0, Width: 2
    /// Access: read-write
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;
    /// Enumerated values for CC3S
    namespace cc3s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 3 prescaler
    /// Position: 2, Width: 2
    using IC3PSC = BitField<2, 2>;
    constexpr uint32_t IC3PSC_Pos = 2;
    constexpr uint32_t IC3PSC_Msk = IC3PSC::mask;

    /// Input capture 3 filter
    /// Position: 4, Width: 4
    using IC3F = BitField<4, 4>;
    constexpr uint32_t IC3F_Pos = 4;
    constexpr uint32_t IC3F_Msk = IC3F::mask;

    /// Capture/Compare 4 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER).
    /// Position: 8, Width: 2
    /// Access: read-write
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;
    /// Enumerated values for CC4S
    namespace cc4s {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

    /// Input capture 4 prescaler
    /// Position: 10, Width: 2
    using IC4PSC = BitField<10, 2>;
    constexpr uint32_t IC4PSC_Pos = 10;
    constexpr uint32_t IC4PSC_Msk = IC4PSC::mask;

    /// Input capture 4 filter
    /// Position: 12, Width: 4
    using IC4F = BitField<12, 4>;
    constexpr uint32_t IC4F_Pos = 12;
    constexpr uint32_t IC4F_Msk = IC4F::mask;

}  // namespace ccmr2_input

/// CCER - capture/compare enable register
namespace ccer {
    /// Capture/Compare 1 output enable.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CC1E = BitField<0, 1>;
    constexpr uint32_t CC1E_Pos = 0;
    constexpr uint32_t CC1E_Msk = CC1E::mask;
    /// Enumerated values for CC1E
    namespace cc1e {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 output Polarity. When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. CC1NP=0, CC1P=0: non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). CC1NP=0, CC1P=1: inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). CC1NP=1, CC1P=1: non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. CC1NP=1, CC1P=0: This configuration is reserved, it must not be used.
    /// Position: 1, Width: 1
    /// Access: read-write
    using CC1P = BitField<1, 1>;
    constexpr uint32_t CC1P_Pos = 1;
    constexpr uint32_t CC1P_Msk = CC1P::mask;
    /// Enumerated values for CC1P
    namespace cc1p {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Capture/Compare 1 output Polarity. CC1 channel configured as output: CC1NP must be kept cleared in this case. CC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description.
    /// Position: 3, Width: 1
    /// Access: read-write
    using CC1NP = BitField<3, 1>;
    constexpr uint32_t CC1NP_Pos = 3;
    constexpr uint32_t CC1NP_Msk = CC1NP::mask;

    /// Capture/Compare 2 output enable. Refer to CC1E description
    /// Position: 4, Width: 1
    /// Access: read-write
    using CC2E = BitField<4, 1>;
    constexpr uint32_t CC2E_Pos = 4;
    constexpr uint32_t CC2E_Msk = CC2E::mask;

    /// Capture/Compare 2 output Polarity. refer to CC1P description
    /// Position: 5, Width: 1
    /// Access: read-write
    using CC2P = BitField<5, 1>;
    constexpr uint32_t CC2P_Pos = 5;
    constexpr uint32_t CC2P_Msk = CC2P::mask;

    /// Capture/Compare 2 output Polarity. Refer to CC1NP description
    /// Position: 7, Width: 1
    /// Access: read-write
    using CC2NP = BitField<7, 1>;
    constexpr uint32_t CC2NP_Pos = 7;
    constexpr uint32_t CC2NP_Msk = CC2NP::mask;

    /// Capture/Compare 3 output enable. Refer to CC1E description
    /// Position: 8, Width: 1
    /// Access: read-write
    using CC3E = BitField<8, 1>;
    constexpr uint32_t CC3E_Pos = 8;
    constexpr uint32_t CC3E_Msk = CC3E::mask;

    /// Capture/Compare 3 output Polarity. Refer to CC1P description
    /// Position: 9, Width: 1
    /// Access: read-write
    using CC3P = BitField<9, 1>;
    constexpr uint32_t CC3P_Pos = 9;
    constexpr uint32_t CC3P_Msk = CC3P::mask;

    /// Capture/Compare 3 output Polarity. Refer to CC1NP description
    /// Position: 11, Width: 1
    /// Access: read-write
    using CC3NP = BitField<11, 1>;
    constexpr uint32_t CC3NP_Pos = 11;
    constexpr uint32_t CC3NP_Msk = CC3NP::mask;

    /// Capture/Compare 4 output enable. refer to CC1E description
    /// Position: 12, Width: 1
    /// Access: read-write
    using CC4E = BitField<12, 1>;
    constexpr uint32_t CC4E_Pos = 12;
    constexpr uint32_t CC4E_Msk = CC4E::mask;

    /// Capture/Compare 4 output Polarity. Refer to CC1P description
    /// Position: 13, Width: 1
    /// Access: read-write
    using CC4P = BitField<13, 1>;
    constexpr uint32_t CC4P_Pos = 13;
    constexpr uint32_t CC4P_Msk = CC4P::mask;

    /// Capture/Compare 4 output Polarity. Refer to CC1NP description
    /// Position: 15, Width: 1
    /// Access: read-write
    using CC4NP = BitField<15, 1>;
    constexpr uint32_t CC4NP_Pos = 15;
    constexpr uint32_t CC4NP_Msk = CC4NP::mask;

}  // namespace ccer

/// CNT - counter
namespace cnt {
    /// Low counter value
    /// Position: 0, Width: 16
    using CNT_L = BitField<0, 16>;
    constexpr uint32_t CNT_L_Pos = 0;
    constexpr uint32_t CNT_L_Msk = CNT_L::mask;

    /// High counter value (TIM2 only)
    /// Position: 16, Width: 16
    using CNT_H = BitField<16, 16>;
    constexpr uint32_t CNT_H_Pos = 16;
    constexpr uint32_t CNT_H_Msk = CNT_H::mask;

}  // namespace cnt

/// CNT_ALTERNATE5 - counter
namespace cnt_alternate5 {
    /// Most significant part counter value (TIM2) nullLeast significant part of counter value
    /// Position: 0, Width: 31
    /// Access: read-write
    using CNT = BitField<0, 31>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

    /// UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register
    /// Position: 31, Width: 1
    /// Access: read-write
    using UIFCPY = BitField<31, 1>;
    constexpr uint32_t UIFCPY_Pos = 31;
    constexpr uint32_t UIFCPY_Msk = UIFCPY::mask;

}  // namespace cnt_alternate5

/// PSC - prescaler
namespace psc {
    /// Prescaler value
    /// Position: 0, Width: 16
    using PSC = BitField<0, 16>;
    constexpr uint32_t PSC_Pos = 0;
    constexpr uint32_t PSC_Msk = PSC::mask;

}  // namespace psc

/// ARR - auto-reload register
namespace arr {
    /// High auto-reload value (TIM2) nullLow Auto-reload value ARR is the value to be loaded in the actual auto-reload register. Refer to the for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.
    /// Position: 0, Width: 32
    /// Access: read-write
    using ARR = BitField<0, 32>;
    constexpr uint32_t ARR_Pos = 0;
    constexpr uint32_t ARR_Msk = ARR::mask;

}  // namespace arr

/// CCR1 - capture/compare register 1
namespace ccr1 {
    /// High Capture/Compare 1 value (TIM2) nullLow Capture/Compare 1 value If channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output. If channel CC1is configured as input: CCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed.
    /// Position: 0, Width: 32
    /// Access: read-write
    using CCR1 = BitField<0, 32>;
    constexpr uint32_t CCR1_Pos = 0;
    constexpr uint32_t CCR1_Msk = CCR1::mask;

}  // namespace ccr1

/// CCR2 - capture/compare register 2
namespace ccr2 {
    /// High Capture/Compare 2 value (TIM2) nullLow Capture/Compare 2 value If channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output. If channel CC2 is configured as input: CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed.
    /// Position: 0, Width: 32
    /// Access: read-write
    using CCR2 = BitField<0, 32>;
    constexpr uint32_t CCR2_Pos = 0;
    constexpr uint32_t CCR2_Msk = CCR2::mask;

}  // namespace ccr2

/// CCR3 - capture/compare register 3
namespace ccr3 {
    /// High Capture/Compare 3 value (TIM2) nullLow Capture/Compare value If channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output. If channel CC3is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed.
    /// Position: 0, Width: 32
    /// Access: read-write
    using CCR3 = BitField<0, 32>;
    constexpr uint32_t CCR3_Pos = 0;
    constexpr uint32_t CCR3_Msk = CCR3::mask;

}  // namespace ccr3

/// CCR4 - capture/compare register 4
namespace ccr4 {
    /// High Capture/Compare 4 value (TIM2) nullLow Capture/Compare value if CC4 channel is configured as output (CC4S bits): CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output. if CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register): CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed.
    /// Position: 0, Width: 32
    /// Access: read-write
    using CCR4 = BitField<0, 32>;
    constexpr uint32_t CCR4_Pos = 0;
    constexpr uint32_t CCR4_Msk = CCR4::mask;

}  // namespace ccr4

/// DCR - DMA control register
namespace dcr {
    /// DMA base address This 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register. Example: ... Example: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address.
    /// Position: 0, Width: 5
    /// Access: read-write
    using DBA = BitField<0, 5>;
    constexpr uint32_t DBA_Pos = 0;
    constexpr uint32_t DBA_Msk = DBA::mask;
    /// Enumerated values for DBA
    namespace dba {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
    }

    /// DMA burst length This 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address). ...
    /// Position: 8, Width: 5
    /// Access: read-write
    using DBL = BitField<8, 5>;
    constexpr uint32_t DBL_Pos = 8;
    constexpr uint32_t DBL_Msk = DBL::mask;
    /// Enumerated values for DBL
    namespace dbl {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x11 = 17;
    }

}  // namespace dcr

/// DMAR - DMA address for full transfer
namespace dmar {
    /// DMA register for burst accesses
    /// Position: 0, Width: 16
    using DMAB = BitField<0, 16>;
    constexpr uint32_t DMAB_Pos = 0;
    constexpr uint32_t DMAB_Msk = DMAB::mask;

}  // namespace dmar

/// OR1 - TIM option register
namespace or1 {
    /// Ocref_clr source selection This bit selects the ocref_clr input source.
    /// Position: 0, Width: 1
    /// Access: read-write
    using OCREF_CLR = BitField<0, 1>;
    constexpr uint32_t OCREF_CLR_Pos = 0;
    constexpr uint32_t OCREF_CLR_Msk = OCREF_CLR::mask;
    /// Enumerated values for OCREF_CLR
    namespace ocref_clr {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace or1

/// AF1 - TIM alternate function option register 1
namespace af1 {
    /// ETR source selection These bits select the ETR input source. Others: Reserved
    /// Position: 14, Width: 4
    /// Access: read-write
    using ETRSEL = BitField<14, 4>;
    constexpr uint32_t ETRSEL_Pos = 14;
    constexpr uint32_t ETRSEL_Msk = ETRSEL::mask;
    /// Enumerated values for ETRSEL
    namespace etrsel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
        constexpr uint32_t B_0x2 = 2;
        constexpr uint32_t B_0x3 = 3;
    }

}  // namespace af1

/// TISEL - TIM alternate function option register 1
namespace tisel {
    /// TI1[0] to TI1[15] input selection These bits select the TI1[0] to TI1[15] input source. Others: Reserved
    /// Position: 0, Width: 4
    /// Access: read-write
    using TI1SEL = BitField<0, 4>;
    constexpr uint32_t TI1SEL_Pos = 0;
    constexpr uint32_t TI1SEL_Msk = TI1SEL::mask;
    /// Enumerated values for TI1SEL
    namespace ti1sel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// TI2[0] to TI2[15] input selection These bits select the TI2[0] to TI2[15] input source. Others: Reserved
    /// Position: 8, Width: 4
    /// Access: read-write
    using TI2SEL = BitField<8, 4>;
    constexpr uint32_t TI2SEL_Pos = 8;
    constexpr uint32_t TI2SEL_Msk = TI2SEL::mask;
    /// Enumerated values for TI2SEL
    namespace ti2sel {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace tisel

}  // namespace alloy::hal::st::stm32g0::tim2
